INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Sat Jun 05 14:46:36 +08 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 2.98 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.24 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.53 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.09 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.41 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.8 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.8 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.74 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.9 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.63 sec.
Command         tidy_31 done; 6.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.05 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.64 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 930.961 ; gain = 526.004 ; free physical = 6279 ; free virtual = 8887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 930.961 ; gain = 526.004 ; free physical = 6279 ; free virtual = 8887
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.24 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 28.97 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1058.961 ; gain = 654.004 ; free physical = 6033 ; free virtual = 8666
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 14.43 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1186.961 ; gain = 782.004 ; free physical = 5990 ; free virtual = 8629
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 22.92 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 68.69 sec.
Command       elaborate done; error code: 2; 103.38 sec.
Command     csynth_design done; error code: 2; 103.38 sec.
Command   ap_source done; error code: 1; 106.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Sun Jun 06 12:27:47 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.75 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.98 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 3.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.47 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.99 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.49 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.92 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.82 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.73 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.73 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.47 sec.
Command         tidy_31 done; 6.22 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.54 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.34 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6888 ; free virtual = 9038
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6888 ; free virtual = 9038
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.84 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 29 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 6669 ; free virtual = 8819
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 14.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1183.992 ; gain = 779.035 ; free physical = 6631 ; free virtual = 8782
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 23.31 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 68.89 sec.
Command       elaborate done; error code: 2; 102.67 sec.
Command     csynth_design done; error code: 2; 102.68 sec.
Command   ap_source done; error code: 1; 106.18 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Sun Jun 06 14:27:33 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.44 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.33 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.01 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.44 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.73 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.58 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.67 sec.
INFO-FLOW: Done: GCC PP time: 9 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.94 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.81 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 4.15 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.87 sec.
Command         tidy_31 done; 7.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.87 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.6 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.4 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6820 ; free virtual = 9048
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 6820 ; free virtual = 9048
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.23 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.94 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 32.58 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 6596 ; free virtual = 8825
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 21.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 1183.992 ; gain = 779.035 ; free physical = 6559 ; free virtual = 8789
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 29.34 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 85.49 sec.
Command       elaborate done; error code: 2; 121.87 sec.
Command     csynth_design done; error code: 2; 121.87 sec.
Command   ap_source done; error code: 1; 126.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 14:36:52 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.7 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.94 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.14 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.72 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.54 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.2 sec.
INFO-FLOW: Done: GCC PP time: 7.5 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.39 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.26 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.36 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.98 sec.
Command         tidy_31 done; 5.36 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.94 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.24 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4946 ; free virtual = 9063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4946 ; free virtual = 9063
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.2 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.92 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 14.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 4775 ; free virtual = 8899
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 13.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1058.574 ; gain = 653.617 ; free physical = 4723 ; free virtual = 8846
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 15.24 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 45.59 sec.
Command       elaborate done; error code: 2; 75.33 sec.
Command     csynth_design done; error code: 2; 75.34 sec.
Command   ap_source done; error code: 1; 77.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 16:25:12 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.85 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.18 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.18 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.37 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.28 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.82 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.58 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:64:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:64:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 3.28 sec.
INFO-FLOW: Done: GCC PP time: 7.7 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.65 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.59 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.96 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.66 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.13 sec.
Command         tidy_31 done; 5.82 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.32 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.44 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4819 ; free virtual = 8969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 4819 ; free virtual = 8969
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.27 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.11 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:80).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:88).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'myproject' (firmware/myproject.cpp:90).
Command           transform done; 15.94 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1055.992 ; gain = 651.035 ; free physical = 4657 ; free virtual = 8807
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:72) automatically.
Command           transform done; 14.31 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1058.559 ; gain = 653.602 ; free physical = 4606 ; free virtual = 8756
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
ERROR: [XFORM 203-504] Stop unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 14.11 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 47.04 sec.
Command       elaborate done; error code: 2; 78.83 sec.
Command     csynth_design done; error code: 2; 78.84 sec.
Command   ap_source done; error code: 1; 81.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 17:19:57 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.18 sec.
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.16 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.26 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.56 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.88 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.29 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.82 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.38 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 4.51 sec.
INFO-FLOW: Done: GCC PP time: 9.7 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.86 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.06 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 21:49:29 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.57 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.8 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.95 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.54 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.88 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.78 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.8 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.98 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.61 sec.
Command         tidy_31 done; 4.65 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.17 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.76 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.23 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3735 ; free virtual = 8681
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3735 ; free virtual = 8681
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.78 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:78).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'myproject' (firmware/myproject.cpp:80).
Command           transform done; 7.57 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 933.617 ; gain = 528.660 ; free physical = 3603 ; free virtual = 8548
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:70) automatically.
Command           transform done; 11.5 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1059.918 ; gain = 654.961 ; free physical = 3537 ; free virtual = 8482
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 416.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 416.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 20.66 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 41.89 sec.
Command       elaborate done; error code: 2; 66.32 sec.
Command     csynth_design done; error code: 2; 66.32 sec.
Command   ap_source done; error code: 1; 68.52 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Tue Jun 08 23:26:52 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.78 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.03 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.23 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.25 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.62 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.44 sec.
INFO-FLOW: Done: GCC PP time: 5.7 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.5 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.36 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.78 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.47 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.19 sec.
Command         tidy_31 done; 3.7 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.11 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.44 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.18 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3832 ; free virtual = 8781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 3832 ; free virtual = 8781
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.15 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:78).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'myproject' (firmware/myproject.cpp:80).
Command           transform done; 1.94 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 933.492 ; gain = 528.535 ; free physical = 3739 ; free virtual = 8687
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:70) automatically.
Command           transform done; 1.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1058.520 ; gain = 653.562 ; free physical = 3687 ; free virtual = 8636
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:72) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:103) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumDot' (firmware/nnet_utils/nnet_conv1d_latency.h:104) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 5.87 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 11.54 sec.
Command       elaborate done; error code: 2; 33.13 sec.
Command     csynth_design done; error code: 2; 33.13 sec.
Command   ap_source done; error code: 1; 35.63 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Wed Jun 09 14:57:31 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.82 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.01 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.53 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.36 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.9 sec.
INFO-FLOW: Done: GCC PP time: 5.8 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.92 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.89 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.81 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.65 sec.
Command         tidy_31 done; 5.49 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.4 seconds per iteration
INFO-FLOW: Pragma Handling...
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Wed Jun 09 15:01:41 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.37 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.6 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.76 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.24 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.45 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:62:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.17 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.19 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.18 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.4 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.05 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.03 sec.
Command         tidy_31 done; 3.1 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.59 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.24 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.09 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5154 ; free virtual = 9136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5154 ; free virtual = 9136
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:78).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'myproject' (firmware/myproject.cpp:80).
Command           transform done; 1.68 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 933.492 ; gain = 528.535 ; free physical = 5053 ; free virtual = 9044
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:70) automatically.
Command           transform done; 1.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1058.520 ; gain = 653.562 ; free physical = 5001 ; free virtual = 8992
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:72) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:103) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumDot' (firmware/nnet_utils/nnet_conv1d_latency.h:104) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 6.14 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 11.12 sec.
Command       elaborate done; error code: 2; 29.53 sec.
Command     csynth_design done; error code: 2; 29.53 sec.
Command   ap_source done; error code: 1; 31.54 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1 opened at Wed Jun 09 15:06:50 +08 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.4 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.13 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.63 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 1.78 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.48 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.52 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:24:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d_latency.h:66:31: note: in instantiation of function template specialization 'nnet::compute_multiplier_limit<config2>' requested here
 const int multiplier_limit = compute_multiplier_limit<CONFIG_T>(weights);
                              ^
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1_input, layer2_out, w2, b2);
 ^
2 warnings generated.
Command         clang done; 2.28 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.43 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.38 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.73 sec.
Execute         source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/mze/Desktop/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.24 sec.
Execute           ap_eval exec -ignorestderr /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.19 sec.
Command         tidy_31 done; 3.47 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.89 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/mze/Desktop/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.39 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.13 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5107 ; free virtual = 9121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 927.992 ; gain = 523.035 ; free physical = 5107 ; free virtual = 9121
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/mze/Desktop/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.87 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'myproject' (firmware/myproject.cpp:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'myproject' (firmware/myproject.cpp:100).
Command           transform done; 2.81 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.605 ; gain = 528.648 ; free physical = 4999 ; free virtual = 9013
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:38) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:74) automatically.
Command           transform done; 1.94 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv1d_latency.h:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1058.551 ; gain = 653.594 ; free physical = 4955 ; free virtual = 8969
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mze/MSc_Computing/Individual_Project/lhc_jet_tagging_NN/CNN_hls4ml/model_quantized/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config5>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:70).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit<config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 104.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:72) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:100) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:101) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:103) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumDot' (firmware/nnet_utils/nnet_conv1d_latency.h:104) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:114) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:115) in function 'nnet::conv_1d_latency_cl<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' completely with a factor of 13.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv1d_latency.h:17) in function 'nnet::compute_multiplier_limit<config5>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 12.39 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 19.43 sec.
Command       elaborate done; error code: 2; 39.81 sec.
Command     csynth_design done; error code: 2; 39.82 sec.
Command   ap_source done; error code: 1; 41.84 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.11 sec.
