$date
	Thu Oct 31 22:41:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Sliding_Window_Sequence_Detector_t $end
$var wire 1 ! dec $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst_n $end
$scope module SWSD $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst_n $end
$var reg 1 ! dec $end
$var reg 8 % next_state [7:0] $end
$var reg 8 & state [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
0$
0#
0"
0!
$end
#5000
b0 &
1"
#10000
b1 %
0"
1#
1$
#15000
b11 %
b1 &
1"
#20000
0"
#25000
b111 %
b11 &
1"
#30000
0"
#35000
b111 &
1"
#40000
b1110 %
0"
0#
#45000
b11100 %
b1110 &
1"
#50000
0"
#55000
b0 %
b11100 &
1"
#60000
b111001 %
0"
1#
#65000
b1110011 %
b111001 &
1"
#70000
0"
#75000
1!
b111 %
b1110011 &
1"
#80000
0"
#85000
0!
b111 &
1"
#90000
0"
#95000
1"
#100000
b1110 %
0"
0#
#105000
b11100 %
b1110 &
1"
#110000
0"
#115000
b0 %
b11100 &
1"
#120000
b111001 %
0"
1#
#125000
b1110011 %
b111001 &
1"
#130000
b1110010 %
0"
0#
#135000
b0 %
b1110010 &
1"
#140000
b111001 %
0"
1#
#145000
b1110011 %
b111001 &
1"
#150000
0"
#155000
1!
b111 %
b1110011 &
1"
#160000
0"
#165000
0!
b111 &
1"
#170000
b1110 %
0"
0#
#175000
b11100 %
b1110 &
1"
#180000
0"
#185000
b0 %
b11100 &
1"
#190000
0"
#195000
b0 &
1"
#200000
b1 %
0"
1#
#205000
b11 %
b1 &
1"
#210000
0"
#215000
b111 %
b11 &
1"
#220000
0"
#225000
b111 &
1"
#230000
b1110 %
0"
0#
#235000
b11100 %
b1110 &
1"
#240000
b1 %
0"
1#
#245000
b11 %
b1 &
1"
#250000
0"
#255000
b111 %
b11 &
1"
#260000
0"
#265000
b111 &
1"
#270000
b1110 %
0"
0#
#275000
b11100 %
b1110 &
1"
#280000
0"
#285000
b0 %
b11100 &
1"
#290000
b111001 %
0"
1#
#295000
b1110011 %
b111001 &
1"
#300000
b1110010 %
0"
0#
#305000
b0 %
b1110010 &
1"
#310000
0"
#315000
b0 &
1"
#320000
0"
#325000
1"
#330000
0"
#335000
1"
#340000
0"
#345000
1"
#350000
0"
