module demux1_2(input entrada, input sele, output reg saida1,saida2);
always @ * 
begin
 if(sele == 0)
  assign saida1 = entrada;
 else 
  assign saida2 = entrada;
end
endmodule
