

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_24_2'
================================================================
* Date:           Tue Jun 20 15:44:14 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_2  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_V_8 = alloca i32 1"   --->   Operation 5 'alloca' 'crc_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%crc_V_17 = alloca i32 1"   --->   Operation 6 'alloca' 'crc_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crc_V_18 = alloca i32 1"   --->   Operation 7 'alloca' 'crc_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_19 = alloca i32 1"   --->   Operation 8 'alloca' 'crc_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_20 = alloca i32 1"   --->   Operation 9 'alloca' 'crc_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_21 = alloca i32 1"   --->   Operation 10 'alloca' 'crc_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_22 = alloca i32 1"   --->   Operation 11 'alloca' 'crc_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_23 = alloca i32 1"   --->   Operation 12 'alloca' 'crc_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_V_24 = alloca i32 1"   --->   Operation 13 'alloca' 'crc_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_V_25 = alloca i32 1"   --->   Operation 14 'alloca' 'crc_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_V_26 = alloca i32 1"   --->   Operation 15 'alloca' 'crc_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%crc_V_27 = alloca i32 1"   --->   Operation 16 'alloca' 'crc_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc_V_28 = alloca i32 1"   --->   Operation 17 'alloca' 'crc_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crc_V_29 = alloca i32 1"   --->   Operation 18 'alloca' 'crc_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crc_V_30 = alloca i32 1"   --->   Operation 19 'alloca' 'crc_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crc_V_31 = alloca i32 1"   --->   Operation 20 'alloca' 'crc_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crc_V_32 = alloca i32 1"   --->   Operation 21 'alloca' 'crc_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crc_V_33 = alloca i32 1"   --->   Operation 22 'alloca' 'crc_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crc_V_34 = alloca i32 1"   --->   Operation 23 'alloca' 'crc_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%crc_V_35 = alloca i32 1"   --->   Operation 24 'alloca' 'crc_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_36 = alloca i32 1"   --->   Operation 25 'alloca' 'crc_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_37 = alloca i32 1"   --->   Operation 26 'alloca' 'crc_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_38 = alloca i32 1"   --->   Operation 27 'alloca' 'crc_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_39 = alloca i32 1"   --->   Operation 28 'alloca' 'crc_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 8, i6 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [../codes/crc.cpp:26]   --->   Operation 31 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln24 = icmp_eq  i6 %i_3, i6 32" [../codes/crc.cpp:24]   --->   Operation 32 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc35.split, void %for.body42.preheader.exitStub" [../codes/crc.cpp:24]   --->   Operation 34 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:25]   --->   Operation 35 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../codes/crc.cpp:13]   --->   Operation 36 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %i_3" [../codes/crc.cpp:26]   --->   Operation 37 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.44ns)   --->   "%switch_ln26 = switch i5 %trunc_ln26, void %arrayidx34.0.0.0276.case.31, i5 8, void %for.inc35.split.arrayidx34.0.0.0276.exit_crit_edge1, i5 9, void %arrayidx34.0.0.0276.case.9, i5 10, void %arrayidx34.0.0.0276.case.10, i5 11, void %arrayidx34.0.0.0276.case.11, i5 12, void %arrayidx34.0.0.0276.case.12, i5 13, void %arrayidx34.0.0.0276.case.13, i5 14, void %arrayidx34.0.0.0276.case.14, i5 15, void %arrayidx34.0.0.0276.case.15, i5 16, void %arrayidx34.0.0.0276.case.16, i5 17, void %arrayidx34.0.0.0276.case.17, i5 18, void %arrayidx34.0.0.0276.case.18, i5 19, void %arrayidx34.0.0.0276.case.19, i5 20, void %arrayidx34.0.0.0276.case.20, i5 21, void %arrayidx34.0.0.0276.case.21, i5 22, void %arrayidx34.0.0.0276.case.22, i5 23, void %arrayidx34.0.0.0276.case.23, i5 24, void %arrayidx34.0.0.0276.case.24, i5 25, void %arrayidx34.0.0.0276.case.25, i5 26, void %arrayidx34.0.0.0276.case.26, i5 27, void %arrayidx34.0.0.0276.case.27, i5 28, void %arrayidx34.0.0.0276.case.28, i5 29, void %arrayidx34.0.0.0276.case.29, i5 30, void %for.inc35.split.arrayidx34.0.0.0276.exit_crit_edge" [../codes/crc.cpp:26]   --->   Operation 38 'switch' 'switch_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.44>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_38" [../codes/crc.cpp:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 30)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 40 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 30)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_37" [../codes/crc.cpp:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 42 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_36" [../codes/crc.cpp:26]   --->   Operation 43 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 28)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 44 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 28)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_35" [../codes/crc.cpp:26]   --->   Operation 45 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 27)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 46 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 27)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_34" [../codes/crc.cpp:26]   --->   Operation 47 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 26)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 48 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 26)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_33" [../codes/crc.cpp:26]   --->   Operation 49 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 25)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 50 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 25)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_32" [../codes/crc.cpp:26]   --->   Operation 51 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 24)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 52 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 24)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_31" [../codes/crc.cpp:26]   --->   Operation 53 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 23)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 23)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_30" [../codes/crc.cpp:26]   --->   Operation 55 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 22)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 56 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 22)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_29" [../codes/crc.cpp:26]   --->   Operation 57 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 21)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 58 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 21)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_28" [../codes/crc.cpp:26]   --->   Operation 59 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 20)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 60 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 20)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_27" [../codes/crc.cpp:26]   --->   Operation 61 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 19)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 62 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 19)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_26" [../codes/crc.cpp:26]   --->   Operation 63 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 18)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 64 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 18)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_25" [../codes/crc.cpp:26]   --->   Operation 65 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 17)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 66 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 17)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_24" [../codes/crc.cpp:26]   --->   Operation 67 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 16)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 68 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 16)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_23" [../codes/crc.cpp:26]   --->   Operation 69 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 15)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 70 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 15)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_22" [../codes/crc.cpp:26]   --->   Operation 71 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 14)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 72 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 14)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_21" [../codes/crc.cpp:26]   --->   Operation 73 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 13)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 74 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 13)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_20" [../codes/crc.cpp:26]   --->   Operation 75 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 12)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 76 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 12)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_19" [../codes/crc.cpp:26]   --->   Operation 77 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 11)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 78 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 11)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_18" [../codes/crc.cpp:26]   --->   Operation 79 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 10)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 80 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 10)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_17" [../codes/crc.cpp:26]   --->   Operation 81 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 9)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 82 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 9)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_8" [../codes/crc.cpp:26]   --->   Operation 83 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 8)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 84 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 8)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 0, i1 %crc_V_39" [../codes/crc.cpp:26]   --->   Operation 85 'store' 'store_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 31) | (!icmp_ln24 & trunc_ln26 == 7) | (!icmp_ln24 & trunc_ln26 == 6) | (!icmp_ln24 & trunc_ln26 == 5) | (!icmp_ln24 & trunc_ln26 == 4) | (!icmp_ln24 & trunc_ln26 == 3) | (!icmp_ln24 & trunc_ln26 == 2) | (!icmp_ln24 & trunc_ln26 == 1) | (!icmp_ln24 & trunc_ln26 == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx34.0.0.0276.exit" [../codes/crc.cpp:26]   --->   Operation 86 'br' 'br_ln26' <Predicate = (!icmp_ln24 & trunc_ln26 == 31) | (!icmp_ln24 & trunc_ln26 == 7) | (!icmp_ln24 & trunc_ln26 == 6) | (!icmp_ln24 & trunc_ln26 == 5) | (!icmp_ln24 & trunc_ln26 == 4) | (!icmp_ln24 & trunc_ln26 == 3) | (!icmp_ln24 & trunc_ln26 == 2) | (!icmp_ln24 & trunc_ln26 == 1) | (!icmp_ln24 & trunc_ln26 == 0)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln24 = add i6 %i_3, i6 1" [../codes/crc.cpp:24]   --->   Operation 87 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln24 = store i6 %add_ln24, i6 %i" [../codes/crc.cpp:24]   --->   Operation 88 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc35" [../codes/crc.cpp:24]   --->   Operation 89 'br' 'br_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%crc_V_8_load = load i1 %crc_V_8"   --->   Operation 90 'load' 'crc_V_8_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%crc_V_17_load = load i1 %crc_V_17"   --->   Operation 91 'load' 'crc_V_17_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%crc_V_18_load = load i1 %crc_V_18"   --->   Operation 92 'load' 'crc_V_18_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%crc_V_19_load = load i1 %crc_V_19"   --->   Operation 93 'load' 'crc_V_19_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%crc_V_20_load = load i1 %crc_V_20"   --->   Operation 94 'load' 'crc_V_20_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%crc_V_21_load = load i1 %crc_V_21"   --->   Operation 95 'load' 'crc_V_21_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%crc_V_22_load = load i1 %crc_V_22"   --->   Operation 96 'load' 'crc_V_22_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%crc_V_23_load = load i1 %crc_V_23"   --->   Operation 97 'load' 'crc_V_23_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%crc_V_24_load = load i1 %crc_V_24"   --->   Operation 98 'load' 'crc_V_24_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%crc_V_25_load = load i1 %crc_V_25"   --->   Operation 99 'load' 'crc_V_25_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%crc_V_26_load = load i1 %crc_V_26"   --->   Operation 100 'load' 'crc_V_26_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%crc_V_27_load = load i1 %crc_V_27"   --->   Operation 101 'load' 'crc_V_27_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%crc_V_28_load = load i1 %crc_V_28"   --->   Operation 102 'load' 'crc_V_28_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%crc_V_29_load = load i1 %crc_V_29"   --->   Operation 103 'load' 'crc_V_29_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%crc_V_30_load = load i1 %crc_V_30"   --->   Operation 104 'load' 'crc_V_30_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%crc_V_31_load = load i1 %crc_V_31"   --->   Operation 105 'load' 'crc_V_31_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%crc_V_32_load = load i1 %crc_V_32"   --->   Operation 106 'load' 'crc_V_32_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%crc_V_33_load = load i1 %crc_V_33"   --->   Operation 107 'load' 'crc_V_33_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%crc_V_34_load = load i1 %crc_V_34"   --->   Operation 108 'load' 'crc_V_34_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%crc_V_35_load = load i1 %crc_V_35"   --->   Operation 109 'load' 'crc_V_35_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%crc_V_36_load = load i1 %crc_V_36"   --->   Operation 110 'load' 'crc_V_36_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%crc_V_37_load = load i1 %crc_V_37"   --->   Operation 111 'load' 'crc_V_37_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%crc_V_38_load = load i1 %crc_V_38"   --->   Operation 112 'load' 'crc_V_38_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%crc_V_39_load = load i1 %crc_V_39"   --->   Operation 113 'load' 'crc_V_39_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_39_out, i1 %crc_V_39_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_38_out, i1 %crc_V_38_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_37_out, i1 %crc_V_37_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_36_out, i1 %crc_V_36_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_35_out, i1 %crc_V_35_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_34_out, i1 %crc_V_34_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_33_out, i1 %crc_V_33_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_32_out, i1 %crc_V_32_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_31_out, i1 %crc_V_31_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_30_out, i1 %crc_V_30_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_29_out, i1 %crc_V_29_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_28_out, i1 %crc_V_28_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_27_out, i1 %crc_V_27_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_26_out, i1 %crc_V_26_load"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_25_out, i1 %crc_V_25_load"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_24_out, i1 %crc_V_24_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_23_out, i1 %crc_V_23_load"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_22_out, i1 %crc_V_22_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_21_out, i1 %crc_V_21_load"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_20_out, i1 %crc_V_20_load"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_19_out, i1 %crc_V_19_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_18_out, i1 %crc_V_18_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_17_out, i1 %crc_V_17_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_8_out, i1 %crc_V_8_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.21ns
The critical path consists of the following:
	'alloca' operation ('i') [25]  (0 ns)
	'load' operation ('i', ../codes/crc.cpp:26) on local variable 'i' [53]  (0 ns)
	'add' operation ('add_ln24', ../codes/crc.cpp:24) [135]  (0.781 ns)
	'store' operation ('store_ln24', ../codes/crc.cpp:24) of variable 'add_ln24', ../codes/crc.cpp:24 on local variable 'i' [136]  (0.427 ns)
	blocking operation 0.004 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
