Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 18 01:19:15 2022
| Host         : DESKTOP-0JE1MGS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   13          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_P_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_reg[1]_rep__0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_reg[2]_rep__0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: N_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: N_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.070        0.000                      0                 2517        0.121        0.000                      0                 2517        3.750        0.000                       0                  1425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.070        0.000                      0                 2517        0.121        0.000                      0                 2517        3.750        0.000                       0                  1425  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 idx_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 3.051ns (34.762%)  route 5.726ns (65.238%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[1]/Q
                         net (fo=39, routed)          1.424     7.070    matrixB_reg_r4_0_15_0_5/ADDRC3
    SLICE_X14Y4          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.223 r  matrixB_reg_r4_0_15_0_5/RAMC/O
                         net (fo=68, routed)          1.797     9.020    p_9_out[4]
    SLICE_X46Y2          LUT6 (Prop_lut6_I0_O)        0.331     9.351 r  sum[3][10]_i_17/O
                         net (fo=1, routed)           0.610     9.961    sum[3][10]_i_17_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.346 r  sum_reg[3][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.346    sum_reg[3][10]_i_13_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.659 r  sum_reg[3][10]_i_14/O[3]
                         net (fo=2, routed)           0.777    11.436    sum_reg[3][10]_i_14_n_4
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.332    11.768 f  sum[3][14]_i_13/O
                         net (fo=2, routed)           0.628    12.396    sum[3][14]_i_13_n_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I2_O)        0.332    12.728 r  sum[3][14]_i_5/O
                         net (fo=2, routed)           0.489    13.218    sum[3][14]_i_5_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.744 r  sum_reg[3][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.744    sum_reg[3][14]_i_1_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.967 r  sum_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.967    p_24_in[15]
    SLICE_X44Y5          FDRE                                         r  sum_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  sum_reg[3][15]/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.062    15.036    sum_reg[3][15]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 3.548ns (40.563%)  route 5.199ns (59.437%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 f  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.713     8.715    p_7_out[2]
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.377     9.092 r  sum[2][6]_i_19/O
                         net (fo=1, routed)           0.432     9.524    sum[2][6]_i_19_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.327     9.851 r  sum[2][6]_i_15/O
                         net (fo=1, routed)           0.000     9.851    sum[2][6]_i_15_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.383 r  sum_reg[2][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.383    sum_reg[2][6]_i_3_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.717 r  sum_reg[2][14]_i_20/O[1]
                         net (fo=2, routed)           0.709    11.426    sum_reg[2][14]_i_20_n_6
    SLICE_X42Y6          LUT4 (Prop_lut4_I1_O)        0.295    11.721 r  sum[2][14]_i_14/O
                         net (fo=2, routed)           0.503    12.224    sum[2][14]_i_14_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    12.552 r  sum[2][14]_i_5/O
                         net (fo=2, routed)           0.635    13.188    sum[2][14]_i_5_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.714 r  sum_reg[2][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.714    sum_reg[2][14]_i_1_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.937 r  sum_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.937    p_26_in[15]
    SLICE_X40Y7          FDRE                                         r  sum_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  sum_reg[2][15]/C
                         clock pessimism              0.187    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)        0.062    15.034    sum_reg[2][15]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 3.712ns (42.619%)  route 4.998ns (57.381%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 f  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.713     8.715    p_7_out[2]
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.377     9.092 r  sum[2][6]_i_19/O
                         net (fo=1, routed)           0.432     9.524    sum[2][6]_i_19_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.327     9.851 r  sum[2][6]_i_15/O
                         net (fo=1, routed)           0.000     9.851    sum[2][6]_i_15_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.383 r  sum_reg[2][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.383    sum_reg[2][6]_i_3_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.605 r  sum_reg[2][14]_i_20/O[0]
                         net (fo=2, routed)           0.729    11.334    sum_reg[2][14]_i_20_n_7
    SLICE_X42Y6          LUT4 (Prop_lut4_I3_O)        0.292    11.626 r  sum[2][10]_i_12/O
                         net (fo=3, routed)           0.453    12.079    sum[2][10]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.348    12.427 r  sum[2][10]_i_15/O
                         net (fo=1, routed)           0.465    12.892    sum[2][10]_i_15_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I0_O)        0.124    13.016 r  sum[2][10]_i_8/O
                         net (fo=1, routed)           0.000    13.016    sum[2][10]_i_8_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.566 r  sum_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    sum_reg[2][10]_i_1_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.900 r  sum_reg[2][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.900    p_26_in[12]
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][12]/C
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.062    15.035    sum_reg[2][12]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 3.691ns (42.480%)  route 4.998ns (57.520%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 f  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.713     8.715    p_7_out[2]
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.377     9.092 r  sum[2][6]_i_19/O
                         net (fo=1, routed)           0.432     9.524    sum[2][6]_i_19_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.327     9.851 r  sum[2][6]_i_15/O
                         net (fo=1, routed)           0.000     9.851    sum[2][6]_i_15_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.383 r  sum_reg[2][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.383    sum_reg[2][6]_i_3_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.605 r  sum_reg[2][14]_i_20/O[0]
                         net (fo=2, routed)           0.729    11.334    sum_reg[2][14]_i_20_n_7
    SLICE_X42Y6          LUT4 (Prop_lut4_I3_O)        0.292    11.626 r  sum[2][10]_i_12/O
                         net (fo=3, routed)           0.453    12.079    sum[2][10]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.348    12.427 r  sum[2][10]_i_15/O
                         net (fo=1, routed)           0.465    12.892    sum[2][10]_i_15_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I0_O)        0.124    13.016 r  sum[2][10]_i_8/O
                         net (fo=1, routed)           0.000    13.016    sum[2][10]_i_8_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.566 r  sum_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    sum_reg[2][10]_i_1_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.879 r  sum_reg[2][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.879    p_26_in[14]
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][14]/C
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.062    15.035    sum_reg[2][14]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 3.225ns (37.135%)  route 5.460ns (62.865%))
  Logic Levels:           11  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 r  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.741     8.742    p_7_out[2]
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.348     9.090 r  sum[6][6]_i_10/O
                         net (fo=2, routed)           0.633     9.723    sum[6][6]_i_10_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.847 r  sum[6][6]_i_14/O
                         net (fo=1, routed)           0.000     9.847    sum[6][6]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  sum_reg[6][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.397    sum_reg[6][6]_i_3_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  sum_reg[6][14]_i_20/O[1]
                         net (fo=2, routed)           0.586    11.317    sum_reg[6][14]_i_20_n_6
    SLICE_X40Y10         LUT4 (Prop_lut4_I3_O)        0.303    11.620 f  sum[6][10]_i_10/O
                         net (fo=2, routed)           0.682    12.301    sum[6][10]_i_10_n_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.124    12.425 r  sum[6][10]_i_2/O
                         net (fo=2, routed)           0.613    13.038    sum[6][10]_i_2_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.162 r  sum[6][10]_i_6/O
                         net (fo=1, routed)           0.000    13.162    sum[6][10]_i_6_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.538 r  sum_reg[6][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.538    sum_reg[6][10]_i_1_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sum_reg[6][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.655    sum_reg[6][14]_i_1_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.874 r  sum_reg[6][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.874    p_18_in[15]
    SLICE_X38Y12         FDRE                                         r  sum_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  sum_reg[6][15]/C
                         clock pessimism              0.187    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X38Y12         FDRE (Setup_fdre_C_D)        0.109    15.076    sum_reg[6][15]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 idx_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 2.917ns (33.751%)  route 5.726ns (66.249%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[1]/Q
                         net (fo=39, routed)          1.424     7.070    matrixB_reg_r4_0_15_0_5/ADDRC3
    SLICE_X14Y4          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.223 r  matrixB_reg_r4_0_15_0_5/RAMC/O
                         net (fo=68, routed)          1.797     9.020    p_9_out[4]
    SLICE_X46Y2          LUT6 (Prop_lut6_I0_O)        0.331     9.351 r  sum[3][10]_i_17/O
                         net (fo=1, routed)           0.610     9.961    sum[3][10]_i_17_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.346 r  sum_reg[3][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.346    sum_reg[3][10]_i_13_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.659 r  sum_reg[3][10]_i_14/O[3]
                         net (fo=2, routed)           0.777    11.436    sum_reg[3][10]_i_14_n_4
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.332    11.768 f  sum[3][14]_i_13/O
                         net (fo=2, routed)           0.628    12.396    sum[3][14]_i_13_n_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I2_O)        0.332    12.728 r  sum[3][14]_i_5/O
                         net (fo=2, routed)           0.489    13.218    sum[3][14]_i_5_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    13.833 r  sum_reg[3][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.833    p_24_in[14]
    SLICE_X44Y4          FDRE                                         r  sum_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  sum_reg[3][14]/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X44Y4          FDRE (Setup_fdre_C_D)        0.062    15.036    sum_reg[3][14]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 3.212ns (37.041%)  route 5.460ns (62.959%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 r  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.741     8.742    p_7_out[2]
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.348     9.090 r  sum[6][6]_i_10/O
                         net (fo=2, routed)           0.633     9.723    sum[6][6]_i_10_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.847 r  sum[6][6]_i_14/O
                         net (fo=1, routed)           0.000     9.847    sum[6][6]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  sum_reg[6][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.397    sum_reg[6][6]_i_3_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  sum_reg[6][14]_i_20/O[1]
                         net (fo=2, routed)           0.586    11.317    sum_reg[6][14]_i_20_n_6
    SLICE_X40Y10         LUT4 (Prop_lut4_I3_O)        0.303    11.620 f  sum[6][10]_i_10/O
                         net (fo=2, routed)           0.682    12.301    sum[6][10]_i_10_n_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.124    12.425 r  sum[6][10]_i_2/O
                         net (fo=2, routed)           0.613    13.038    sum[6][10]_i_2_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.162 r  sum[6][10]_i_6/O
                         net (fo=1, routed)           0.000    13.162    sum[6][10]_i_6_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.538 r  sum_reg[6][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.538    sum_reg[6][10]_i_1_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.861 r  sum_reg[6][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.861    p_18_in[12]
    SLICE_X38Y11         FDRE                                         r  sum_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sum_reg[6][12]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)        0.109    15.077    sum_reg[6][12]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 3.204ns (36.983%)  route 5.460ns (63.017%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 r  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.741     8.742    p_7_out[2]
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.348     9.090 r  sum[6][6]_i_10/O
                         net (fo=2, routed)           0.633     9.723    sum[6][6]_i_10_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.847 r  sum[6][6]_i_14/O
                         net (fo=1, routed)           0.000     9.847    sum[6][6]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  sum_reg[6][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.397    sum_reg[6][6]_i_3_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  sum_reg[6][14]_i_20/O[1]
                         net (fo=2, routed)           0.586    11.317    sum_reg[6][14]_i_20_n_6
    SLICE_X40Y10         LUT4 (Prop_lut4_I3_O)        0.303    11.620 f  sum[6][10]_i_10/O
                         net (fo=2, routed)           0.682    12.301    sum[6][10]_i_10_n_0
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.124    12.425 r  sum[6][10]_i_2/O
                         net (fo=2, routed)           0.613    13.038    sum[6][10]_i_2_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.162 r  sum[6][10]_i_6/O
                         net (fo=1, routed)           0.000    13.162    sum[6][10]_i_6_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.538 r  sum_reg[6][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.538    sum_reg[6][10]_i_1_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.853 r  sum_reg[6][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.853    p_18_in[14]
    SLICE_X38Y11         FDRE                                         r  sum_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sum_reg[6][14]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)        0.109    15.077    sum_reg[6][14]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 3.617ns (41.986%)  route 4.998ns (58.014%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 f  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.713     8.715    p_7_out[2]
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.377     9.092 r  sum[2][6]_i_19/O
                         net (fo=1, routed)           0.432     9.524    sum[2][6]_i_19_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.327     9.851 r  sum[2][6]_i_15/O
                         net (fo=1, routed)           0.000     9.851    sum[2][6]_i_15_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.383 r  sum_reg[2][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.383    sum_reg[2][6]_i_3_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.605 r  sum_reg[2][14]_i_20/O[0]
                         net (fo=2, routed)           0.729    11.334    sum_reg[2][14]_i_20_n_7
    SLICE_X42Y6          LUT4 (Prop_lut4_I3_O)        0.292    11.626 r  sum[2][10]_i_12/O
                         net (fo=3, routed)           0.453    12.079    sum[2][10]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.348    12.427 r  sum[2][10]_i_15/O
                         net (fo=1, routed)           0.465    12.892    sum[2][10]_i_15_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I0_O)        0.124    13.016 r  sum[2][10]_i_8/O
                         net (fo=1, routed)           0.000    13.016    sum[2][10]_i_8_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.566 r  sum_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    sum_reg[2][10]_i_1_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.805 r  sum_reg[2][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.805    p_26_in[13]
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][13]/C
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.062    15.035    sum_reg[2][13]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 idx_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 3.601ns (41.878%)  route 4.998ns (58.122%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.638     5.190    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  idx_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  idx_m_reg[0]/Q
                         net (fo=40, routed)          1.205     6.851    matrixB_reg_r1_0_15_0_5/ADDRB2
    SLICE_X10Y6          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.001 f  matrixB_reg_r1_0_15_0_5/RAMB/O
                         net (fo=64, routed)          1.713     8.715    p_7_out[2]
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.377     9.092 r  sum[2][6]_i_19/O
                         net (fo=1, routed)           0.432     9.524    sum[2][6]_i_19_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.327     9.851 r  sum[2][6]_i_15/O
                         net (fo=1, routed)           0.000     9.851    sum[2][6]_i_15_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.383 r  sum_reg[2][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.383    sum_reg[2][6]_i_3_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.605 r  sum_reg[2][14]_i_20/O[0]
                         net (fo=2, routed)           0.729    11.334    sum_reg[2][14]_i_20_n_7
    SLICE_X42Y6          LUT4 (Prop_lut4_I3_O)        0.292    11.626 r  sum[2][10]_i_12/O
                         net (fo=3, routed)           0.453    12.079    sum[2][10]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.348    12.427 r  sum[2][10]_i_15/O
                         net (fo=1, routed)           0.465    12.892    sum[2][10]_i_15_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I0_O)        0.124    13.016 r  sum[2][10]_i_8/O
                         net (fo=1, routed)           0.000    13.016    sum[2][10]_i_8_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.566 r  sum_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.566    sum_reg[2][10]_i_1_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.789 r  sum_reg[2][14]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.789    p_26_in[11]
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  sum_reg[2][11]/C
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)        0.062    15.035    sum_reg[2][11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  1.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 matrixC_reg[14][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[134][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.585     1.498    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  matrixC_reg[14][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  matrixC_reg[14][15]/Q
                         net (fo=7, routed)           0.068     1.708    matrixC_reg_n_0_[14][15]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  data[134][4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    data[134][4]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  data_reg[134][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.853     2.011    clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  data_reg[134][4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120     1.631    data_reg[134][4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.586     1.499    uart/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  uart/tx_bits_remaining_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 f  uart/tx_bits_remaining_reg[3]/Q
                         net (fo=3, routed)           0.078     1.719    uart/tx_bits_remaining_reg_n_0_[3]
    SLICE_X6Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  uart/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.764    uart/tx_out_i_2_n_0
    SLICE_X6Y29          FDRE                                         r  uart/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.855     2.013    uart/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  uart/tx_out_reg/C
                         clock pessimism             -0.501     1.512    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120     1.632    uart/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 user_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.385%)  route 0.214ns (56.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  user_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  user_addr_reg[7]/Q
                         net (fo=2, routed)           0.214     1.859    ram0/ADDRARDADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 user_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.324%)  route 0.215ns (56.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  user_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  user_addr_reg[5]/Q
                         net (fo=2, routed)           0.215     1.860    ram0/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 matrixC_reg[10][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[127][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  matrixC_reg[10][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  matrixC_reg[10][13]/Q
                         net (fo=7, routed)           0.085     1.699    matrixC_reg_n_0_[10][13]
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.744 r  data[127][4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    data[127][4]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  data_reg[127][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  data_reg[127][4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.121     1.606    data_reg[127][4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 matrixC_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[113][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  matrixC_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  matrixC_reg[2][13]/Q
                         net (fo=7, routed)           0.085     1.698    matrixC_reg_n_0_[2][13]
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.743 r  data[113][4]_i_1/O
                         net (fo=1, routed)           0.000     1.743    data[113][4]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  data_reg[113][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.826     1.984    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  data_reg[113][4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.121     1.605    data_reg[113][4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 user_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.305%)  route 0.215ns (56.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  user_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  user_addr_reg[9]/Q
                         net (fo=2, routed)           0.215     1.860    ram0/ADDRARDADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 matrixC_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[102][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  matrixC_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  matrixC_reg[13][5]/Q
                         net (fo=7, routed)           0.086     1.699    matrixC_reg_n_0_[13][5]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.744 r  data[102][4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    data[102][4]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  data_reg[102][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.826     1.984    clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  data_reg[102][4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.121     1.605    data_reg[102][4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 user_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.905%)  route 0.218ns (57.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  user_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  user_addr_reg[6]/Q
                         net (fo=2, routed)           0.218     1.864    ram0/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 user_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.904%)  route 0.218ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  user_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  user_addr_reg[4]/Q
                         net (fo=2, routed)           0.218     1.864    ram0/ADDRARDADDR[4]
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1424, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.723    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0     ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y27     FSM_onehot_P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29     FSM_onehot_P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y27     FSM_onehot_P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y19     M_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y19     M_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y19     M_reg[0]_rep__0/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6     matrixB_reg_r1_0_15_0_5/RAMC/CLK



