<div id="pf1ca" class="pf w2 h11" data-page-no="1ca"><div class="pc pc1ca w2 h11"><img class="bi x0 y0 w1 h1" alt="" src="csapp/bg1ca.png"/><div class="t m5 x13d h28 y9b ff6 fs1f fc2 sc0 ls0 ws0">Section<span class="_ _10"> </span>4.5<span class="_ _60"> </span>Pipelined<span class="_ _10"> </span>Y86-64<span class="_ _10"> </span>Implementations<span class="_ _3e"> </span><span class="ffe fs1e">457</span></div><div class="t m5 x26 h26 ye7 ff7 fs19 fc2 sc0 ls0 ws0">When<span class="_ _16"> </span>we<span class="_ _14"> </span>introduce<span class="_ _15"> </span>pipelining<span class="_ _14"> </span>into<span class="_ _14"> </span>a<span class="_ _14"> </span>Y86-64<span class="_ _14"> </span>processor,<span class="_ _15"> </span>we<span class="_ _14"> </span>must<span class="_ _14"> </span>deal<span class="_ _15"> </span>with</div><div class="t m5 x17 h26 y2a7 ff7 fs19 fc2 sc0 ls0 ws0">feedback<span class="_ _16"> </span>effects<span class="_ _16"> </span>properly<span class="_ _3"></span>.<span class="_ _16"> </span>Clearly<span class="_ _3"></span>,<span class="_ _14"> </span>it<span class="_ _16"> </span>would<span class="_ _16"> </span>be<span class="_ _16"> </span>unacceptable<span class="_ _16"> </span>to<span class="_ _16"> </span>alter<span class="_ _14"> </span>the<span class="_ _16"> </span>system</div><div class="t m5 x17 h26 y2a8 ff7 fs19 fc2 sc0 ls0 ws0">behavior<span class="_ _f"> </span>as<span class="_ _f"> </span>occurred<span class="_ _e"> </span>in<span class="_ _21"> </span>the<span class="_ _e"> </span>example<span class="_ _21"> </span>of<span class="_ _f"> </span>Figure<span class="_ _21"> </span>4.38.<span class="_ _e"> </span>Somehow<span class="_ _21"> </span>we<span class="_ _f"> </span>must<span class="_ _e"> </span>deal</div><div class="t m5 x17 h26 y2f7 ff7 fs19 fc2 sc0 ls0 ws0">with<span class="_ _13"> </span>the<span class="_"> </span>data<span class="_ _13"> </span>and<span class="_"> </span>control<span class="_ _13"> </span>dependencies<span class="_"> </span>between<span class="_ _13"> </span>instructions<span class="_"> </span>so<span class="_ _13"> </span>that<span class="_"> </span>the<span class="_ _13"> </span>resulting</div><div class="t m5 x17 h26 y2f8 ff7 fs19 fc2 sc0 ls0 ws0">behavior<span class="_"> </span>matches<span class="_"> </span>the<span class="_"> </span>model<span class="_"> </span>deﬁned<span class="_"> </span>by<span class="_"> </span>the<span class="_"> </span>ISA.</div><div class="t m5 x17 h3b y3f4f fff fs24 fc6 sc0 ls0 ws0">4.5<span class="_ _17"> </span><span class="ffe fs18">Pipelined<span class="_"> </span>Y86-64<span class="_"> </span>Implementations</span></div><div class="t m5 x17 h26 y3f50 ff7 fs19 fc1 sc0 ls0 ws0">W<span class="_ _3"></span>e<span class="_ _13"> </span>are<span class="_ _13"> </span>ﬁnally<span class="_ _6"> </span>ready<span class="_ _13"> </span>for<span class="_ _13"> </span>the<span class="_ _13"> </span>major<span class="_ _6"> </span>task<span class="_ _13"> </span>of<span class="_ _13"> </span>this<span class="_ _6"> </span>chapter<span class="_ _1"></span>—designing<span class="_ _13"> </span>a<span class="_ _13"> </span>pipelined<span class="_ _13"> </span>Y86-</div><div class="t m5 x17 h26 y3f51 ff7 fs19 fc1 sc0 ls0 ws0">64<span class="_ _11"> </span>processor.<span class="_"> </span>W<span class="_ _1"></span>e<span class="_ _11"> </span>start<span class="_ _11"> </span>by<span class="_ _16"> </span>making<span class="_ _11"> </span>a<span class="_ _11"> </span>small<span class="_ _11"> </span>adaptation<span class="_ _11"> </span>of<span class="_ _16"> </span>the<span class="_ _11"> </span>sequential<span class="_ _11"> </span>processor</div><div class="t m5 x17 h26 y3f52 ff7 fs19 fc1 sc0 ls0 ws0">SEQ<span class="_ _13"> </span>to<span class="_"> </span>shift<span class="_ _13"> </span>the<span class="_ _13"> </span>computation<span class="_ _13"> </span>of<span class="_"> </span>the<span class="_ _13"> </span>PC<span class="_ _13"> </span>into<span class="_"> </span>the<span class="_ _13"> </span>fetch<span class="_ _13"> </span>stage<span class="_ _1"></span>.<span class="_"> </span>W<span class="_ _3"></span>e<span class="_ _13"> </span>then<span class="_"> </span>add<span class="_ _13"> </span>pipeline</div><div class="t m5 x17 h26 y3f53 ff7 fs19 fc1 sc0 ls0 ws0">registers<span class="_ _13"> </span>between<span class="_ _13"> </span>the<span class="_ _6"> </span>stages<span class="_ _0"></span>.<span class="_ _13"> </span>Our<span class="_ _13"> </span>ﬁrst<span class="_ _6"> </span>attempt<span class="_ _13"> </span>at<span class="_ _13"> </span>this<span class="_ _13"> </span>does<span class="_ _13"> </span>not<span class="_ _6"> </span>handle<span class="_ _13"> </span>the<span class="_ _13"> </span>different</div><div class="t m5 x17 h26 y3f54 ff7 fs19 fc1 sc0 ls0 ws0">data<span class="_ _13"> </span>and<span class="_ _13"> </span>control<span class="_ _6"> </span>dependencies<span class="_ _13"> </span>properly<span class="_ _3"></span>.<span class="_ _13"> </span>By<span class="_ _6"> </span>making<span class="_ _13"> </span>some<span class="_ _13"> </span>modiﬁcations<span class="_ _1"></span>,<span class="_ _13"> </span>however,</div><div class="t m5 x17 h26 y3f55 ff7 fs19 fc1 sc0 ls0 ws0">we<span class="_"> </span>achieve<span class="_"> </span>our<span class="_"> </span>goal<span class="_"> </span>of<span class="_"> </span>an<span class="_"> </span>efﬁcient<span class="_"> </span>pipelined<span class="_"> </span>processor<span class="_"> </span>that<span class="_"> </span>implements<span class="_"> </span>the<span class="_"> </span>Y86-</div><div class="t m5 x17 h26 y3f56 ff7 fs19 fc1 sc0 ls0 ws0">64<span class="_"> </span>ISA.</div><div class="t m5 x17 h41 y3f57 ffe fs29 fc1 sc0 ls0 ws0">4.5.1<span class="_ _48"> </span><span class="fs19">SEQ+:<span class="_"> </span>Rearranging<span class="_"> </span>the<span class="_"> </span>Computation<span class="_"> </span>Stages</span></div><div class="t m5 x17 h26 y3f58 ff7 fs19 fc1 sc0 ls0 ws0">As<span class="_ _16"> </span>a<span class="_ _11"> </span>transitional<span class="_ _16"> </span>step<span class="_ _16"> </span>toward<span class="_ _11"> </span>a<span class="_ _16"> </span>pipelined<span class="_ _16"> </span>design,<span class="_ _16"> </span>we<span class="_ _11"> </span>must<span class="_ _16"> </span>slightly<span class="_ _16"> </span>rearrange<span class="_ _11"> </span>the</div><div class="t m5 x17 h26 y3f59 ff7 fs19 fc1 sc0 ls0 ws0">order<span class="_ _13"> </span>of<span class="_ _13"> </span>the<span class="_ _13"> </span>ﬁve<span class="_ _13"> </span>stages<span class="_ _13"> </span>in<span class="_ _13"> </span>SEQ<span class="_ _13"> </span>so<span class="_ _13"> </span>that<span class="_ _13"> </span>the<span class="_ _13"> </span>PC<span class="_ _13"> </span>update<span class="_ _13"> </span>stage<span class="_ _13"> </span>comes<span class="_ _13"> </span>at<span class="_ _13"> </span>the<span class="_ _13"> </span>beginning</div><div class="t m5 x17 h26 y3f5a ff7 fs19 fc1 sc0 ls0 ws0">of<span class="_ _f"> </span>the<span class="_ _e"> </span>clock<span class="_ _f"> </span>cycle<span class="_ _1"></span>,<span class="_ _1f"> </span>rather<span class="_ _f"> </span>than<span class="_ _e"> </span>at<span class="_ _f"> </span>the<span class="_ _f"> </span>end.<span class="_ _e"> </span>T<span class="_ _1"></span>his<span class="_ _e"> </span>transformation<span class="_ _f"> </span>requires<span class="_ _f"> </span>only</div><div class="t m5 x17 h26 y3f5b ff7 fs19 fc1 sc0 ls0 ws0">minimal<span class="_ _14"> </span>change<span class="_ _14"> </span>to<span class="_ _14"> </span>the<span class="_ _14"> </span>overall<span class="_ _14"> </span>hardware<span class="_ _14"> </span>structure,<span class="_ _14"> </span>and<span class="_ _14"> </span>it<span class="_ _14"> </span>will<span class="_ _14"> </span>work<span class="_ _14"> </span>better<span class="_ _14"> </span>with</div><div class="t m5 x17 h26 y3f5c ff7 fs19 fc1 sc0 ls0 ws0">the<span class="_ _11"> </span>sequencing<span class="_ _16"> </span>of<span class="_ _16"> </span>activities<span class="_ _11"> </span>within<span class="_ _16"> </span>the<span class="_ _16"> </span>pipeline<span class="_ _11"> </span>stages<span class="_ _1"></span>.<span class="_ _16"> </span>W<span class="_ _3"></span>e<span class="_ _16"> </span>refer<span class="_ _16"> </span>to<span class="_ _11"> </span>this<span class="_ _16"> </span>modiﬁed</div><div class="t m5 x17 h26 y3f5d ff7 fs19 fc1 sc0 ls0 ws0">design<span class="_"> </span>as<span class="_"> </span>SEQ+.</div><div class="t m5 x26 h26 y3f5e ff7 fs19 fc1 sc0 ls0 ws0">W<span class="_ _3"></span>e<span class="_"> </span>can<span class="_ _13"> </span>move<span class="_ _13"> </span>the<span class="_ _13"> </span>PC<span class="_"> </span>update<span class="_ _13"> </span>stage<span class="_ _13"> </span>so<span class="_ _13"> </span>that<span class="_"> </span>its<span class="_ _13"> </span>logic<span class="_ _13"> </span>is<span class="_ _13"> </span>active<span class="_"> </span>at<span class="_ _13"> </span>the<span class="_ _13"> </span>beginning<span class="_ _13"> </span>of</div><div class="t m5 x17 h26 y3f5f ff7 fs19 fc1 sc0 ls0 ws0">the<span class="_ _14"> </span>clock<span class="_ _14"> </span>cycle<span class="_ _14"> </span>by<span class="_ _14"> </span>making<span class="_ _14"> </span>it<span class="_ _14"> </span>compute<span class="_ _15"> </span>the<span class="_ _14"> </span>PC<span class="_ _14"> </span>value<span class="_ _14"> </span>for<span class="_ _14"> </span>the<span class="_ _15"> </span><span class="ffa">current<span class="_ _21"> </span></span>instruction.</div><div class="t m5 x17 h26 y3f60 ff7 fs19 fc1 sc0 ls0 ws0">F<span class="_ _1"></span>igure<span class="_ _f"> </span>4.39<span class="_ _21"> </span>shows<span class="_ _21"> </span>how<span class="_ _21"> </span>SEQ<span class="_ _f"> </span>and<span class="_ _21"> </span>SEQ+<span class="_ _21"> </span>differ<span class="_ _f"> </span>in<span class="_ _21"> </span>their<span class="_ _21"> </span>PC<span class="_ _21"> </span>computation.<span class="_ _f"> </span>W<span class="_ _0"></span>ith</div><div class="t m5 x17 h26 y3f61 ff7 fs19 fc1 sc0 ls0 ws0">SEQ<span class="_ _14"> </span>(Figure<span class="_ _16"> </span>4.39(a)),<span class="_ _21"> </span>the<span class="_ _14"> </span>PC<span class="_ _15"> </span>computation<span class="_ _14"> </span>takes<span class="_ _14"> </span>place<span class="_ _15"> </span>at<span class="_ _14"> </span>the<span class="_ _15"> </span>end<span class="_ _14"> </span>of<span class="_ _14"> </span>the<span class="_ _15"> </span>clock</div><div class="t m5 x17 h26 y3f62 ff7 fs19 fc1 sc0 ls0 ws0">cycle<span class="_ _1"></span>,<span class="_"> </span>computing<span class="_"> </span>the<span class="_"> </span>new<span class="_"> </span>value<span class="_"> </span>for<span class="_"> </span>the<span class="_"> </span>PC<span class="_ _11"> </span>register<span class="_"> </span>based<span class="_"> </span>on<span class="_"> </span>the<span class="_"> </span>values<span class="_"> </span>of<span class="_"> </span>signals</div><div class="t m5 x17 h26 y3f63 ff7 fs19 fc1 sc0 ls0 ws0">computed<span class="_"> </span>during<span class="_"> </span>the<span class="_"> </span>current<span class="_"> </span>clock<span class="_"> </span>cycle<span class="_ _1"></span>.<span class="_ _11"> </span>W<span class="_ _1"></span>ith<span class="_ _11"> </span>SEQ+<span class="_"> </span>(F<span class="_ _1"></span>igure<span class="_ _11"> </span>4.39(b)),<span class="_"> </span>we<span class="_"> </span>create</div><div class="t m5 x17 h26 y3f64 ff7 fs19 fc1 sc0 ls0 ws0">state<span class="_ _21"> </span>registers<span class="_ _21"> </span>to<span class="_ _f"> </span>hold<span class="_ _21"> </span>the<span class="_ _21"> </span>signals<span class="_ _f"> </span>computed<span class="_ _21"> </span>during<span class="_ _21"> </span>an<span class="_ _f"> </span>instruction.<span class="_ _21"> </span>Then,<span class="_ _21"> </span>as<span class="_ _f"> </span>a</div><div class="t m5 x17 h26 y3f65 ff7 fs19 fc1 sc0 ls0 ws0">new<span class="_ _21"> </span>clock<span class="_ _21"> </span>cycle<span class="_ _15"> </span>begins<span class="_ _1"></span>,<span class="_ _f"> </span>the<span class="_ _21"> </span>values<span class="_ _21"> </span>propagate<span class="_ _21"> </span>through<span class="_ _21"> </span>the<span class="_ _21"> </span>exact<span class="_ _21"> </span>same<span class="_ _21"> </span>logic<span class="_ _f"> </span>to</div><div class="t m5 x17 h26 y3f66 ff7 fs19 fc1 sc0 ls0 ws0">compute<span class="_"> </span>the<span class="_"> </span>PC<span class="_ _13"> </span>for<span class="_"> </span>the<span class="_"> </span>now-current<span class="_"> </span>instruction.<span class="_ _13"> </span>W<span class="_ _1"></span>e<span class="_"> </span>label<span class="_"> </span>the<span class="_ _13"> </span>registers<span class="_"> </span>“pIcode,<span class="_ _3"></span>”</div><div class="t m5 x5b h3f y3f67 ff49 fs27 fc1 sc0 ls0 ws0">PC</div><div class="t m5 x1d6 h3f y3f68 ff49 fs27 fc1 sc0 ls0 ws0">New</div><div class="t m5 x1ef h3f y3f69 ff49 fs27 fc1 sc0 ls0 ws0">PC</div><div class="t m5 x57 h3f y3f6a ff49 fs27 fc1 sc0 ls0 ws0">icode<span class="_ _23"> </span>Cnd<span class="_ _1e"> </span>valC</div><div class="t m5 x17 h3f y3f6b ff49 fs27 fc1 sc0 ls0 ws0">(a) SEQ new PC computation<span class="_ _110"> </span>(b) SEQ</div><div class="t m5 x176 h3f y3f6c ff49 fs27 fc1 sc0 ls0 ws0">+</div><div class="t m5 x200 h3f y3f6b ff49 fs27 fc1 sc0 ls0 ws0"> PC selection</div><div class="t m5 x1cb h3f y3f6a ff49 fs27 fc1 sc0 ls0 ws0">valM<span class="_ _60"> </span>valP</div><div class="t m5 xbf h3f y3f6d ff49 fs27 fc1 sc0 ls0 ws0">PC</div><div class="t m5 x1db h3f y3f6e ff49 fs27 fc1 sc0 ls0 ws0">PC</div><div class="t m5 x24c h3f y3f6f ff49 fs27 fc1 sc0 ls0 ws0">plcode<span class="_ _ce"> </span>pV<span class="_ _1"></span>alC<span class="_ _1bc"></span>pV<span class="_ _1"></span>alM<span class="_ _1bd"></span><span class="ls1c6">pCnd<span class="_ _154"> </span>p<span class="_ _2"></span>V<span class="_ _1"></span>al<span class="_ _2"></span>P</span></div><div class="t m5 x17 h34 y3f70 ffe fs16 fc6 sc0 ls0 ws0">Figure<span class="_ _16"> </span>4.39<span class="_ _c"> </span><span class="fc1">Shifting<span class="_ _16"> </span>the<span class="_ _16"> </span>timing<span class="_ _16"> </span>of<span class="_ _16"> </span>the<span class="_ _16"> </span>PC<span class="_ _16"> </span>computation.<span class="_ _16"> </span><span class="ff6">With<span class="_ _16"> </span>SEQ+,<span class="_ _16"> </span>we<span class="_ _16"> </span>compute</span></span></div><div class="t m5 x17 h34 y3f71 ff6 fs16 fc1 sc0 ls0 ws0">the<span class="_ _16"> </span>value<span class="_ _14"> </span>of<span class="_ _16"> </span>the<span class="_ _14"> </span>program<span class="_ _16"> </span>counter<span class="_ _14"> </span>for<span class="_ _16"> </span>the<span class="_ _14"> </span>current<span class="_ _16"> </span>state<span class="_ _14"> </span>as<span class="_ _16"> </span>the<span class="_ _14"> </span>ﬁrst<span class="_ _16"> </span>step<span class="_ _14"> </span>in<span class="_ _16"> </span>instruction</div><div class="t m5 x17 h34 y3f72 ff6 fs16 fc1 sc0 ls0 ws0">execution.</div></div><div class="pi" data-data='{"ctm":[2.000000,0.000000,0.000000,2.000000,0.000000,0.000000]}'></div></div>
