//===----------------------------------------------------------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file implements network conversion utilities between MLIR and
// mockturtle networks. All classes here are implementation details.
//
//===----------------------------------------------------------------------===//

#include "NetworkConversion.h"
#include "circt/Dialect/HW/HWOps.h"
#include "circt/Dialect/Synth/SynthOps.h"
#include "mlir/IR/Builders.h"
#include "mlir/IR/PatternMatch.h"
#include "mlir/IR/SymbolTable.h"
#include "mlir/Support/WalkResult.h"
#include "mlir/Transforms/RegionUtils.h"
#include "mockturtle/algorithms/node_resynthesis.hpp"
#include "mockturtle/algorithms/node_resynthesis/mig_npn.hpp"
#include "mockturtle/algorithms/node_resynthesis/xag_npn.hpp"
#include "mockturtle/algorithms/node_resynthesis/xmg_npn.hpp"
#include "mockturtle/networks/aig.hpp"
#include "mockturtle/networks/block.hpp"
#include "mockturtle/networks/mig.hpp"
#include "mockturtle/networks/xag.hpp"
#include "mockturtle/networks/xmg.hpp"
#include "mockturtle/views/cell_view.hpp"
#include "llvm/Support/Debug.h"
#include "llvm/Support/LogicalResult.h"
#include <utility>

#define DEBUG_TYPE "mockturtle-network-conversion"

using namespace circt;
using namespace circt::synth;
using namespace circt::mockturtle_plugin::mockturtle_integration;

namespace {

//===----------------------------------------------------------------------===//
// Internal Helper Classes
//===----------------------------------------------------------------------===//

/// State tracking exported network nodes and their corresponding MLIR values.
struct ExportedState {
  /// Maps primary output indices to their original MLIR values
  llvm::MapVector<size_t, Value> outputToValue;
  /// Maps primary input indices to their original MLIR values
  llvm::MapVector<size_t, Value> indexToInput;
};

//===----------------------------------------------------------------------===//
// Network Exporter - MLIR to Mockturtle
//===----------------------------------------------------------------------===//

/// Converts MLIR operations to mockturtle network nodes.
/// Template parameters:
/// - Ntk: Mockturtle network type (aig_network, mig_network)
/// - OpType: MLIR operation type to convert (AndInverterOp, MajorityInverterOp)
template <typename Ntk, typename OpType>
class NetworkExporter {
public:
  using signal = mockturtle::signal<Ntk>;
  using node = typename Ntk::node;

  NetworkExporter(Block *block, Ntk &ntk, ExportedState &state)
      : block(block), ntk(ntk), state(state) {}

  /// Export all operations in the block to the network
  LogicalResult run();

private:
  /// Visit an operation and convert it to a network node
  /// Returns true if the operation was successfully converted
  bool visit(Operation *op);

  /// Get or create a network signal for an MLIR value
  /// Creates a primary input if the value is not yet mapped
  signal getOrCreateNode(Value v);

  /// Register a value as a primary output of the network
  void registerOutput(Value value);

  /// Map an MLIR value to a network signal
  void mapValueToSignal(Value v, signal s) {
    auto result = valueToNodeMap.insert({v, s});
    (void)result;
    assert(result.second && "Value already mapped to a signal");
  }

  Block *block;
  Ntk &ntk;
  ExportedState &state;
  DenseMap<Value, signal> valueToNodeMap;
};

using AIGExporter =
    NetworkExporter<mockturtle::aig_network, synth::aig::AndInverterOp>;
using MIGExporter = NetworkExporter<mockturtle::mig_network, synth::MajorityOp>;

/// Converts mixed AND/XOR or MAJ/XOR MLIR regions to mockturtle networks.
template <typename Ntk, typename PrimaryOp>
class MixedXorNetworkExporter {
public:
  using signal = mockturtle::signal<Ntk>;
  using node = typename Ntk::node;

  MixedXorNetworkExporter(Block *block, Ntk &ntk, ExportedState &state)
      : block(block), ntk(ntk), state(state) {}

  LogicalResult run();

private:
  bool visit(Operation *op);
  bool isSupported(Operation *op) {
    return isa<PrimaryOp, synth::XorInverterOp>(op);
  }
  signal getOrCreateNode(Value v);
  void registerOutput(Value value);
  void mapValueToSignal(Value v, signal s) {
    auto result = valueToNodeMap.insert({v, s});
    (void)result;
    assert(result.second && "Value already mapped to a signal");
  }

  Block *block;
  Ntk &ntk;
  ExportedState &state;
  DenseMap<Value, signal> valueToNodeMap;
};

using XAGExporter =
    MixedXorNetworkExporter<mockturtle::xag_network, synth::aig::AndInverterOp>;
using XMGExporter =
    MixedXorNetworkExporter<mockturtle::xmg_network, synth::MajorityOp>;

//===----------------------------------------------------------------------===//
// Network Exporter Implementation
//===----------------------------------------------------------------------===//

template <typename Ntk, typename OpType>
LogicalResult NetworkExporter<Ntk, OpType>::run() {
  for (auto &op : block->getOperations()) {
    if (visit(&op)) {
      for (auto res : op.getResults()) {
        if (llvm::any_of(res.getUsers(),
                         [&](Operation *user) { return !isa<OpType>(user); })) {
          registerOutput(res);
          break;
        }
      }
    }
  }
  return success();
}

template <typename Ntk, typename OpType>
bool NetworkExporter<Ntk, OpType>::visit(Operation *op) {
  auto combOp = dyn_cast<OpType>(op);
  if (!combOp)
    return false;

  SmallVector<signal, 4> operands;
  auto inverted = combOp.getInverted();

  for (auto [operand, inv] : llvm::zip(combOp.getOperands(), inverted))
    operands.push_back(getOrCreateNode(operand) ^ inv);

  if constexpr (std::is_same_v<OpType, synth::aig::AndInverterOp>) {
    if (operands.size() == 1) {
      mapValueToSignal(combOp.getResult(), operands[0]);
      return true;
    }
    assert(operands.size() == 2 && "AIG AND must have 2 operands");
    mapValueToSignal(combOp.getResult(),
                     ntk.create_and(operands[0], operands[1]));
  } else if constexpr (std::is_same_v<OpType, synth::MajorityOp>) {
    if (operands.size() == 1) {
      mapValueToSignal(combOp.getResult(), operands[0]);
      return true;
    }
    assert(operands.size() == 3 && "MIG Majority must have 3 operands");
    mapValueToSignal(combOp.getResult(),
                     ntk.create_maj(operands[0], operands[1], operands[2]));
  }
  return true;
}

template <typename Ntk, typename OpType>
typename NetworkExporter<Ntk, OpType>::signal
NetworkExporter<Ntk, OpType>::getOrCreateNode(Value v) {
  auto it = valueToNodeMap.find(v);
  if (it != valueToNodeMap.end())
    return it->second;

  if (auto *defOp = v.getDefiningOp()) {
    if (auto constant = dyn_cast<hw::ConstantOp>(defOp)) {
      auto signal = ntk.get_constant(!constant.getValue().isZero());
      mapValueToSignal(v, signal);
      return signal;
    }

    // Recursively visit the defining operation.
    // Only proceed if the operation is successfully converted.
    if (visit(defOp))
      return valueToNodeMap.at(v);
  }

  // Create primary input
  auto pi = ntk.create_pi();
  auto piIndex = ntk.pi_index(pi.index);
  state.indexToInput[piIndex] = v;
  mapValueToSignal(v, pi);
  return pi;
}

template <typename Ntk, typename OpType>
void NetworkExporter<Ntk, OpType>::registerOutput(Value value) {
  auto node = getOrCreateNode(value);
  auto po = ntk.create_po(node);
  state.outputToValue[po] = value;
}

template <typename Ntk, typename PrimaryOp>
LogicalResult MixedXorNetworkExporter<Ntk, PrimaryOp>::run() {
  for (auto &op : block->getOperations()) {
    if (visit(&op)) {
      for (auto res : op.getResults()) {
        if (llvm::any_of(res.getUsers(),
                         [&](Operation *user) { return !isSupported(user); })) {
          registerOutput(res);
          break;
        }
      }
    }
  }
  return success();
}

template <typename Ntk, typename PrimaryOp>
bool MixedXorNetworkExporter<Ntk, PrimaryOp>::visit(Operation *op) {
  SmallVector<signal, 4> operands;

  if (auto primaryOp = dyn_cast<PrimaryOp>(op)) {
    auto inverted = primaryOp.getInverted();
    for (auto [operand, inv] : llvm::zip(primaryOp.getOperands(), inverted))
      operands.push_back(getOrCreateNode(operand) ^ inv);

    if constexpr (std::is_same_v<PrimaryOp, synth::aig::AndInverterOp>) {
      if (operands.size() == 1) {
        mapValueToSignal(primaryOp.getResult(), operands[0]);
        return true;
      }
      assert(operands.size() == 2 && "XAG AND must have 2 operands");
      mapValueToSignal(primaryOp.getResult(),
                       ntk.create_and(operands[0], operands[1]));
    } else if constexpr (std::is_same_v<PrimaryOp, synth::MajorityOp>) {
      if (operands.size() == 1) {
        mapValueToSignal(primaryOp.getResult(), operands[0]);
        return true;
      }
      assert(operands.size() == 3 && "XMG Majority must have 3 operands");
      mapValueToSignal(primaryOp.getResult(),
                       ntk.create_maj(operands[0], operands[1], operands[2]));
    }
    return true;
  }

  if (auto xorOp = dyn_cast<synth::XorInverterOp>(op)) {
    auto inverted = xorOp.getInverted();
    for (auto [operand, inv] : llvm::zip(xorOp.getOperands(), inverted))
      operands.push_back(getOrCreateNode(operand) ^ inv);

    if (operands.size() == 1) {
      mapValueToSignal(xorOp.getResult(), operands[0]);
      return true;
    }
    auto result = operands[0];
    for (auto operand : llvm::drop_begin(operands))
      result = ntk.create_xor(result, operand);
    mapValueToSignal(xorOp.getResult(), result);
    return true;
  }

  return false;
}

template <typename Ntk, typename PrimaryOp>
typename MixedXorNetworkExporter<Ntk, PrimaryOp>::signal
MixedXorNetworkExporter<Ntk, PrimaryOp>::getOrCreateNode(Value v) {
  auto it = valueToNodeMap.find(v);
  if (it != valueToNodeMap.end())
    return it->second;

  if (auto *defOp = v.getDefiningOp()) {
    if (auto constant = dyn_cast<hw::ConstantOp>(defOp)) {
      auto signal = ntk.get_constant(!constant.getValue().isZero());
      mapValueToSignal(v, signal);
      return signal;
    }

    if (visit(defOp))
      return valueToNodeMap.at(v);
  }

  auto pi = ntk.create_pi();
  auto piIndex = ntk.pi_index(pi.index);
  state.indexToInput[piIndex] = v;
  mapValueToSignal(v, pi);
  return pi;
}

template <typename Ntk, typename PrimaryOp>
void MixedXorNetworkExporter<Ntk, PrimaryOp>::registerOutput(Value value) {
  auto node = getOrCreateNode(value);
  auto po = ntk.create_po(node);
  state.outputToValue[po] = value;
}

//===----------------------------------------------------------------------===//
// Network Importer - Mockturtle to MLIR
//===----------------------------------------------------------------------===//

/// Converts mockturtle network nodes back to MLIR operations.
/// Base class for network-specific importers.
/// Template parameter N is the expected number of fanins per gate.
template <typename Ntk, size_t N = 4>
class NetworkImporter {
public:
  using signal = typename Ntk::signal;
  using node = typename Ntk::node;

  NetworkImporter(const ExportedState &state, Ntk &ntk, OpBuilder &builder)
      : state(state), ntk(ntk), builder(builder) {}

  virtual ~NetworkImporter() = default;

  /// Import the network back to MLIR and replace original values
  void run() {
    SmallVector<Value> outputs;
    outputs.reserve(state.outputToValue.size());
    ntk.foreach_po([&](auto const &f) { outputs.push_back(lowerSignal(f)); });

    for (auto [idx, value] : state.outputToValue)
      value.replaceAllUsesWith(outputs[idx]);

    // Run DCE
    mlir::PatternRewriter rewriter(builder.getContext());
    (void)mlir::runRegionDCE(rewriter,
                             builder.getBlock()->getParentOp()->getRegions());
  }

protected:
  /// Convert a network signal to an MLIR value.
  /// A signal represents a node output with potential complementation
  /// (inversion). This method must handle the signal's complement flag and
  /// return the corresponding MLIR value, potentially creating inverted
  /// operations.
  virtual Value lowerSignal(signal s) = 0;

  /// Convert a network gate node to an MLIR operation.
  /// Creates the appropriate MLIR operation (e.g., AndInverterOp,
  /// MajorityInverterOp, or hw::InstanceOp) for the given network node.
  virtual Operation *lowerGate(node n) = 0;

  /// Handle signal complementation (inversion).
  /// If isComplement is true, creates an inverted version of the value.
  /// For standard networks, this typically creates an inverted gate operation.
  /// For cell-view networks, complementation should not occur because that
  /// would mean inversion is not mapped to a cell.
  virtual Value lowerComplement(Value v, bool isComplement) = 0;

  /// Get the primary input index for a node.
  /// Maps a network PI node to its corresponding index in the exported state.
  /// This is used to retrieve the original MLIR value for primary inputs.
  virtual size_t getPIIndex(node n) = 0;

  /// Convert a network node to an MLIR operation or value.
  /// If the node represents a gate, it could have multiple outputs like MLIR's
  /// operations.
  llvm::PointerUnion<Operation *, Value> lowerNode(node n) {
    if (ntk.is_pi(n))
      return state.indexToInput.lookup(getPIIndex(n));

    if (ntk.is_constant(n)) {
      auto value = ntk.constant_value(n);
      // Create constant if not already created.
      if (!constants[value])
        constants[value] = builder.create<hw::ConstantOp>(
            builder.getUnknownLoc(), builder.getI1Type(), value);
      return constants[value];
    }

    // Map node to operation
    auto it = nodeToOpMap.find(n);
    if (it != nodeToOpMap.end())
      return it->second;

    it = nodeToOpMap.insert({n, lowerGate(n)}).first;
    return it->second;
  }

  /// Get the operands (fanins) of a node as MLIR values
  SmallVector<Value, N> getOperands(node n) {
    SmallVector<Value, N> results;
    ntk.foreach_fanin(
        n, [&](auto const &f) { results.push_back(lowerSignal(f)); });
    return results;
  }

  const ExportedState &state;
  Ntk &ntk;
  OpBuilder &builder;

  // Mapping from network nodes to their corresponding MLIR operations.
  DenseMap<node, Operation *> nodeToOpMap;

  Value constants[2] = {};
};

//===----------------------------------------------------------------------===//
// Standard Network Converters (AIG, MIG)
//===----------------------------------------------------------------------===//

/// Importer for standard logic networks (AIG, MIG).
/// Converts network gates to their corresponding MLIR operations.
template <typename Ntk, typename Op, size_t N>
class StandardNetworkConverter : public NetworkImporter<Ntk, N> {
public:
  using NetworkImporter<Ntk, N>::NetworkImporter;
  using node = typename Ntk::node;
  using signal = typename Ntk::signal;

protected:
  /// Create an MLIR operation for a network gate
  Operation *lowerGate(node n) override {
    auto children = this->getOperands(n);
    SmallVector<bool> isComplement(children.size(), false);
    // TODO: Reuse exisiting operations if the same gate already exists (can be
    // used for best-effort location preservation).
    return this->builder.template create<Op>(this->builder.getUnknownLoc(),
                                             children, isComplement);
  }

  /// Handle signal inversion by creating a complemented operation
  Value lowerComplement(Value v, bool isComplement) override {
    if (!isComplement)
      return v;
    // TODO: Consider lazily creating the complemented operation.
    if constexpr (std::is_same_v<Op, synth::MajorityOp>)
      return this->builder.template create<Op>(v.getLoc(), v, v, v, true, true,
                                               true);
    return this->builder.template create<Op>(v.getLoc(), v, true);
  }

  /// Get the primary input index for a node
  size_t getPIIndex(node n) override { return this->ntk.pi_index(n); }

  /// Convert a network signal to MLIR value with complement handling
  Value lowerSignal(signal s) override {
    auto v = this->lowerNode(s.index);
    if (auto val = dyn_cast<Value>(v))
      return this->lowerComplement(val, s.complement);

    auto *op = cast<Operation *>(v);
    assert(isa<Op>(op) && "Expected an gate operation");
    return this->lowerComplement(op->getResult(0), s.complement);
  }
};

using AIGNetworkConverter =
    StandardNetworkConverter<mockturtle::aig_network, synth::aig::AndInverterOp,
                             2>;
using MIGNetworkConverter =
    StandardNetworkConverter<mockturtle::mig_network, synth::MajorityOp, 3>;

/// Importer for XAG networks, preserving AND and XOR gates.
class XAGNetworkConverter : public NetworkImporter<mockturtle::xag_network, 2> {
public:
  using NetworkImporter::NetworkImporter;
  using node = typename mockturtle::xag_network::node;
  using signal = typename mockturtle::xag_network::signal;

protected:
  Operation *lowerGate(node n) override {
    auto children = getOperands(n);
    SmallVector<bool> isComplement(children.size(), false);
    if (ntk.is_and(n))
      return builder.create<synth::aig::AndInverterOp>(builder.getUnknownLoc(),
                                                       children, isComplement);
    assert(ntk.is_xor(n) && "Expected an XAG AND or XOR node");
    return builder.create<synth::XorInverterOp>(builder.getUnknownLoc(),
                                                children, isComplement);
  }

  Value lowerComplement(Value v, bool isComplement) override {
    if (!isComplement)
      return v;
    return builder.create<synth::XorInverterOp>(v.getLoc(), v, true);
  }

  size_t getPIIndex(node n) override { return ntk.pi_index(n); }

  Value lowerSignal(signal s) override {
    auto v = lowerNode(s.index);
    if (auto val = dyn_cast<Value>(v))
      return lowerComplement(val, s.complement);
    auto *op = cast<Operation *>(v);
    return lowerComplement(op->getResult(0), s.complement);
  }
};

/// Importer for XMG networks, preserving MAJ and XOR gates.
class XMGNetworkConverter : public NetworkImporter<mockturtle::xmg_network, 3> {
public:
  using NetworkImporter::NetworkImporter;
  using node = typename mockturtle::xmg_network::node;
  using signal = typename mockturtle::xmg_network::signal;

protected:
  Operation *lowerGate(node n) override {
    auto children = getOperands(n);
    SmallVector<bool> isComplement(children.size(), false);
    if (ntk.is_maj(n))
      return builder.create<synth::MajorityOp>(builder.getUnknownLoc(),
                                               children, isComplement);
    assert(ntk.is_xor3(n) && "Expected an XMG majority or XOR node");
    return builder.create<synth::XorInverterOp>(builder.getUnknownLoc(),
                                                children, isComplement);
  }

  Value lowerComplement(Value v, bool isComplement) override {
    if (!isComplement)
      return v;
    return builder.create<synth::XorInverterOp>(v.getLoc(), v, true);
  }

  size_t getPIIndex(node n) override { return ntk.pi_index(n); }

  Value lowerSignal(signal s) override {
    auto v = lowerNode(s.index);
    if (auto val = dyn_cast<Value>(v))
      return lowerComplement(val, s.complement);
    auto *op = cast<Operation *>(v);
    return lowerComplement(op->getResult(0), s.complement);
  }
};

//===----------------------------------------------------------------------===//
// Cell View Converter
//===----------------------------------------------------------------------===//

/// Importer for cell-view networks (technology mapped circuits).
/// Converts technology-mapped gates to HW module instances.
class CellViewConverter
    : public NetworkImporter<mockturtle::cell_view<mockturtle::block_network>,
                             4> {
public:
  using Ntk = mockturtle::cell_view<mockturtle::block_network>;
  using node = typename Ntk::node;
  using signal = typename Ntk::signal;

  CellViewConverter(const ExportedState &state, Ntk &ntk, OpBuilder &builder,
                    const mlir::SymbolTable &symbolTable)
      : NetworkImporter(state, ntk, builder), symbolTable(symbolTable) {
    // Build PI index mapping since cell_view doesn't provide pi_index().
    ntk.foreach_pi([&](auto const &n, auto i) { nodeToPIIndex[n] = i; });
  }

protected:
  /// Create a hardware instance for a technology-mapped cell
  Operation *lowerGate(node n) override {
    assert(ntk.has_cell(n) && "Expected cell-mapped node");
    auto operands = getOperands(n);
    auto cell = ntk.get_cell(n);
    auto *moduleOp = symbolTable.lookup(cell.name);
    assert(moduleOp && "Cell module must have been defined");

    return builder.create<hw::InstanceOp>(
        builder.getUnknownLoc(), moduleOp,
        cell.name + "_" + std::to_string(cell.id), operands);
  }

  /// Convert a cell output signal to MLIR value (no complement support)
  Value lowerSignal(signal s) override {
    auto v = lowerNode(s.index);
    assert(!s.complement && "All cells should be non-inverted");

    if (auto val = dyn_cast<Value>(v))
      return val;

    auto *op = cast<Operation *>(v);
    assert(s.output < op->getNumResults() && "Output index out of range");
    return op->getResult(s.output);
  }

  /// Cells should never be inverted in technology mapping
  Value lowerComplement(Value v, bool isComplement) override {
    llvm::report_fatal_error("All cells should be non-inverted");
    return v;
  }

  /// Get the primary input index using pre-built mapping
  size_t getPIIndex(node n) override {
    assert(ntk.is_pi(n) && "Expected PI node");
    return nodeToPIIndex.at(n);
  }

private:
  const mlir::SymbolTable &symbolTable;
  DenseMap<node, size_t> nodeToPIIndex;
};

template <typename DestNtk, typename Converter, typename ResynthesisFn>
llvm::LogicalResult runAIGNetworkConversion(Block *block,
                                            ResynthesisFn &&resynthesisFn,
                                            bool verbose) {
  ExportedState state;
  mockturtle::aig_network aig;
  AIGExporter exporter(block, aig, state);

  if (failed(exporter.run()))
    return failure();

  mockturtle::node_resynthesis_params params;
  params.verbose = verbose;
  DestNtk dest = mockturtle::node_resynthesis<DestNtk>(
      aig, std::forward<ResynthesisFn>(resynthesisFn), params);

  OpBuilder builder = OpBuilder::atBlockBegin(block);
  Converter converter(state, dest, builder);
  converter.run();

  return success();
}

} // anonymous namespace

//===----------------------------------------------------------------------===//
// Public Interface Implementations
//===----------------------------------------------------------------------===//

/// Export MLIR operations to AIG network, apply technology mapping, and
/// import the result back as hardware instances.
llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runAIGNetworkToCellView(
    const mlir::SymbolTable &symbolTable, mlir::Block *block,
    llvm::function_ref<
        mlir::FailureOr<mockturtle::cell_view<mockturtle::block_network>>(
            mockturtle::aig_network &)>
        mapFunction) {
  ExportedState state;
  mockturtle::aig_network ntk;
  AIGExporter exporter(block, ntk, state);

  if (failed(exporter.run()))
    return failure();

  auto result = mapFunction(ntk);
  if (failed(result))
    return failure();

  auto &cv = *result;

  OpBuilder builder = OpBuilder::atBlockBegin(block);
  CellViewConverter converter(state, cv, builder, symbolTable);
  converter.run();

  return success();
}

/// Export MLIR AIG operations to mockturtle AIG network, apply transformations,
/// and import the result back to MLIR.
llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runAIGNetworkTransforms(
    mlir::Block *block,
    llvm::function_ref<llvm::LogicalResult(mockturtle::aig_network &)>
        transform) {
  ExportedState state;
  mockturtle::aig_network ntk;
  AIGExporter exporter(block, ntk, state);

  if (failed(exporter.run()) || failed(transform(ntk)))
    return failure();

  OpBuilder builder = OpBuilder::atBlockBegin(block);
  AIGNetworkConverter converter(state, ntk, builder);
  converter.run();

  return success();
}

/// Export MLIR MIG operations to mockturtle MIG network, apply transformations,
/// and import the result back to MLIR.
llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runMIGNetworkTransforms(
    mlir::Block *block,
    llvm::function_ref<llvm::LogicalResult(mockturtle::mig_network &)>
        transform) {
  ExportedState state;
  mockturtle::mig_network ntk;
  MIGExporter exporter(block, ntk, state);

  if (failed(exporter.run()) || failed(transform(ntk)))
    return failure();

  OpBuilder builder = OpBuilder::atBlockBegin(block);
  MIGNetworkConverter converter(state, ntk, builder);
  converter.run();

  return success();
}

llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runXAGNetworkTransforms(
    mlir::Block *block,
    llvm::function_ref<llvm::LogicalResult(mockturtle::xag_network &)>
        transform) {
  ExportedState state;
  mockturtle::xag_network ntk;
  XAGExporter exporter(block, ntk, state);

  if (failed(exporter.run()) || failed(transform(ntk)))
    return failure();

  OpBuilder builder = OpBuilder::atBlockBegin(block);
  XAGNetworkConverter converter(state, ntk, builder);
  converter.run();

  return success();
}

llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runXMGNetworkTransforms(
    mlir::Block *block,
    llvm::function_ref<llvm::LogicalResult(mockturtle::xmg_network &)>
        transform) {
  ExportedState state;
  mockturtle::xmg_network ntk;
  XMGExporter exporter(block, ntk, state);

  if (failed(exporter.run()) || failed(transform(ntk)))
    return failure();

  OpBuilder builder = OpBuilder::atBlockBegin(block);
  XMGNetworkConverter converter(state, ntk, builder);
  converter.run();

  return success();
}

llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runAIGToXAGNetworkConversion(
    mlir::Block *block, const AIGToGraphConversionOptions &options) {
  mockturtle::xag_npn_resynthesis_params params;
  params.verbose = options.verbose;
  mockturtle::xag_npn_resynthesis<mockturtle::xag_network,
                                  mockturtle::xag_network,
                                  mockturtle::xag_npn_db_kind::xag_complete>
      resynthesis(params);
  return runAIGNetworkConversion<mockturtle::xag_network, XAGNetworkConverter>(
      block, resynthesis, options.verbose);
}

llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runAIGToMIGNetworkConversion(
    mlir::Block *block, const AIGToGraphConversionOptions &options) {
  mockturtle::mig_npn_resynthesis resynthesis(options.useMultiple);
  return runAIGNetworkConversion<mockturtle::mig_network, MIGNetworkConverter>(
      block, resynthesis, options.verbose);
}

llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runAIGToXMGNetworkConversion(
    mlir::Block *block, const AIGToGraphConversionOptions &options) {
  mockturtle::xmg_npn_resynthesis resynthesis;
  return runAIGNetworkConversion<mockturtle::xmg_network, XMGNetworkConverter>(
      block, resynthesis, options.verbose);
}

/// Auto-detect network type (AIG/MIG) and apply transformations.
/// Handles blocks containing either or both network types.
llvm::LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runNetworkTransforms(
    mlir::Block *block,
    llvm::function_ref<llvm::LogicalResult(Ntk &)> transform) {
  bool existMig = false, existAig = false;
  // Check for existence of MIG and AIG operations.
  for (auto &op : block->getOperations()) {
    if (isa<synth::MajorityOp>(op))
      existMig = true;
    else if (isa<synth::aig::AndInverterOp>(op))
      existAig = true;
    if (existMig && existAig)
      break;
  }

  auto fn = [&](auto &ntk) {
    Ntk ntkVariant(&ntk);
    return transform(ntkVariant);
  };

  // Apply transformations to each network type if it exists.
  if (existMig && failed(runMIGNetworkTransforms(block, fn)))
    return failure();

  if (existAig && failed(runAIGNetworkTransforms(block, fn)))
    return failure();

  return success();
}

LogicalResult
circt::mockturtle_plugin::mockturtle_integration::runNetworkTransforms(
    mlir::Operation *op,
    llvm::function_ref<llvm::LogicalResult(Ntk &)> transform) {
  auto result = op->walk([&](Block *block) {
    if (failed(runNetworkTransforms(block, transform)))
      return mlir::WalkResult::interrupt();
    return mlir::WalkResult::advance();
  });
  return result.wasInterrupted() ? failure() : success();
}
