[2025-06-24 17:50:11 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Tue Jun 24 13:50:12 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing design file 'testbench.sv'
Top Level Modules:
       tb_pulse_generator
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb_pulse_generator
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _331_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .355 seconds to compile + .336 seconds to elab + .322 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Jun 24 13:50 2025
Time=0 | clk=0 | rst_n=0 | data_in=0 | out=0
Time=5000 | clk=1 | rst_n=0 | data_in=0 | out=0
Time=10000 | clk=0 | rst_n=1 | data_in=0 | out=0
Time=15000 | clk=1 | rst_n=1 | data_in=0 | out=0
Time=20000 | clk=0 | rst_n=1 | data_in=0 | out=0
Time=25000 | clk=1 | rst_n=1 | data_in=0 | out=0
Time=30000 | clk=0 | rst_n=1 | data_in=1 | out=0
Time=35000 | clk=1 | rst_n=1 | data_in=1 | out=0
Time=40000 | clk=0 | rst_n=1 | data_in=1 | out=0
Time=45000 | clk=1 | rst_n=1 | data_in=1 | out=1
Time=50000 | clk=0 | rst_n=1 | data_in=1 | out=1
Time=55000 | clk=1 | rst_n=1 | data_in=1 | out=0
Time=60000 | clk=0 | rst_n=1 | data_in=1 | out=0
Time=65000 | clk=1 | rst_n=1 | data_in=1 | out=0
Time=70000 | clk=0 | rst_n=1 | data_in=1 | out=0
Time=75000 | clk=1 | rst_n=1 | data_in=1 | out=0
Time=80000 | clk=0 | rst_n=1 | data_in=0 | out=0
Time=85000 | clk=1 | rst_n=1 | data_in=0 | out=0
Time=90000 | clk=0 | rst_n=1 | data_in=0 | out=0
Time=95000 | clk=1 | rst_n=1 | data_in=0 | out=0
$finish called from file "testbench.sv", line 45.
$finish at simulation time               100000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000 ps
CPU Time:      0.340 seconds;       Data structure size:   0.0Mb
Tue Jun 24 13:50:13 2025
Finding VCD file...
No *.vcd file found. EPWave will not open. Did you use '$dumpfile("dump.vcd"); $dumpvars;'?
Done
