<module name="USB0_VBP2AHB_WRAP_CONTROLLER_VBP_USB3_CORE_DB" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_DB_DB" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_DB_DB" offset="0x0" width="32" description="Doorbell Register Bit Field Definitions

For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus (USB) Specification 3.0.

Programming this field with random data will cause side effect i.e. Register Access will fail (Timeout) if the pipe clock is not running or reset is asserted . Bit Bash register testing is not recommended.">
		<bitfield id="DB_STREAM_ID" width="16" begin="31" end="16" resetval="0x0" description="DB_STREAM_ID  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="DB_TARGET" width="8" begin="7" end="0" resetval="0x0" description="DB_TARGET  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="7 - 0" rwaccess="R/W"/>
	</register>
</module>