#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun May 19 11:20:49 2019
# Process ID: 7800
# Current directory: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10956 E:\M10702114\ntust_HSCodesign_et5342701\fpga\barrage_game\barrage_game.xpr
# Log file: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/vivado.log
# Journal file: E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.xpr
open_bd_design {E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:controlanddisplayIP:1.0 controlanddisplayIP_0
endgroup
ipx::edit_ip_in_project -upgrade true -name controlanddisplayIP_v1_0_project -directory E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.tmp/controlanddisplayIP_v1_0_project e:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0/component.xml
close [ open E:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0/hdl/Controller.v w ]
add_files E:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0/hdl/Controller.v
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/M10702114/ntust_HSCodesign_et5342701/fpga/ip_repo/controlanddisplayIP_1.0
delete_bd_objs [get_bd_cells controlanddisplayIP_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:controlanddisplayIP:1.0 controlanddisplayIP_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins controlanddisplayIP_0/S00_AXI]
startgroup
create_bd_port -dir I -from 7 -to 0 SW
connect_bd_net [get_bd_pins /controlanddisplayIP_0/SW] [get_bd_ports SW]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 BUTTON
connect_bd_net [get_bd_pins /controlanddisplayIP_0/BUTTON] [get_bd_ports BUTTON]
endgroup
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /controlanddisplayIP_0/LED] [get_bd_ports LED]
endgroup
save_bd_design
file mkdir E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1
file mkdir E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1/new
close [ open E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1/new/Controller.xdc w ]
add_files -fileset constrs_1 E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/constrs_1/new/Controller.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run system_auto_pc_0_synth_1
reset_run system_controlanddisplayIP_0_1_synth_1
reset_run system_rst_ps7_0_100M_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk
file copy -force E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/impl_1/system_wrapper.sysdef E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk/system_wrapper.hdf

launch_sdk -workspace E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk -hwspec E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.sdk/system_wrapper.hdf
