

================================================================
== Vivado HLS Report for 'Loop_l_f1d_row_proc2'
================================================================
* Date:           Fri May  1 00:15:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.188|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6849|  6849|  6849|  6849|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_fft1d_1_fu_125  |fft1d_1  |  179|  179|  180|  180| dataflow |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- l_f1d_row     |  6848|  6848|       214|          -|          -|    32|    no    |
        | + l_f1d_row.1  |    32|    32|         1|          -|          -|    32|    no    |
        +----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      60|    -|
|FIFO             |        4|      -|      81|      74|    -|
|Instance         |       10|      0|    7262|    5782|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        -|      -|      27|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       14|      0|    7370|    6006|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        2|      0|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_fft1d_1_fu_125  |fft1d_1  |       10|      0|  7262|  5782|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |       10|      0|  7262|  5782|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |xn_mid_row_fifo_V_fifo_U  |        4|  81|   0|    -|    32|   64|     2048|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        4|  81|   0|    0|    32|   64|     2048|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_138_p2                          |     +    |      0|  0|  15|           6|           1|
    |j_fu_150_p2                          |     +    |      0|  0|  15|           6|           1|
    |icmp_ln128_fu_132_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln130_fu_144_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_fft1d_1_fu_125_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_fft1d_1_fu_125_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  60|          28|          20|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |i1_0_reg_103             |   9|          2|    6|         12|
    |j_0_reg_114              |   9|          2|    6|         12|
    |real_start               |   9|          2|    1|          2|
    |xk_mid_row_fifo_V_write  |   9|          2|    1|          2|
    |xn_fifo_V_blk_n          |   9|          2|    1|          2|
    |xn_mid_row_fifo_V_read   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   18|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  4|   0|    4|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_sync_reg_grp_fft1d_1_fu_125_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_fft1d_1_fu_125_ap_ready  |  1|   0|    1|          0|
    |grp_fft1d_1_fu_125_ap_start_reg          |  1|   0|    1|          0|
    |i1_0_reg_103                             |  6|   0|    6|          0|
    |i_reg_165                                |  6|   0|    6|          0|
    |j_0_reg_114                              |  6|   0|    6|          0|
    |start_once_reg                           |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 27|   0|   27|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|start_out                 | out |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|start_write               | out |    1| ap_ctrl_hs | Loop_l_f1d_row_proc2 | return value |
|xk_mid_row_fifo_V_din     | out |   64|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|xk_mid_row_fifo_V_full_n  |  in |    1|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|xk_mid_row_fifo_V_write   | out |    1|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|xn_fifo_V_dout            |  in |   64|   ap_fifo  |       xn_fifo_V      |    pointer   |
|xn_fifo_V_empty_n         |  in |    1|   ap_fifo  |       xn_fifo_V      |    pointer   |
|xn_fifo_V_read            | out |    1|   ap_fifo  |       xn_fifo_V      |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

