// Seed: 3068191952
module module_0 (
    output uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 module_0,
    input wand id_6,
    output supply1 id_7,
    input wand id_8,
    input tri0 id_9,
    output supply1 id_10
    , id_12
);
  logic id_13;
  assign id_10 = id_12;
  wire id_14;
  wire id_15;
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    output tri  id_0,
    output wor  _id_1,
    input  tri0 id_2
);
  parameter id_4 = 1;
  logic [id_1 : 1  ==  -1] id_5;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0
  );
  assign id_5 = -1;
endmodule
