# Wed Aug 16 14:42:29 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v":9:7:9:15|Found compile point of type hard on View view:work.Controler(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v":9:7:9:16|Found compile point of type hard on View view:work.Data_Block(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Wed Aug 16 14:42:30 2023
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\data_block\data_block.v":9:7:9:16|Old database up-to-date, remapping Compile point view:work.Data_Block(verilog) unnecessary 
Mapping Top as a separate process
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\controler\controler.v":9:7:9:15|Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary 
MCP Status: 1 jobs running

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v":9:7:9:9|Mapping Top level view:work.Top(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 271MB)

@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_c6_corefifo_c6_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_c6_corefifo_c6_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 271MB)

Encoding state machine Communication_CMD_MUX_0.state_reg[0:2] (in view: work.Controler(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_anw_mux.vhd":67:8:67:9|There are no possible illegal states for state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog) instance genblk10\.memwaddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog) instance genblk10\.memwaddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z19_layer0_Top(verilog) instance memraddr_r[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c6\corefifo_c6_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z19_layer0_Top(verilog) instance memwaddr_r[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@W: MO160 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v":119:0:119:5|Register bit xmit_state[4] (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\tx_async.v":339:0:339:5|Removing sequential instance tx_parity (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top(verilog)) because it does not drive other instances.
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_Top(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_tx_protocol.vhd":293:8:293:9|Found counter in view:work.UART_TX_Protocol_Top(rtl) instance counter[4:0] 
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd":422:8:422:9|There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd":503:8:503:9|Found counter in view:work.UART_RX_Protocol_0(rtl) instance counter[31:0] 
Encoding state machine state_reg[0:4] (in view: work.Communication_TX_Arbiter_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_tx_arbiter.vhd":70:8:70:9|Sequential instance UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[3] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_tx_arbiter.vhd":70:8:70:9|Register bit state_reg[2] (in view view:work.Communication_TX_Arbiter_0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_tx_arbiter.vhd":70:8:70:9|Sequential instance UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[1] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_tx_arbiter.vhd":70:8:70:9|Removing FSM register state_reg[0] (in view view:work.Communication_TX_Arbiter_0(rtl)) because its output is a constant.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_tx_arbiter.vhd":70:8:70:9|Sequential instance UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[4] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_2(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_2(verilog) instance genblk10\.memwaddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_2(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_0(verilog) instance genblk10\.memwaddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_0(verilog) instance genblk10\.memraddr_r[9:0] 
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd":422:8:422:9|There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\uart_rx_protocol.vhd":503:8:503:9|Found counter in view:work.UART_RX_Protocol_1(rtl) instance counter[31:0] 
Encoding state machine state_reg[0:4] (in view: work.Communication_TX_Arbiter_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z25_layer0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z25_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c8\corefifo_c8_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z25_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 
Encoding state machine actual_state[0:11] (in view: work.ft601_fifo_interface(rtl_ft601_fifo_interface))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z22_layer0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z22_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c7\corefifo_c7_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z22_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 
Encoding state machine Trigger_Top_Part_0.Trigger_Control_0.state_reg[0:5] (in view: work.Data_Block(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 202MB peak: 271MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 209MB peak: 271MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 210MB peak: 271MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 211MB peak: 271MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 211MB peak: 271MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 211MB peak: 271MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 211MB peak: 271MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 213MB peak: 271MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		     2.54ns		2935 /      3226

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 271MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 217MB peak: 271MB)


Finished mapping Top
Multiprocessing finished at : Wed Aug 16 14:42:38 2023
Multiprocessing took 0h:00m:07s realtime, 0h:00m:01s cputime

Summary of Compile Points :
*************************** 
Name           Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block     Unchanged     -                  Mon Aug 14 12:37:50 2023     Mon Aug 14 12:38:20 2023     0h:00m:30s     0h:00m:30s     No            
Controler      Unchanged     -                  Wed Aug 16 10:28:12 2023     Wed Aug 16 10:28:17 2023     0h:00m:04s     0h:00m:05s     No            
Top            Remapped      Design changed     Wed Aug 16 14:42:31 2023     Wed Aug 16 14:42:38 2023     0h:00m:07s     0h:00m:07s     No            
======================================================================================================================================================
Total number of compile points: 3
===================================

Links to Compile point Reports:
******************************
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Controler\Controler.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Data_Block\Data_Block.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:01s; Memory used current: 250MB peak: 251MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:02s; Memory used current: 266MB peak: 266MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
8 non-gated/non-generated clock tree(s) driving 537 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 7769 clock pin(s) of sequential element(s)
0 instances converted, 7769 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                     Drive Element Type                   Fanout     Sample Instance                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       FTDI_CLK                                            clock definition on port             437        USB_3_Protocol_0.ft601_fifo_interface_0.data_buf_b[17]
@K:CKID0006       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0          clock definition on XCVR_8B10B       73         Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0            
@K:CKID0007       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1          clock definition on XCVR_8B10B       5          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1            
@K:CKID0008       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2          clock definition on XCVR_8B10B       5          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2            
@K:CKID0009       Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3          clock definition on XCVR_8B10B       5          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3            
@K:CKID0010       Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0          clock definition on XCVR_8B10B       5          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0            
@K:CKID0011       Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1          clock definition on XCVR_8B10B       5          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1            
@K:CKID0012       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160     clock definition on OSC_RC160MHZ     2          Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.pll_inst_0      
============================================================================================================================================================================
================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                      Drive Element Type     Fanout     Sample Instance                                             Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0     PLL                    6293       Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0     PLL                    1100       Clock_Reset_0.Synchronizer_0.Chain[0]                       No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.pll_inst_0     PLL                    194        Clock_Reset_0.Synchronizer_0_0.Chain[0]                     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0004       Clock_Reset_0.PF_CCC_C1_0.PF_CCC_C1_0.pll_inst_0     PLL                    182        Clock_Reset_0.Synchronizer_0_0_0.Chain[0]                   No gated clock conversion method for cell cell:ACG4.SLE
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 269MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:07s; Memory used current: 222MB peak: 269MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:11s; Memory used current: 222MB peak: 269MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:11s; Memory used current: 222MB peak: 269MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:12s; Memory used current: 225MB peak: 269MB)

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R with period 4.00ns 
@N: MT615 |Found clock FTDI_CLK with period 10.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 with period 25.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 with period 12.50ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug 16 14:42:49 2023
#


Top view:               Top
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.659

                                                                    Requested     Estimated     Requested     Estimated                Clock                                                                    Clock                
Starting Clock                                                      Frequency     Frequency     Period        Period        Slack      Type                                                                     Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0               40.0 MHz      7.1 MHz       25.000        141.468       -4.659     generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1               80.0 MHz      116.9 MHz     12.500        8.555         9.187      generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup     
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     NA            6.250         NA            NA         declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R                 250.0 MHz     44.2 MHz      4.000         22.635        -3.447     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -3.514     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -3.595     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -3.627     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -2.248     declared                                                                 default_clkgroup     
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R                 250.0 MHz     103.9 MHz     4.000         9.628         -2.315     declared                                                                 default_clkgroup     
FTDI_CLK                                                            100.0 MHz     268.2 MHz     10.000        3.728         6.272      declared                                                                 default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     177.3 MHz     10.000        5.640         2.461      inferred                                                                 Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     172.8 MHz     10.000        5.786         4.214      inferred                                                                 Inferred_clkgroup_0_2
System                                                              100.0 MHz     882.6 MHz     10.000        1.133         8.867      system                                                                   system_clkgroup      
=====================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform


@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  
@W: MT116 |Paths from clock (Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  



Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           System                                                           |  10.000      8.867   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            |  25.000      22.634  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      8.729   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.447  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.514  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.596  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -3.627  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -2.248  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  4.000       -2.315  |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              |  4.000       2.806   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  0.500       0.158   |  No paths    -      |  No paths    -      |  No paths    -    
Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         FTDI_CLK                                                         |  10.000      6.272   |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            System                                                           |  25.000      23.666  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  1.000       -4.659  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R              |  1.000       -1.407  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            |  25.000      22.258  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  12.500      10.093  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            |  12.500      11.113  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  12.500      9.187   |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  FTDI_CLK                                                         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      4.360   |  10.000      6.818  |  5.000       2.461  |  5.000       4.664
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  10.000      4.214   |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                                                                   Arrival           
Instance                                                                          Reference                                                 Type     Pin     Net                             Time        Slack 
                                                                                  Clock                                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_3_RX_OK     0.218       -4.659
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_2.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_2_RX_OK     0.218       -4.627
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_1.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_1_RX_OK     0.218       -4.546
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_0_RX_OK     0.218       -4.479
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_1.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_1_RX_OK     0.218       -3.347
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_0.g_mode2\.u_mstr.rqCode[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       I_XCVR_CORELANEMSTR_0_RX_OK     0.218       -3.280
Clock_Reset_0.Synchronizer_0_0.Chain[1]                                           Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      Q       Chain[1]                        0.218       -1.407
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_LANE0_SD_DFN2                                Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q          0.094       22.258
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_LANE1_SD_DFN2                                Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     DFN1     Q       I_XCVR_LANE1_SD_DFN2_Q          0.094       22.483
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_LANE0_SD_DFN2                                Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q          0.094       22.631
===============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                        Required           
Instance                                                                                  Reference                                                 Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0     SLE      EN      full_r_RNI99EL_Y     0.873        -4.659
=============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.873

    - Propagation time:                      5.532
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.659

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1] / Q
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2\.u_mstr.rqCode[1]                    SLE      Q        Out     0.218     0.218 r     -         
I_XCVR_CORELANEMSTR_3_RX_OK                                                                      Net      -        -       0.990     -           3         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     B        In      -         1.208 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2     Y        Out     0.169     1.378 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net      -        -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4     D        In      -         2.326 r     -         
Data_Block_0.AND4_0                                                                              AND4     Y        Out     0.282     2.608 r     -         
AND4_0_Y                                                                                         Net      -        -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4     C        In      -         3.556 r     -         
Data_Block_0.AND4_0_0                                                                            AND4     Y        Out     0.251     3.807 r     -         
LANE0_RX_VAL                                                                                     Net      -        -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     C        In      -         4.401 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1     Y        Out     0.307     4.708 r     -         
full_r_RNI99EL_Y                                                                                 Net      -        -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE      EN       In      -         5.532 r     -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 5.659 is 1.354(23.9%) logic and 4.304(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                                        Arrival          
Instance                                                                        Reference                                                 Type     Pin     Net                  Time        Slack
                                                                                Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[2]     0.218       9.232
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[2]     0.218       9.232
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[1]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[1]     0.218       9.255
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[3]     0.218       9.273
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[3]     0.218       9.273
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrot_sh_ctr.rot_sh[2]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      Q       clk_in_rot_sh[2]     0.218       9.300
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                Starting                                                                                     Required          
Instance                                                                        Reference                                                 Type     Pin     Net               Time         Slack
                                                                                Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.187
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[4]     12.500       9.195
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[4]     12.500       9.195
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[3]     12.500       9.203
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[3]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[3]     12.500       9.203
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_0.u_sicr.Xrot_sh_ctr.rot_sh[5]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[5]     12.500       9.255
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[4]     Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1     SLE      D       rot_sh_nxt[4]     12.500       9.264
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      3.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.187

    Number of logic level(s):                7
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1] / Q
    Ending point:                            Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5] / D
    The start point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=6.250 period=12.500) on pin CLK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[1]                  SLE      Q        Out     0.218     0.218 r     -         
clk_in_rot_sh[1]                                                                             Net      -        -       0.563     -           4         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a3[2]     CFG3     C        In      -         0.782 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a3[2]     CFG3     Y        Out     0.132     0.914 f     -         
N_576                                                                                        Net      -        -       0.124     -           2         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a2[2]     CFG4     C        In      -         1.038 f     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i_a2[2]     CFG4     Y        Out     0.145     1.183 f     -         
N_581                                                                                        Net      -        -       0.547     -           3         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i[2]        CFG4     D        In      -         1.730 f     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.un1_rot_sh_3_v_i[2]        CFG4     Y        Out     0.192     1.922 f     -         
N_14                                                                                         Net      -        -       0.563     -           4         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_2_0         ARI1     C        In      -         2.485 f     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_2_0         ARI1     FCO      Out     0.393     2.879 r     -         
rot_sh_nxt_cry_2                                                                             Net      -        -       0.000     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_3_0         ARI1     FCI      In      -         2.879 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_3_0         ARI1     FCO      Out     0.008     2.887 r     -         
rot_sh_nxt_cry_3                                                                             Net      -        -       0.000     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_4_0         ARI1     FCI      In      -         2.887 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_cry_4_0         ARI1     FCO      Out     0.008     2.895 r     -         
rot_sh_nxt_cry_4                                                                             Net      -        -       0.000     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_s_5             ARI1     FCI      In      -         2.895 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh_nxt_s_5             ARI1     S        Out     0.300     3.195 r     -         
rot_sh_nxt[5]                                                                                Net      -        -       0.118     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrot_sh_ctr.rot_sh[5]                  SLE      D        In      -         3.313 r     -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 3.313 is 1.397(42.2%) logic and 1.916(57.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                                      Arrival           
Instance                                       Reference                                               Type           Pin             Net                                    Time        Slack 
                                               Clock                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_VAL          I_XCVR_LANE0_RX_VAL                    2.295       -3.447
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[3]      2.964       -0.579
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[0]      2.954       -0.569
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[1]      2.937       -0.552
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[2]      2.928       -0.543
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[21]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[21]     2.879       -0.494
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[22]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[22]     2.877       -0.492
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[27]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[27]     2.875       -0.490
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[29]     PF_XCVR_ERM_C2_0_LANE0_RX_DATA[29]     2.875       -0.490
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[7]      PF_XCVR_ERM_C2_0_LANE0_RX_DATA[7]      2.868       -0.483
===============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.447
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.447

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.103     4.396 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.344 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.595 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.190 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.496 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.320 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.447 is 3.185(42.8%) logic and 4.262(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                               Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE1_RX_VAL     2.295       -3.514
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.514
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.387
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.514

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.169     4.463 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.411 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.662 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.256 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.563 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.387 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.514 is 3.252(43.3%) logic and 4.262(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                               Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE2_RX_VAL     2.295       -3.595
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_2.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.595
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.596

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE2                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE2_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_2                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE2_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           C          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.251     4.545 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.493 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.744 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.338 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.645 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.469 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.596 is 3.333(43.9%) logic and 4.262(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                               Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE3_RX_VAL     2.295       -3.627
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORERFD_3.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -3.627
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      7.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.627

    Number of logic level(s):                4
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR.LANE3                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE3_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C2_0.I_AND2_RX_VAL_3                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C2_0_LANE3_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0                                                                              AND4           D          In      -         4.294 r     -         
Data_Block_0.AND4_0                                                                              AND4           Y          Out     0.282     4.576 r     -         
AND4_0_Y                                                                                         Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           C          In      -         5.524 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.251     5.775 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         6.369 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     6.676 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         7.500 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 7.627 is 3.364(44.1%) logic and 4.262(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                               Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE0_RX_VAL     2.295       -2.248
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.248
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.248

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE0                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE0_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_0                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE0_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           A          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.103     4.396 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         4.991 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.298 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         6.122 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.248 is 2.934(47.0%) logic and 3.314(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                         Starting                                                                                                  Arrival           
Instance                                                                                 Reference                                               Type           Pin        Net                     Time        Slack 
                                                                                         Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                               Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     XCVR_8B10B     RX_VAL     I_XCVR_LANE1_RX_VAL     2.295       -2.315
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[0]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[0]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xclk_in_rotator.count[1]           Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          clk_in_rot[1]           0.218       0.158 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncOutput[0]           0.201       2.806 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORERFD_1.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE            Q          syncTemp[0]             0.218       3.664 
=====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                                                      Required           
Instance                                                                                  Reference                                               Type     Pin     Net                  Time         Slack 
                                                                                          Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[5]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[6]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[7]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[8]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[9]     Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R     SLE      EN      full_r_RNI99EL_Y     3.873        -2.315
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[0]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[1]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[2]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[3]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.873

    - Propagation time:                      6.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.315

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1 / RX_VAL
    Ending point:                            Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4] / EN
    The start point is clocked by            Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin RX_FWF_CLK
    The end   point is clocked by            Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=2.000 period=4.000) on pin CLK

Instance / Net                                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR.LANE1                                                       XCVR_8B10B     RX_VAL     Out     2.295     2.295 r     -         
I_XCVR_LANE1_RX_VAL                                                                              Net            -          -       0.948     -           1         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           A          In      -         3.243 r     -         
Data_Block_0.PF_XCVR_ERM_C3_0.I_AND2_RX_VAL_1                                                    AND2           Y          Out     0.103     3.346 r     -         
PF_XCVR_ERM_C3_0_LANE1_RX_VAL                                                                    Net            -          -       0.948     -           1         
Data_Block_0.AND4_0_0                                                                            AND4           B          In      -         4.294 r     -         
Data_Block_0.AND4_0_0                                                                            AND4           Y          Out     0.169     4.463 r     -         
LANE0_RX_VAL                                                                                     Net            -          -       0.594     -           16        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           C          In      -         5.058 r     -         
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI99EL     ARI1           Y          Out     0.307     5.364 r     -         
full_r_RNI99EL_Y                                                                                 Net            -          -       0.824     -           13        
Data_Block_0.COREFIFO_C9_0.COREFIFO_C9_0.genblk16\.U_corefifo_async.genblk10\.wptr[4]            SLE            EN         In      -         6.188 r     -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 6.315 is 3.001(47.5%) logic and 3.314(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FTDI_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                 Arrival          
Instance                                                                                                                             Reference     Type        Pin           Net              Time        Slack
                                                                                                                                     Clock                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
USB_3_Protocol_0.ft601_fifo_interface_0.CH_FA_WREN                                                                                   FTDI_CLK      SLE         Q             DBGport_2_c      0.218       6.272
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[3]     RDATA_int[3]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[4]     RDATA_int[4]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[5]     RDATA_int[5]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[6]     RDATA_int[6]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[7]     RDATA_int[7]     3.023       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     FTDI_CLK      RAM1K20     A_DOUT[8]     RDATA_int[8]     3.023       6.315
===============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                              Starting                                     Required          
Instance                                                                                      Reference     Type     Pin     Net           Time         Slack
                                                                                              Clock                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r     FTDI_CLK      SLE      D       N_797_i       10.000       6.272
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[0]                FTDI_CLK      SLE      D       dout_4[0]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[1]                FTDI_CLK      SLE      D       dout_4[1]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[2]                FTDI_CLK      SLE      D       dout_4[2]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[3]                FTDI_CLK      SLE      D       dout_4[3]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[4]                FTDI_CLK      SLE      D       dout_4[4]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[5]                FTDI_CLK      SLE      D       dout_4[5]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[6]                FTDI_CLK      SLE      D       dout_4[6]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[7]                FTDI_CLK      SLE      D       dout_4[7]     10.000       6.315
USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk17\.u_corefifo_fwft.dout[8]                FTDI_CLK      SLE      D       dout_4[8]     10.000       6.315
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.728
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.272

    Number of logic level(s):                15
    Starting point:                          USB_3_Protocol_0.ft601_fifo_interface_0.CH_FA_WREN / Q
    Ending point:                            USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r / D
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
USB_3_Protocol_0.ft601_fifo_interface_0.CH_FA_WREN                                                     SLE      Q        Out     0.218     0.218 r     -         
DBGport_2_c                                                                                            Net      -        -       0.948     -           4         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI1P0N       ARI1     B        In      -         1.166 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.full_r_RNI1P0N       ARI1     FCO      Out     0.328     1.494 r     -         
wptr_cmb_cry_0_cy                                                                                      Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.wptr_RNISTA01[0]     ARI1     FCI      In      -         1.494 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.wptr_RNISTA01[0]     ARI1     S        Out     0.300     1.794 r     -         
wptr_cmb[0]                                                                                            Net      -        -       0.124     -           2         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_0           ARI1     A        In      -         1.918 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_0           ARI1     FCO      Out     0.285     2.203 r     -         
wdiff_bus_fwft_cry_0                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_1           ARI1     FCI      In      -         2.203 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_1           ARI1     FCO      Out     0.008     2.211 r     -         
wdiff_bus_fwft_cry_1                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_2           ARI1     FCI      In      -         2.211 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_2           ARI1     FCO      Out     0.008     2.219 r     -         
wdiff_bus_fwft_cry_2                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_3           ARI1     FCI      In      -         2.219 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_3           ARI1     FCO      Out     0.008     2.227 r     -         
wdiff_bus_fwft_cry_3                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_4           ARI1     FCI      In      -         2.227 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_4           ARI1     FCO      Out     0.008     2.235 r     -         
wdiff_bus_fwft_cry_4                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_5           ARI1     FCI      In      -         2.235 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_5           ARI1     FCO      Out     0.008     2.243 r     -         
wdiff_bus_fwft_cry_5                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_6           ARI1     FCI      In      -         2.243 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_6           ARI1     FCO      Out     0.008     2.251 r     -         
wdiff_bus_fwft_cry_6                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_7           ARI1     FCI      In      -         2.251 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_7           ARI1     FCO      Out     0.008     2.259 r     -         
wdiff_bus_fwft_cry_7                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_8           ARI1     FCI      In      -         2.259 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_8           ARI1     FCO      Out     0.008     2.267 r     -         
wdiff_bus_fwft_cry_8                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_9           ARI1     FCI      In      -         2.267 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_cry_9           ARI1     FCO      Out     0.008     2.275 r     -         
wdiff_bus_fwft_cry_9                                                                                   Net      -        -       0.000     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_s_10            ARI1     FCI      In      -         2.275 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.wdiff_bus_fwft_s_10            ARI1     S        Out     0.300     2.575 f     -         
full_r_3                                                                                               Net      -        -       0.547     -           3         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.almostfulli_assert_i_0_a4      CFG4     D        In      -         3.122 f     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.almostfulli_assert_i_0_a4      CFG4     Y        Out     0.232     3.354 r     -         
N_13                                                                                                   Net      -        -       0.124     -           2         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r_RNO          CFG4     C        In      -         3.478 r     -         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r_RNO          CFG4     Y        Out     0.132     3.610 f     -         
N_797_i                                                                                                Net      -        -       0.118     -           1         
USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.afull_r              SLE      D        In      -         3.728 f     -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 3.728 is 1.867(50.1%) logic and 1.861(49.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                                            Arrival          
Instance                                                         Reference                                                           Type     Pin     Net                            Time        Slack
                                                                 Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.461
Controler_0.SPI_LMX_0.SPI_interface_0.spi_enable                 PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_enable     0.218       2.461
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff_15_rep                     0.218       2.595
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       dff                            0.218       2.729
UART_Protocol_1.Communication_TX_Arbiter_0.state_reg[1]          PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       DBGport_4_net_0                0.218       4.360
Controler_0.SPI_LMX_0.SPI_interface_0.spi_tx[1]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[1]      0.218       4.398
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_tx[1]                PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[1]      0.218       4.398
Controler_0.SPI_LMX_0.SPI_interface_0.spi_tx[2]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[2]      0.218       4.398
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_tx[2]                PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[2]      0.218       4.398
Controler_0.SPI_LMX_0.SPI_interface_0.spi_tx[3]                  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       SPI_interface_0_spi_tx[3]      0.218       4.398
======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                                          Required          
Instance                                              Reference                                                           Type     Pin     Net          Time         Slack
                                                      Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_790_i      5.000        2.461
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[2]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       N_19_i       5.000        2.461
Controler_0.SPI_LMX_0_0.spi_master_0.INT_ss_n         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.INT_ss_n           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.busy             PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.busy               PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[0]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[0]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0.spi_master_0.fsm_timer[1]       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[1]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      ALn     dff_arst     5.000        2.595
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      2.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.461

    Number of logic level(s):                3
    Starting point:                          Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable / Q
    Ending point:                            Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
Controler_0.SPI_LMX_0_0.SPI_interface_0.spi_enable                           SLE      Q        Out     0.218     0.218 r     -         
SPI_interface_0_spi_enable                                                   Net      -        -       0.609     -           7         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     C        In      -         0.827 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.receive_transmit_0_sqmuxa_0_a3_0_a3     CFG3     Y        Out     0.148     0.975 r     -         
receive_transmit_0_sqmuxa                                                    Net      -        -       0.637     -           9         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     A        In      -         1.612 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.un1_receive_transmit_0_sqmuxa_0_0       CFG3     Y        Out     0.051     1.662 r     -         
un1_receive_transmit_0_sqmuxa_0_0_0                                          Net      -        -       0.547     -           3         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     D        In      -         2.209 r     -         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer_RNO[2]                        CFG4     Y        Out     0.212     2.421 f     -         
N_790_i                                                                      Net      -        -       0.118     -           1         
Controler_0.SPI_LMX_0_0.spi_master_0.fsm_timer[2]                            SLE      D        In      -         2.539 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 2.539 is 0.629(24.8%) logic and 1.910(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                               Arrival          
Instance                                             Reference                                                           Type     Pin     Net               Time        Slack
                                                     Clock                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_1.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_0.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_1.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_0.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_1.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_0.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_0.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_1.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_0.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
UART_Protocol_1.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                               Required          
Instance                              Reference                                                           Type     Pin     Net               Time         Slack
                                      Clock                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_1.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_0.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_1.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_0.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_0.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_1.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_0.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_1.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_0.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
UART_Protocol_1.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      5.786
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.214

    Number of logic level(s):                28
    Starting point:                          UART_Protocol_1.UART_RX_Protocol_0.state_reg[11] / Q
    Ending point:                            UART_Protocol_1.mko_0.counter[25] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_1.UART_RX_Protocol_0.state_reg[11]                             SLE      Q        Out     0.218     0.218 r     -         
state_reg[11]                                                                Net      -        -       0.563     -           4         
UART_Protocol_1.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     B        In      -         0.782 r     -         
UART_Protocol_1.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     Y        Out     0.088     0.869 f     -         
N_208                                                                        Net      -        -       0.563     -           4         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     D        In      -         1.433 f     -         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     Y        Out     0.192     1.624 f     -         
Diag_Valid_0_i_a2_7                                                          Net      -        -       0.118     -           1         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNI81KJ               CFG4     B        In      -         1.742 f     -         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNI81KJ               CFG4     Y        Out     0.084     1.826 r     -         
N_206_i                                                                      Net      -        -       1.083     -           34        
UART_Protocol_1.OR2_0                                                        OR2      A        In      -         2.909 r     -         
UART_Protocol_1.OR2_0                                                        OR2      Y        Out     0.103     3.012 r     -         
OR2_0_Y                                                                      Net      -        -       0.803     -           26        
UART_Protocol_1.mko_0.counter_3_i_0_a2[4]                                    CFG2     A        In      -         3.815 r     -         
UART_Protocol_1.mko_0.counter_3_i_0_a2[4]                                    CFG2     Y        Out     0.046     3.861 f     -         
N_62                                                                         Net      -        -       0.124     -           2         
UART_Protocol_1.mko_0.counter_3_i_0_a2_RNID0PB1[4]                           CFG4     B        In      -         3.985 f     -         
UART_Protocol_1.mko_0.counter_3_i_0_a2_RNID0PB1[4]                           CFG4     Y        Out     0.084     4.069 r     -         
N_3_i                                                                        Net      -        -       0.810     -           27        
UART_Protocol_1.mko_0.counter_5_cry_4                                        ARI1     B        In      -         4.880 r     -         
UART_Protocol_1.mko_0.counter_5_cry_4                                        ARI1     FCO      Out     0.328     5.208 r     -         
counter_5_cry_4                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_5_0                                      ARI1     FCI      In      -         5.208 r     -         
UART_Protocol_1.mko_0.counter_5_cry_5_0                                      ARI1     FCO      Out     0.008     5.216 r     -         
counter_5_cry_5                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_6_0                                      ARI1     FCI      In      -         5.216 r     -         
UART_Protocol_1.mko_0.counter_5_cry_6_0                                      ARI1     FCO      Out     0.008     5.224 r     -         
counter_5_cry_6                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_7_0                                      ARI1     FCI      In      -         5.224 r     -         
UART_Protocol_1.mko_0.counter_5_cry_7_0                                      ARI1     FCO      Out     0.008     5.232 r     -         
counter_5_cry_7                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_8                                        ARI1     FCI      In      -         5.232 r     -         
UART_Protocol_1.mko_0.counter_5_cry_8                                        ARI1     FCO      Out     0.008     5.240 r     -         
counter_5_cry_8                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_9_0                                      ARI1     FCI      In      -         5.240 r     -         
UART_Protocol_1.mko_0.counter_5_cry_9_0                                      ARI1     FCO      Out     0.008     5.248 r     -         
counter_5_cry_9                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_10_0                                     ARI1     FCI      In      -         5.248 r     -         
UART_Protocol_1.mko_0.counter_5_cry_10_0                                     ARI1     FCO      Out     0.008     5.256 r     -         
counter_5_cry_10                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_11                                       ARI1     FCI      In      -         5.256 r     -         
UART_Protocol_1.mko_0.counter_5_cry_11                                       ARI1     FCO      Out     0.008     5.264 r     -         
counter_5_cry_11                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_12_0                                     ARI1     FCI      In      -         5.264 r     -         
UART_Protocol_1.mko_0.counter_5_cry_12_0                                     ARI1     FCO      Out     0.008     5.272 r     -         
counter_5_cry_12                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_13_0                                     ARI1     FCI      In      -         5.272 r     -         
UART_Protocol_1.mko_0.counter_5_cry_13_0                                     ARI1     FCO      Out     0.008     5.280 r     -         
counter_5_cry_13                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_14_0                                     ARI1     FCI      In      -         5.280 r     -         
UART_Protocol_1.mko_0.counter_5_cry_14_0                                     ARI1     FCO      Out     0.008     5.288 r     -         
counter_5_cry_14                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_15_0                                     ARI1     FCI      In      -         5.288 r     -         
UART_Protocol_1.mko_0.counter_5_cry_15_0                                     ARI1     FCO      Out     0.008     5.296 r     -         
counter_5_cry_15                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_16                                       ARI1     FCI      In      -         5.296 r     -         
UART_Protocol_1.mko_0.counter_5_cry_16                                       ARI1     FCO      Out     0.008     5.304 r     -         
counter_5_cry_16                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_17_0                                     ARI1     FCI      In      -         5.304 r     -         
UART_Protocol_1.mko_0.counter_5_cry_17_0                                     ARI1     FCO      Out     0.008     5.312 r     -         
counter_5_cry_17                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_18                                       ARI1     FCI      In      -         5.312 r     -         
UART_Protocol_1.mko_0.counter_5_cry_18                                       ARI1     FCO      Out     0.008     5.320 r     -         
counter_5_cry_18                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_19_0                                     ARI1     FCI      In      -         5.320 r     -         
UART_Protocol_1.mko_0.counter_5_cry_19_0                                     ARI1     FCO      Out     0.008     5.328 r     -         
counter_5_cry_19                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_20_0                                     ARI1     FCI      In      -         5.328 r     -         
UART_Protocol_1.mko_0.counter_5_cry_20_0                                     ARI1     FCO      Out     0.008     5.336 r     -         
counter_5_cry_20                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_21_0                                     ARI1     FCI      In      -         5.336 r     -         
UART_Protocol_1.mko_0.counter_5_cry_21_0                                     ARI1     FCO      Out     0.008     5.344 r     -         
counter_5_cry_21                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_22_0                                     ARI1     FCI      In      -         5.344 r     -         
UART_Protocol_1.mko_0.counter_5_cry_22_0                                     ARI1     FCO      Out     0.008     5.352 r     -         
counter_5_cry_22                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_23_0                                     ARI1     FCI      In      -         5.352 r     -         
UART_Protocol_1.mko_0.counter_5_cry_23_0                                     ARI1     FCO      Out     0.008     5.360 r     -         
counter_5_cry_23                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_24_0                                     ARI1     FCI      In      -         5.360 r     -         
UART_Protocol_1.mko_0.counter_5_cry_24_0                                     ARI1     FCO      Out     0.008     5.368 r     -         
counter_5_cry_24                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_s_25                                         ARI1     FCI      In      -         5.368 r     -         
UART_Protocol_1.mko_0.counter_5_s_25                                         ARI1     S        Out     0.300     5.668 r     -         
counter_5[25]                                                                Net      -        -       0.118     -           1         
UART_Protocol_1.mko_0.counter[25]                                            SLE      D        In      -         5.786 r     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 5.786 is 1.602(27.7%) logic and 4.183(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                                                       Arrival           
Instance                                                           Reference     Type                 Pin               Net                                       Time        Slack 
                                                                   Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     System        INIT                 UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELNKTMR                    System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.867 
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELNKTMR                    System        CORELNKTMR_V         CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.894 
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELNKTMR                    System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.634
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELNKTMR                    System        CORELNKTMR_V         LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.819
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_0.u0                System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.791
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_3.u0                System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_3_RQR[0]                 0.000       23.828
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_1.u0                System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_1_RQR[0]                 0.000       23.828
Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_APBLINK_V_2.u0                System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_2_RQR[0]                 0.000       23.828
Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_APBLINK_V_0.u0                System        XCVR_APB_LINK_V2     RQR[0]            I_XCVR_APBLINK_V_0_RQR[0]                 0.000       23.837
====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      1.251
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.729

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.056     -           17        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.251 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.271 is 0.097(7.6%) logic and 1.174(92.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:13s; Memory used current: 234MB peak: 269MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:13s; Memory used current: 234MB peak: 269MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND2            13 uses
AND4            2 uses
CLKINT          9 uses
CORELNKTMR_V    2 uses
DFN1            12 uses
INIT            1 use
INV             22 uses
OR2             14 uses
OR4             192 uses
OSC_RC160MHZ    1 use
PLL             2 uses
RCLKINT         6 uses
XCVR_8B10B      6 uses
XCVR_APB_LINK_V2  6 uses
CFG1           107 uses
CFG2           752 uses
CFG3           1469 uses
CFG4           2249 uses

Carry cells:
ARI1            2628 uses - used for arithmetic functions
ARI1            106 uses - used for Wide-Mux implementation
Total ARI1      2734 uses


Sequential Cells: 
SLE            6504 uses
SLE_DEBUG      6 uses
Total SLE          6510 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 128
I/O primitives: 108
BIBUF          34 uses
INBUF          21 uses
INBUF_DIFF     1 use
OUTBUF         42 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 891 of 952 (93%)

Total LUTs:    7311

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 32076; LUTs = 32076;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  6510 + 0 + 32076 + 0 = 38586;
Total number of LUTs after P&R:  7311 + 0 + 32076 + 0 = 39387;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:13s; Memory used current: 71MB peak: 269MB)

Process took 0h:00m:21s realtime, 0h:00m:13s cputime
# Wed Aug 16 14:42:50 2023

###########################################################]
