// Seed: 2987817812
module module_0 (
    output logic   id_0,
    input  supply0 id_1,
    input  logic   id_2
);
  reg id_4;
  supply0 id_5;
  wire id_6;
  assign module_1.id_11 = 0;
  assign id_0 = id_4 == id_1;
  always @(negedge 1) begin : LABEL_0
    forever begin : LABEL_0
      id_0 <= id_2;
      id_4 <= 1;
      #id_7 id_5 = 1;
      id_4 <= 1;
    end
  end
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    output wor id_6,
    output wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13,
    input wor id_14,
    input tri0 id_15,
    output logic id_16,
    input wire id_17,
    output tri1 id_18,
    input logic id_19,
    output tri1 id_20,
    input tri id_21,
    input tri0 id_22,
    input wor id_23,
    output tri id_24,
    input tri id_25,
    inout uwire id_26,
    input tri1 id_27,
    output wor id_28,
    input tri id_29,
    input tri1 id_30,
    input uwire id_31,
    input wor id_32,
    output supply1 id_33,
    input tri1 id_34,
    output tri1 id_35
);
  assign id_26 = 1'b0;
  uwire id_37 = 1'b0;
  wire  id_38;
  assign id_26 = id_12;
  initial id_16 <= id_19;
  module_0 modCall_1 (
      id_16,
      id_9,
      id_19
  );
  wire id_39;
endmodule
