{
  "module_name": "tegra194-reset.h",
  "hash_id": "e73173e9d9e7bbe8228e1b349513e8fad0dc6d18f99499048dfcda494d6beb6a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/tegra194-reset.h",
  "human_readable_source": " \n \n\n#ifndef __ABI_MACH_T194_RESET_H\n#define __ABI_MACH_T194_RESET_H\n\n#define TEGRA194_RESET_ACTMON\t\t\t1\n#define TEGRA194_RESET_ADSP_ALL\t\t\t2\n#define TEGRA194_RESET_AFI\t\t\t3\n#define TEGRA194_RESET_CAN1\t\t\t4\n#define TEGRA194_RESET_CAN2\t\t\t5\n#define TEGRA194_RESET_DLA0\t\t\t6\n#define TEGRA194_RESET_DLA1\t\t\t7\n#define TEGRA194_RESET_DPAUX\t\t\t8\n#define TEGRA194_RESET_DPAUX1\t\t\t9\n#define TEGRA194_RESET_DPAUX2\t\t\t10\n#define TEGRA194_RESET_DPAUX3\t\t\t11\n#define TEGRA194_RESET_EQOS\t\t\t17\n#define TEGRA194_RESET_GPCDMA\t\t\t18\n#define TEGRA194_RESET_GPU\t\t\t19\n#define TEGRA194_RESET_HDA\t\t\t20\n#define TEGRA194_RESET_HDA2CODEC_2X\t\t21\n#define TEGRA194_RESET_HDA2HDMICODEC\t\t22\n#define TEGRA194_RESET_HOST1X\t\t\t23\n#define TEGRA194_RESET_I2C1\t\t\t24\n#define TEGRA194_RESET_I2C10\t\t\t25\n#define TEGRA194_RESET_RSVD_26\t\t\t26\n#define TEGRA194_RESET_RSVD_27\t\t\t27\n#define TEGRA194_RESET_RSVD_28\t\t\t28\n#define TEGRA194_RESET_I2C2\t\t\t29\n#define TEGRA194_RESET_I2C3\t\t\t30\n#define TEGRA194_RESET_I2C4\t\t\t31\n#define TEGRA194_RESET_I2C6\t\t\t32\n#define TEGRA194_RESET_I2C7\t\t\t33\n#define TEGRA194_RESET_I2C8\t\t\t34\n#define TEGRA194_RESET_I2C9\t\t\t35\n#define TEGRA194_RESET_ISP\t\t\t36\n#define TEGRA194_RESET_MIPI_CAL\t\t\t37\n#define TEGRA194_RESET_MPHY_CLK_CTL\t\t38\n#define TEGRA194_RESET_MPHY_L0_RX\t\t39\n#define TEGRA194_RESET_MPHY_L0_TX\t\t40\n#define TEGRA194_RESET_MPHY_L1_RX\t\t41\n#define TEGRA194_RESET_MPHY_L1_TX\t\t42\n#define TEGRA194_RESET_NVCSI\t\t\t43\n#define TEGRA194_RESET_NVDEC\t\t\t44\n#define TEGRA194_RESET_NVDISPLAY0_HEAD0\t\t45\n#define TEGRA194_RESET_NVDISPLAY0_HEAD1\t\t46\n#define TEGRA194_RESET_NVDISPLAY0_HEAD2\t\t47\n#define TEGRA194_RESET_NVDISPLAY0_HEAD3\t\t48\n#define TEGRA194_RESET_NVDISPLAY0_MISC\t\t49\n#define TEGRA194_RESET_NVDISPLAY0_WGRP0\t\t50\n#define TEGRA194_RESET_NVDISPLAY0_WGRP1\t\t51\n#define TEGRA194_RESET_NVDISPLAY0_WGRP2\t\t52\n#define TEGRA194_RESET_NVDISPLAY0_WGRP3\t\t53\n#define TEGRA194_RESET_NVDISPLAY0_WGRP4\t\t54\n#define TEGRA194_RESET_NVDISPLAY0_WGRP5\t\t55\n#define TEGRA194_RESET_RSVD_56\t\t\t56\n#define TEGRA194_RESET_RSVD_57\t\t\t57\n#define TEGRA194_RESET_RSVD_58\t\t\t58\n#define TEGRA194_RESET_NVENC\t\t\t59\n#define TEGRA194_RESET_NVENC1\t\t\t60\n#define TEGRA194_RESET_NVJPG\t\t\t61\n#define TEGRA194_RESET_PCIE\t\t\t62\n#define TEGRA194_RESET_PCIEXCLK\t\t\t63\n#define TEGRA194_RESET_RSVD_64\t\t\t64\n#define TEGRA194_RESET_RSVD_65\t\t\t65\n#define TEGRA194_RESET_PVA0_ALL\t\t\t66\n#define TEGRA194_RESET_PVA1_ALL\t\t\t67\n#define TEGRA194_RESET_PWM1\t\t\t68\n#define TEGRA194_RESET_PWM2\t\t\t69\n#define TEGRA194_RESET_PWM3\t\t\t70\n#define TEGRA194_RESET_PWM4\t\t\t71\n#define TEGRA194_RESET_PWM5\t\t\t72\n#define TEGRA194_RESET_PWM6\t\t\t73\n#define TEGRA194_RESET_PWM7\t\t\t74\n#define TEGRA194_RESET_PWM8\t\t\t75\n#define TEGRA194_RESET_QSPI0\t\t\t76\n#define TEGRA194_RESET_QSPI1\t\t\t77\n#define TEGRA194_RESET_SATA\t\t\t78\n#define TEGRA194_RESET_SATACOLD\t\t\t79\n#define TEGRA194_RESET_SCE_ALL\t\t\t80\n#define TEGRA194_RESET_RCE_ALL\t\t\t81\n#define TEGRA194_RESET_SDMMC1\t\t\t82\n#define TEGRA194_RESET_RSVD_83\t\t\t83\n#define TEGRA194_RESET_SDMMC3\t\t\t84\n#define TEGRA194_RESET_SDMMC4\t\t\t85\n#define TEGRA194_RESET_SE\t\t\t86\n#define TEGRA194_RESET_SOR0\t\t\t87\n#define TEGRA194_RESET_SOR1\t\t\t88\n#define TEGRA194_RESET_SOR2\t\t\t89\n#define TEGRA194_RESET_SOR3\t\t\t90\n#define TEGRA194_RESET_SPI1\t\t\t91\n#define TEGRA194_RESET_SPI2\t\t\t92\n#define TEGRA194_RESET_SPI3\t\t\t93\n#define TEGRA194_RESET_SPI4\t\t\t94\n#define TEGRA194_RESET_TACH\t\t\t95\n#define TEGRA194_RESET_RSVD_96\t\t\t96\n#define TEGRA194_RESET_TSCTNVI\t\t\t97\n#define TEGRA194_RESET_TSEC\t\t\t98\n#define TEGRA194_RESET_TSECB\t\t\t99\n#define TEGRA194_RESET_UARTA\t\t\t100\n#define TEGRA194_RESET_UARTB\t\t\t101\n#define TEGRA194_RESET_UARTC\t\t\t102\n#define TEGRA194_RESET_UARTD\t\t\t103\n#define TEGRA194_RESET_UARTE\t\t\t104\n#define TEGRA194_RESET_UARTF\t\t\t105\n#define TEGRA194_RESET_UARTG\t\t\t106\n#define TEGRA194_RESET_UARTH\t\t\t107\n#define TEGRA194_RESET_UFSHC\t\t\t108\n#define TEGRA194_RESET_UFSHC_AXI_M\t\t109\n#define TEGRA194_RESET_UFSHC_LP_SEQ\t\t110\n#define TEGRA194_RESET_RSVD_111\t\t\t111\n#define TEGRA194_RESET_VI\t\t\t112\n#define TEGRA194_RESET_VIC\t\t\t113\n#define TEGRA194_RESET_XUSB_PADCTL\t\t114\n#define TEGRA194_RESET_NVDEC1\t\t\t115\n#define TEGRA194_RESET_PEX0_CORE_0\t\t116\n#define TEGRA194_RESET_PEX0_CORE_1\t\t117\n#define TEGRA194_RESET_PEX0_CORE_2\t\t118\n#define TEGRA194_RESET_PEX0_CORE_3\t\t119\n#define TEGRA194_RESET_PEX0_CORE_4\t\t120\n#define TEGRA194_RESET_PEX0_CORE_0_APB\t\t121\n#define TEGRA194_RESET_PEX0_CORE_1_APB\t\t122\n#define TEGRA194_RESET_PEX0_CORE_2_APB\t\t123\n#define TEGRA194_RESET_PEX0_CORE_3_APB\t\t124\n#define TEGRA194_RESET_PEX0_CORE_4_APB\t\t125\n#define TEGRA194_RESET_PEX0_COMMON_APB\t\t126\n#define TEGRA194_RESET_PEX1_CORE_5\t\t129\n#define TEGRA194_RESET_PEX1_CORE_5_APB\t\t130\n#define TEGRA194_RESET_CVNAS\t\t\t131\n#define TEGRA194_RESET_CVNAS_FCM\t\t132\n#define TEGRA194_RESET_DMIC5\t\t\t144\n#define TEGRA194_RESET_APE\t\t\t145\n#define TEGRA194_RESET_PEX_USB_UPHY\t\t146\n#define TEGRA194_RESET_PEX_USB_UPHY_L0\t\t147\n#define TEGRA194_RESET_PEX_USB_UPHY_L1\t\t148\n#define TEGRA194_RESET_PEX_USB_UPHY_L2\t\t149\n#define TEGRA194_RESET_PEX_USB_UPHY_L3\t\t150\n#define TEGRA194_RESET_PEX_USB_UPHY_L4\t\t151\n#define TEGRA194_RESET_PEX_USB_UPHY_L5\t\t152\n#define TEGRA194_RESET_PEX_USB_UPHY_L6\t\t153\n#define TEGRA194_RESET_PEX_USB_UPHY_L7\t\t154\n#define TEGRA194_RESET_PEX_USB_UPHY_L8\t\t155\n#define TEGRA194_RESET_PEX_USB_UPHY_L9\t\t156\n#define TEGRA194_RESET_PEX_USB_UPHY_L10\t\t157\n#define TEGRA194_RESET_PEX_USB_UPHY_L11\t\t158\n#define TEGRA194_RESET_PEX_USB_UPHY_PLL0\t159\n#define TEGRA194_RESET_PEX_USB_UPHY_PLL1\t160\n#define TEGRA194_RESET_PEX_USB_UPHY_PLL2\t161\n#define TEGRA194_RESET_PEX_USB_UPHY_PLL3\t162\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}