{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715878029546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715878029554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:47:09 2024 " "Processing started: Thu May 16 13:47:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715878029554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878029554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878029554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715878030145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715878030145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myjkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myJKFF-Behavior " "Found design unit 1: myJKFF-Behavior" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878043997 ""} { "Info" "ISGN_ENTITY_NAME" "1 myJKFF " "Found entity 1: myJKFF" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878043997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878043997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteSegb-Behavioral " "Found design unit 1: seteSegb-Behavioral" {  } { { "7seg.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878043997 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteSegb " "Found entity 1: seteSegb" {  } { { "7seg.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878043997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878043997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7-Behavioral " "Found design unit 1: lab7-Behavioral" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044005 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom256_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom256_8-SYN " "Found design unit 1: rom256_8-SYN" {  } { { "ROM256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM256_8 " "Found entity 1: ROM256_8" {  } { { "ROM256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequencedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceDetector-Behavior " "Found design unit 1: SequenceDetector-Behavior" {  } { { "SequenceDetector.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/SequenceDetector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044005 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequenceDetector " "Found entity 1: SequenceDetector" {  } { { "SequenceDetector.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/SequenceDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044014 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piso8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISO8BITS-behavior " "Found design unit 1: PISO8BITS-behavior" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044014 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISO8BITS " "Found entity 1: PISO8BITS" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_counter.vhd 4 1 " "Found 4 design units, including 1 entities, in source file sync_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SynchronousCounter-Behavior " "Found design unit 1: SynchronousCounter-Behavior" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044022 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SynchronousCounter-Behavior5 " "Found design unit 2: SynchronousCounter-Behavior5" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044022 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SynchronousCounter-BehaviorF " "Found design unit 3: SynchronousCounter-BehaviorF" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044022 ""} { "Info" "ISGN_ENTITY_NAME" "1 SynchronousCounter " "Found entity 1: SynchronousCounter" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_dec_256_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_dec_256_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_dec_256_8-SYN " "Found design unit 1: rom_dec_256_8-SYN" {  } { { "ROM_DEC_256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044022 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_DEC_256_8 " "Found entity 1: ROM_DEC_256_8" {  } { { "ROM_DEC_256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878044022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715878044728 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cReset Lab7.vhd(35) " "VHDL Signal Declaration warning at Lab7.vhd(35): used explicit default value for signal \"cReset\" because signal was never assigned a value" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1715878044736 "|Lab7"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "address Lab7.vhd(42) " "VHDL warning at Lab7.vhd(42): sensitivity list already contains address" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 42 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878044736 "|Lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load Lab7.vhd(48) " "VHDL Process Statement warning at Lab7.vhd(48): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715878044736 "|Lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SynchronousCounter SynchronousCounter:counter A:behaviorf " "Elaborating entity \"SynchronousCounter\" using architecture \"A:behaviorf\" for hierarchy \"SynchronousCounter:counter\"" {  } { { "Lab7.vhd" "counter" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myJKFF SynchronousCounter:counter\|myJKFF:JKFF0 A:behavior " "Elaborating entity \"myJKFF\" using architecture \"A:behavior\" for hierarchy \"SynchronousCounter:counter\|myJKFF:JKFF0\"" {  } { { "Sync_Counter.vhd" "JKFF0" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Sync_Counter.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceDetector SequenceDetector:SD " "Elaborating entity \"SequenceDetector\" for hierarchy \"SequenceDetector:SD\"" {  } { { "Lab7.vhd" "SD" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8BITS PISO8BITS:PISO " "Elaborating entity \"PISO8BITS\" for hierarchy \"PISO8BITS:PISO\"" {  } { { "Lab7.vhd" "PISO" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:FREQ_DIV " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:FREQ_DIV\"" {  } { { "Lab7.vhd" "FREQ_DIV" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715878044860 "|Lab7|Timing_Reference:FREQ_DIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM256_8 ROM256_8:MEM0 " "Elaborating entity \"ROM256_8\" for hierarchy \"ROM256_8:MEM0\"" {  } { { "Lab7.vhd" "MEM0" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM256_8:MEM0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM256_8:MEM0\|altsyncram:altsyncram_component\"" {  } { { "ROM256_8.vhd" "altsyncram_component" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM256_8:MEM0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM256_8:MEM0\|altsyncram:altsyncram_component\"" {  } { { "ROM256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878044965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM256_8:MEM0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM256_8:MEM0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM01_256_8 .hex " "Parameter \"init_file\" = \"ROM01_256_8 .hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878044965 ""}  } { { "ROM256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM256_8.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715878044965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fr3 " "Found entity 1: altsyncram_9fr3" {  } { { "db/altsyncram_9fr3.tdf" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/db/altsyncram_9fr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878045034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878045034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9fr3 ROM256_8:MEM0\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated " "Elaborating entity \"altsyncram_9fr3\" for hierarchy \"ROM256_8:MEM0\|altsyncram:altsyncram_component\|altsyncram_9fr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878045034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_DEC_256_8 ROM_DEC_256_8:MEM1 " "Elaborating entity \"ROM_DEC_256_8\" for hierarchy \"ROM_DEC_256_8:MEM1\"" {  } { { "Lab7.vhd" "MEM1" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878045070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component\"" {  } { { "ROM_DEC_256_8.vhd" "altsyncram_component" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878045112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component\"" {  } { { "ROM_DEC_256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878045129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM02_256_8.hex " "Parameter \"init_file\" = \"ROM02_256_8.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715878045129 ""}  } { { "ROM_DEC_256_8.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM_DEC_256_8.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715878045129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnq3 " "Found entity 1: altsyncram_lnq3" {  } { { "db/altsyncram_lnq3.tdf" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/db/altsyncram_lnq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715878045182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878045182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnq3 ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component\|altsyncram_lnq3:auto_generated " "Elaborating entity \"altsyncram_lnq3\" for hierarchy \"ROM_DEC_256_8:MEM1\|altsyncram:altsyncram_component\|altsyncram_lnq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878045182 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "ROM02_256_8.hex 16 10 " "Width of data items in \"ROM02_256_8.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 16 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 ROM02_256_8.hex " "Data at line (1) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 ROM02_256_8.hex " "Data at line (2) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 ROM02_256_8.hex " "Data at line (3) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 ROM02_256_8.hex " "Data at line (4) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 ROM02_256_8.hex " "Data at line (5) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 ROM02_256_8.hex " "Data at line (6) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 ROM02_256_8.hex " "Data at line (7) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 ROM02_256_8.hex " "Data at line (8) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 ROM02_256_8.hex " "Data at line (9) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 ROM02_256_8.hex " "Data at line (10) of memory initialization file \"ROM02_256_8.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1715878045190 ""}  } { { "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/ROM02_256_8.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1715878045190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSegb seteSegb:SSeg0 " "Elaborating entity \"seteSegb\" for hierarchy \"seteSegb:SSeg0\"" {  } { { "Lab7.vhd" "SSeg0" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878045218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myJKFF myJKFF:loadff " "Elaborating entity \"myJKFF\" for hierarchy \"myJKFF:loadff\"" {  } { { "Lab7.vhd" "loadff" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878045234 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "myJKFF:loadff\|TQ myJKFF:loadff\|TQ~_emulated myJKFF:loadff\|TQ~1 " "Register \"myJKFF:loadff\|TQ\" is converted into an equivalent circuit using register \"myJKFF:loadff\|TQ~_emulated\" and latch \"myJKFF:loadff\|TQ~1\"" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715878045998 "|lab7|myJKFF:loadff|TQ"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SynchronousCounter:counter\|myJKFF:JKFF3\|TQ SynchronousCounter:counter\|myJKFF:JKFF3\|TQ~_emulated SynchronousCounter:counter\|myJKFF:JKFF3\|TQ~1 " "Register \"SynchronousCounter:counter\|myJKFF:JKFF3\|TQ\" is converted into an equivalent circuit using register \"SynchronousCounter:counter\|myJKFF:JKFF3\|TQ~_emulated\" and latch \"SynchronousCounter:counter\|myJKFF:JKFF3\|TQ~1\"" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715878045998 "|lab7|SynchronousCounter:counter|myJKFF:JKFF3|TQ"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SynchronousCounter:counter\|myJKFF:JKFF0\|TQ SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated SynchronousCounter:counter\|myJKFF:JKFF3\|TQ~1 " "Register \"SynchronousCounter:counter\|myJKFF:JKFF0\|TQ\" is converted into an equivalent circuit using register \"SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated\" and latch \"SynchronousCounter:counter\|myJKFF:JKFF3\|TQ~1\"" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715878045998 "|lab7|SynchronousCounter:counter|myJKFF:JKFF0|TQ"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715878045998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715878046051 "|lab7|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715878046051 "|lab7|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715878046051 "|lab7|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXDOT\[0\] GND " "Pin \"HEXDOT\[0\]\" is stuck at GND" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715878046051 "|lab7|HEXDOT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEXDOT\[1\] GND " "Pin \"HEXDOT\[1\]\" is stuck at GND" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715878046051 "|lab7|HEXDOT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715878046051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715878046154 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "comb~0 " "Logic cell \"comb~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878046645 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1715878046645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715878047147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715878047147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715878047390 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715878047390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715878047390 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715878047390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715878047390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715878047425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 13:47:27 2024 " "Processing ended: Thu May 16 13:47:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715878047425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715878047425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715878047425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715878047425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715878049377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715878049389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:47:28 2024 " "Processing started: Thu May 16 13:47:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715878049389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715878049389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715878049389 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715878050867 ""}
{ "Info" "0" "" "Project  = Lab7" {  } {  } 0 0 "Project  = Lab7" 0 0 "Fitter" 0 0 1715878050867 ""}
{ "Info" "0" "" "Revision = Lab7" {  } {  } 0 0 "Revision = Lab7" 0 0 "Fitter" 0 0 1715878050867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715878050999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715878050999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab7 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Lab7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715878051008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715878051068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715878051068 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715878051562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715878051587 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715878052035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715878052035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715878052054 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715878052054 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715878052054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715878052054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715878052054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715878052054 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715878052054 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715878052088 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715878053043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab7.sdc " "Synopsys Design Constraints File file not found: 'Lab7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715878053043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715878053043 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "counter\|JKFF0\|TQ~0\|combout " "Node \"counter\|JKFF0\|TQ~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|process_0~0\|datab " "Node \"counter\|process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|process_0~0\|combout " "Node \"counter\|process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~7\|datab " "Node \"counter\|JKFF3\|TQ~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~7\|combout " "Node \"counter\|JKFF3\|TQ~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~2\|datac " "Node \"counter\|JKFF3\|TQ~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~2\|combout " "Node \"counter\|JKFF3\|TQ~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|process_0~0\|datac " "Node \"counter\|process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF0\|TQ~0\|datac " "Node \"counter\|JKFF0\|TQ~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF0\|TQ~0\|datad " "Node \"counter\|JKFF0\|TQ~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~2\|datad " "Node \"counter\|JKFF3\|TQ~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878053043 ""}  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1715878053043 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\|JKFF0\|TQ~0\|dataa  to: counter\|JKFF3\|TQ~2\|combout " "From: counter\|JKFF0\|TQ~0\|dataa  to: counter\|JKFF3\|TQ~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715878053043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1715878053043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715878053052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715878053052 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715878053053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715878053078 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Destination node comb~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053078 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715878053078 ""}  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715878053078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715878053079 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715878053079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "myJKFF:loadff\|TQ~2  " "Automatically promoted node myJKFF:loadff\|TQ~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data\[7\] " "Destination node PISO8BITS:PISO\|data\[7\]" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data\[6\] " "Destination node PISO8BITS:PISO\|data\[6\]" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data\[5\] " "Destination node PISO8BITS:PISO\|data\[5\]" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data\[4\] " "Destination node PISO8BITS:PISO\|data\[4\]" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data\[3\] " "Destination node PISO8BITS:PISO\|data\[3\]" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data\[2\] " "Destination node PISO8BITS:PISO\|data\[2\]" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data\[1\] " "Destination node PISO8BITS:PISO\|data\[1\]" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~4 " "Destination node comb~4" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "myJKFF:loadff\|TQ~3 " "Destination node myJKFF:loadff\|TQ~3" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISO8BITS:PISO\|data~7 " "Destination node PISO8BITS:PISO\|data~7" {  } { { "PISO8Bits.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/PISO8Bits.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1715878053079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715878053079 ""}  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715878053079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~4  " "Automatically promoted node comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715878053079 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715878053079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing_Reference:FREQ_DIV\|tmp  " "Automatically promoted node Timing_Reference:FREQ_DIV\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing_Reference:FREQ_DIV\|tmp~0 " "Destination node Timing_Reference:FREQ_DIV\|tmp~0" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~4 " "Destination node comb~4" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~3 " "Destination node comb~3" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[0\]~output " "Destination node LED\[0\]~output" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[1\]~output " "Destination node LED\[1\]~output" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[2\]~output " "Destination node LED\[2\]~output" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[3\]~output " "Destination node LED\[3\]~output" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[4\]~output " "Destination node LED\[4\]~output" {  } { { "Lab7.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Lab7.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715878053079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715878053079 ""}  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/Timing_Reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715878053079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715878053565 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715878053565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715878053565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715878053565 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715878053565 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715878053565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715878053565 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715878053573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715878053609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715878053610 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715878053610 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715878053705 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715878053722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715878055649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715878055816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715878055842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715878059115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715878059115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715878059763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715878061301 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715878061301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715878062078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715878062078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715878062087 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715878062295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715878062312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715878062702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715878062702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715878063282 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715878064008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/output_files/Lab7.fit.smsg " "Generated suppressed messages file C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/output_files/Lab7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715878064345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6054 " "Peak virtual memory: 6054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715878064905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 13:47:44 2024 " "Processing ended: Thu May 16 13:47:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715878064905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715878064905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715878064905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715878064905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715878066428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715878066436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:47:46 2024 " "Processing started: Thu May 16 13:47:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715878066436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715878066436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715878066436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715878066787 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715878068672 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715878068806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715878070119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 13:47:50 2024 " "Processing ended: Thu May 16 13:47:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715878070119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715878070119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715878070119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715878070119 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715878070932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715878071697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715878071699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:47:51 2024 " "Processing started: Thu May 16 13:47:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715878071699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715878071699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab7 -c Lab7 " "Command: quartus_sta Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715878071699 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715878071865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715878072191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715878072191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715878072519 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab7.sdc " "Synopsys Design Constraints File file not found: 'Lab7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715878072554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072554 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " "create_clock -period 1.000 -name SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715878072554 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing_Reference:FREQ_DIV\|tmp Timing_Reference:FREQ_DIV\|tmp " "create_clock -period 1.000 -name Timing_Reference:FREQ_DIV\|tmp Timing_Reference:FREQ_DIV\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715878072554 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PB0 PB0 " "create_clock -period 1.000 -name PB0 PB0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715878072554 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SequenceDetector:SD\|estado.s7 SequenceDetector:SD\|estado.s7 " "create_clock -period 1.000 -name SequenceDetector:SD\|estado.s7 SequenceDetector:SD\|estado.s7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715878072554 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715878072554 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715878072554 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "counter\|JKFF0\|TQ~0\|combout " "Node \"counter\|JKFF0\|TQ~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|process_0~0\|dataa " "Node \"counter\|process_0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|process_0~0\|combout " "Node \"counter\|process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~2\|datac " "Node \"counter\|JKFF3\|TQ~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~2\|combout " "Node \"counter\|JKFF3\|TQ~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|process_0~0\|datab " "Node \"counter\|process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF0\|TQ~0\|datac " "Node \"counter\|JKFF0\|TQ~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~7\|datac " "Node \"counter\|JKFF3\|TQ~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~7\|combout " "Node \"counter\|JKFF3\|TQ~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF3\|TQ~2\|dataa " "Node \"counter\|JKFF3\|TQ~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""} { "Warning" "WSTA_SCC_NODE" "counter\|JKFF0\|TQ~0\|dataa " "Node \"counter\|JKFF0\|TQ~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715878072562 ""}  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/Lab7/myJKFF.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1715878072562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\|JKFF0\|TQ~0\|datad  to: counter\|JKFF3\|TQ~7\|combout " "From: counter\|JKFF0\|TQ~0\|datad  to: counter\|JKFF3\|TQ~7\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715878072563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715878072563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715878072563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715878072563 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715878072563 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715878072589 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1715878072597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715878072605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.167 " "Worst-case setup slack is -6.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.167            -113.055 Timing_Reference:FREQ_DIV\|tmp  " "   -6.167            -113.055 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.307             -67.422 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -5.307             -67.422 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.823             -93.415 CLK  " "   -4.823             -93.415 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -0.489 SequenceDetector:SD\|estado.s7  " "   -0.489              -0.489 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.270 PB0  " "   -0.270              -0.270 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.294 " "Worst-case hold slack is -3.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294             -16.250 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -3.294             -16.250 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Timing_Reference:FREQ_DIV\|tmp  " "    0.348               0.000 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 CLK  " "    0.647               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 PB0  " "    0.765               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 SequenceDetector:SD\|estado.s7  " "    1.155               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.529 " "Worst-case recovery slack is -7.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.529             -74.194 Timing_Reference:FREQ_DIV\|tmp  " "   -7.529             -74.194 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.253             -55.418 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -6.253             -55.418 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821              -0.821 SequenceDetector:SD\|estado.s7  " "   -0.821              -0.821 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -0.345 PB0  " "   -0.345              -0.345 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.340 " "Worst-case removal slack is -1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340              -6.708 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -1.340              -6.708 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 PB0  " "    0.825               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 Timing_Reference:FREQ_DIV\|tmp  " "    1.188               0.000 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.313               0.000 SequenceDetector:SD\|estado.s7  " "    1.313               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.519 CLK  " "   -3.000             -73.519 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 PB0  " "   -3.000              -5.806 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952            -181.004 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -1.952            -181.004 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Timing_Reference:FREQ_DIV\|tmp  " "   -1.403             -29.463 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 SequenceDetector:SD\|estado.s7  " "   -1.403              -1.403 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878072675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878072675 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715878072701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715878072737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715878073402 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\|JKFF0\|TQ~0\|datad  to: counter\|JKFF3\|TQ~7\|combout " "From: counter\|JKFF0\|TQ~0\|datad  to: counter\|JKFF3\|TQ~7\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715878073494 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715878073494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715878073494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715878073513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.687 " "Worst-case setup slack is -5.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.687            -103.643 Timing_Reference:FREQ_DIV\|tmp  " "   -5.687            -103.643 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.854             -60.545 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -4.854             -60.545 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.431             -81.246 CLK  " "   -4.431             -81.246 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.347 SequenceDetector:SD\|estado.s7  " "   -0.347              -0.347 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.167 PB0  " "   -0.167              -0.167 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.077 " "Worst-case hold slack is -3.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077             -15.216 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -3.077             -15.216 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 Timing_Reference:FREQ_DIV\|tmp  " "    0.313               0.000 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 CLK  " "    0.597               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 PB0  " "    0.695               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 SequenceDetector:SD\|estado.s7  " "    1.064               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.071 " "Worst-case recovery slack is -7.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.071             -69.132 Timing_Reference:FREQ_DIV\|tmp  " "   -7.071             -69.132 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.910             -52.228 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -5.910             -52.228 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -0.714 SequenceDetector:SD\|estado.s7  " "   -0.714              -0.714 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.156 PB0  " "   -0.156              -0.156 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.193 " "Worst-case removal slack is -1.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -7.193 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -1.193              -7.193 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 PB0  " "    0.712               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 Timing_Reference:FREQ_DIV\|tmp  " "    1.109               0.000 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 SequenceDetector:SD\|estado.s7  " "    1.252               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.629 CLK  " "   -3.000             -72.629 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 PB0  " "   -3.000              -5.806 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809            -165.366 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -1.809            -165.366 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 Timing_Reference:FREQ_DIV\|tmp  " "   -1.403             -29.463 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 SequenceDetector:SD\|estado.s7  " "   -1.403              -1.403 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073565 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715878073574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\|JKFF0\|TQ~0\|datad  to: counter\|JKFF3\|TQ~7\|combout " "From: counter\|JKFF0\|TQ~0\|datad  to: counter\|JKFF3\|TQ~7\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715878073759 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715878073759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715878073759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715878073759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.186 " "Worst-case setup slack is -2.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186             -37.831 Timing_Reference:FREQ_DIV\|tmp  " "   -2.186             -37.831 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901             -19.075 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -1.901             -19.075 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.593             -14.538 CLK  " "   -1.593             -14.538 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 SequenceDetector:SD\|estado.s7  " "    0.382               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 PB0  " "    0.492               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.297 " "Worst-case hold slack is -1.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297              -4.337 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -1.297              -4.337 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Timing_Reference:FREQ_DIV\|tmp  " "    0.152               0.000 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 CLK  " "    0.251               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 PB0  " "    0.313               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 SequenceDetector:SD\|estado.s7  " "    0.463               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.194 " "Worst-case recovery slack is -3.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.194             -29.182 Timing_Reference:FREQ_DIV\|tmp  " "   -3.194             -29.182 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.667             -23.360 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -2.667             -23.360 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 SequenceDetector:SD\|estado.s7  " "    0.239               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 PB0  " "    0.300               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.575 " "Worst-case removal slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -1.919 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -0.575              -1.919 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 PB0  " "    0.412               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 Timing_Reference:FREQ_DIV\|tmp  " "    0.450               0.000 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 SequenceDetector:SD\|estado.s7  " "    0.496               0.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.918 CLK  " "   -3.000             -46.918 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.204 PB0  " "   -3.000              -5.204 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -60.870 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated  " "   -1.000             -60.870 SynchronousCounter:counter\|myJKFF:JKFF0\|TQ~_emulated " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Timing_Reference:FREQ_DIV\|tmp  " "   -1.000             -21.000 Timing_Reference:FREQ_DIV\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 SequenceDetector:SD\|estado.s7  " "   -1.000              -1.000 SequenceDetector:SD\|estado.s7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715878073819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715878073819 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715878074859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715878074859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715878074948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 13:47:54 2024 " "Processing ended: Thu May 16 13:47:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715878074948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715878074948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715878074948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715878074948 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus Prime Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715878075630 ""}
