{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd " "Source file: D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1481644025304 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd " "Source file: D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1481644025304 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1481644025304 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd " "Source file: D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1481644025618 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd " "Source file: D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1481644025618 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1481644025618 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd " "Source file: D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1481644025934 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd " "Source file: D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1481644025934 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1481644025934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481644029627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481644029648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 16:47:09 2016 " "Processing started: Tue Dec 13 16:47:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481644029648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644029648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644029648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481644040437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481644040437 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Qsys system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481644069690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:03 Progress: Loading quartus/soc_system.qsys " "2016.12.13.16:48:03 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644083763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:05 Progress: Reading input file " "2016.12.13.16:48:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644085271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:05 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\] " "2016.12.13.16:48:05 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644085599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:10 Progress: Parameterizing module address_span_extender_0 " "2016.12.13.16:48:10 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644090447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:10 Progress: Adding clk_0 \[clock_source 16.0\] " "2016.12.13.16:48:10 Progress: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644090460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:10 Progress: Parameterizing module clk_0 " "2016.12.13.16:48:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644090925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:10 Progress: Adding hps_0 \[altera_hps 16.0\] " "2016.12.13.16:48:10 Progress: Adding hps_0 \[altera_hps 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644090927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:16 Progress: Parameterizing module hps_0 " "2016.12.13.16:48:16 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644096787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:16 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\] " "2016.12.13.16:48:16 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644096905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:16 Progress: Parameterizing module jtag_uart_0 " "2016.12.13.16:48:16 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644096957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:16 Progress: Adding lt24_0 \[lt24 1.0\] " "2016.12.13.16:48:16 Progress: Adding lt24_0 \[lt24 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644096959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Parameterizing module lt24_0 " "2016.12.13.16:48:17 Progress: Parameterizing module lt24_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.0\] " "2016.12.13.16:48:17 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Parameterizing module nios2_gen2_0 " "2016.12.13.16:48:17 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\] " "2016.12.13.16:48:17 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Parameterizing module onchip_memory2_0 " "2016.12.13.16:48:17 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Building connections " "2016.12.13.16:48:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Parameterizing connections " "2016.12.13.16:48:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.13.16:48:17 Progress: Validating " "2016.12.13.16:48:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481644097730 ""}
