

================================================================
== Vitis HLS Report for 'SMM_CIF_0_3'
================================================================
* Date:           Mon Oct 28 14:38:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6_fu_208                   |SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6                   |      802|      802|  8.020 us|  8.020 us|    802|    802|       no|
        |grp_SMM_CIF_0_3_Pipeline_L2_L3_fu_265                              |SMM_CIF_0_3_Pipeline_L2_L3                              |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374  |SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |    51202|    51202|  0.512 ms|  0.512 ms|  51202|  51202|       no|
        |grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7_fu_436                   |SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7                   |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_3_VITIS_LOOP_136_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 19 24 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 27 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 27 
24 --> 25 
25 --> 26 
26 --> 13 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:52]   --->   Operation 28 'read' 'in_stream_a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%valIn_a_data = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:52]   --->   Operation 29 'trunc' 'valIn_a_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:54]   --->   Operation 30 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:54]   --->   Operation 31 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%in_stream_a_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:56]   --->   Operation 32 'read' 'in_stream_a_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_a_data_1 = trunc i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:56]   --->   Operation 33 'trunc' 'valIn_a_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:58]   --->   Operation 34 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:58]   --->   Operation 35 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (1.00ns)   --->   "%in_stream_a_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:60]   --->   Operation 36 'read' 'in_stream_a_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%valIn_a_data_2 = trunc i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:60]   --->   Operation 37 'trunc' 'valIn_a_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:62]   --->   Operation 38 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 39 [1/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:62]   --->   Operation 39 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_a_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:64]   --->   Operation 40 'read' 'in_stream_a_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_a_data_3 = trunc i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:64]   --->   Operation 41 'trunc' 'valIn_a_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:66]   --->   Operation 42 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:66]   --->   Operation 43 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 44 [1/1] (1.00ns)   --->   "%in_stream_a_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:68]   --->   Operation 44 'read' 'in_stream_a_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [2/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fixed_point_stream_convolution.cpp:70]   --->   Operation 45 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 46 [1/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fixed_point_stream_convolution.cpp:70]   --->   Operation 46 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 47 [1/1] (1.00ns)   --->   "%in_stream_a_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:72]   --->   Operation 47 'read' 'in_stream_a_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%valIn_a_data_4 = trunc i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:72]   --->   Operation 48 'trunc' 'valIn_a_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:74]   --->   Operation 49 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 50 [1/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:74]   --->   Operation 50 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (1.00ns)   --->   "%in_stream_a_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:76]   --->   Operation 51 'read' 'in_stream_a_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%valIn_a_data_5 = trunc i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:76]   --->   Operation 52 'trunc' 'valIn_a_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:78]   --->   Operation 53 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 54 [1/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:78]   --->   Operation 54 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%in_stream_a_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:80]   --->   Operation 55 'read' 'in_stream_a_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 56 [2/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fixed_point_stream_convolution.cpp:82]   --->   Operation 56 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln35 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fixed_point_stream_convolution.cpp:35]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln35 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0" [fixed_point_stream_convolution.cpp:35]   --->   Operation 58 'specinterface' 'specinterface_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_8, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_a"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_8, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fixed_point_stream_convolution.cpp:82]   --->   Operation 63 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 64 [1/1] (2.23ns)   --->   "%switch_ln98 = switch i32 %valIn_a_data, void %fpga_resource_hint.if.else174.2, i32 3, void %if.then, i32 0, void %VITIS_LOOP_128_3" [fixed_point_stream_convolution.cpp:98]   --->   Operation 64 'switch' 'switch_ln98' <Predicate = true> <Delay = 2.23>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 65 'alloca' 'iter' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%num_imag = alloca i32 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 66 'alloca' 'num_imag' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32 %OFMDim_current"   --->   Operation 68 'load' 'OFMDim_current_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 69 'mul' 'A_COL_ITER' <Predicate = (valIn_a_data == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 70 'store' 'store_ln0' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 0, i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 71 'store' 'store_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 0, i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 72 'store' 'store_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %valIn_a_data_4, i32 %B_COL" [fixed_point_stream_convolution.cpp:100]   --->   Operation 73 'store' 'store_ln100' <Predicate = (valIn_a_data == 3)> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:101]   --->   Operation 74 'mul' 'mul_ln101' <Predicate = (valIn_a_data == 3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %valIn_a_data_5, i32 %OFMDim_current" [fixed_point_stream_convolution.cpp:102]   --->   Operation 75 'store' 'store_ln102' <Predicate = (valIn_a_data == 3)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty' <Predicate = (valIn_a_data == 3)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_data_4, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:181]   --->   Operation 77 'mul' 'KER_size_0' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:184]   --->   Operation 78 'specfucore' 'specfucore_ln184' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_65' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 80 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 80 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_data_1" [fixed_point_stream_convolution.cpp:56]   --->   Operation 81 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 82 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fixed_point_stream_convolution.cpp:56]   --->   Operation 83 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32 %B_ROW"   --->   Operation 84 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%B_COL_load = load i32 %B_COL"   --->   Operation 85 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.55ns)   --->   "%sub149 = add i32 %A_COL_ITER, i32 4294967295"   --->   Operation 86 'add' 'sub149' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (2.55ns)   --->   "%sub152 = add i32 %B_COL_load, i32 4294967295"   --->   Operation 87 'add' 'sub152' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.55ns)   --->   "%sub155 = add i32 %valIn_a_data_1, i32 4294967295" [fixed_point_stream_convolution.cpp:56]   --->   Operation 88 'add' 'sub155' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %B_COL_load, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fixed_point_stream_convolution.cpp:56]   --->   Operation 90 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_139_5" [fixed_point_stream_convolution.cpp:128]   --->   Operation 91 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.09>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%iter_2 = load i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 92 'load' 'iter_2' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [fixed_point_stream_convolution.cpp:128]   --->   Operation 93 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %iter_2" [fixed_point_stream_convolution.cpp:136]   --->   Operation 94 'zext' 'zext_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (2.55ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %A_COL_ITER" [fixed_point_stream_convolution.cpp:136]   --->   Operation 95 'icmp' 'icmp_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (3.52ns)   --->   "%icmp_ln128 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [fixed_point_stream_convolution.cpp:128]   --->   Operation 96 'icmp' 'icmp_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln128 = add i64 %indvar_flatten13_load, i64 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 97 'add' 'add_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc171.loopexit, void %if.end187.loopexit" [fixed_point_stream_convolution.cpp:128]   --->   Operation 98 'br' 'br_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%num_imag_load = load i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 99 'load' 'num_imag_load' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (2.55ns)   --->   "%num_imag_2 = add i32 %num_imag_load, i32 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 100 'add' 'num_imag_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (2.55ns)   --->   "%cmp156_not_mid1 = icmp_ne  i32 %num_imag_2, i32 %sub155" [fixed_point_stream_convolution.cpp:128]   --->   Operation 101 'icmp' 'cmp156_not_mid1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (2.55ns)   --->   "%cmp156_not23 = icmp_ne  i32 %num_imag_load, i32 %sub155" [fixed_point_stream_convolution.cpp:128]   --->   Operation 102 'icmp' 'cmp156_not23' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%select_ln128 = select i1 %icmp_ln136, i1 %cmp156_not23, i1 %cmp156_not_mid1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 103 'select' 'select_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%select_ln128_1 = select i1 %icmp_ln136, i31 %iter_2, i31 0" [fixed_point_stream_convolution.cpp:128]   --->   Operation 104 'select' 'select_ln128_1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%zext_ln128 = zext i31 %select_ln128_1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 105 'zext' 'zext_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln128_2 = select i1 %icmp_ln136, i32 %num_imag_load, i32 %num_imag_2" [fixed_point_stream_convolution.cpp:128]   --->   Operation 106 'select' 'select_ln128_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%empty_62 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_62' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln168 = icmp_ne  i32 %zext_ln128, i32 %sub149" [fixed_point_stream_convolution.cpp:168]   --->   Operation 108 'icmp' 'icmp_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln168 = or i1 %icmp_ln168, i1 %select_ln128" [fixed_point_stream_convolution.cpp:168]   --->   Operation 109 'or' 'or_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (2.52ns)   --->   "%add_ln136 = add i31 %iter_2, i31 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 110 'add' 'add_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.73ns)   --->   "%iter_3 = select i1 %icmp_ln136, i31 %add_ln136, i31 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 111 'select' 'iter_3' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln128 = store i64 %add_ln128, i64 %indvar_flatten13" [fixed_point_stream_convolution.cpp:128]   --->   Operation 112 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %select_ln128_2, i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 113 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 %iter_3, i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 114 'store' 'store_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 115 'br' 'br_ln0' <Predicate = (valIn_a_data == 0 & icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [fixed_point_stream_convolution.cpp:181]   --->   Operation 116 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin8" [fixed_point_stream_convolution.cpp:181]   --->   Operation 117 'specregionend' 'rend9' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [fixed_point_stream_convolution.cpp:182]   --->   Operation 118 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin6" [fixed_point_stream_convolution.cpp:182]   --->   Operation 119 'specregionend' 'rend7' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [fixed_point_stream_convolution.cpp:183]   --->   Operation 120 'specregionbegin' 'rbegin' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin" [fixed_point_stream_convolution.cpp:183]   --->   Operation 121 'specregionend' 'rend' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln183 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fixed_point_stream_convolution.cpp:183]   --->   Operation 122 'call' 'call_ln183' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 123 'br' 'br_ln0' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end188"   --->   Operation 124 'br' 'br_ln0' <Predicate = (valIn_a_data != 3 & icmp_ln128) | (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.87>
ST_14 : Operation 125 [2/2] (5.87ns)   --->   "%call_ln0 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 5.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_63' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%empty_64 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln168 = call void @SMM_CIF_0_3_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub152, i1 %or_ln168, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:168]   --->   Operation 129 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.19>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/2] (7.19ns)   --->   "%call_ln168 = call void @SMM_CIF_0_3_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub152, i1 %or_ln168, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:168]   --->   Operation 131 'call' 'call_ln168' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_139_5" [fixed_point_stream_convolution.cpp:136]   --->   Operation 132 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 19 <SV = 9> <Delay = 6.91>
ST_19 : Operation 133 [1/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:101]   --->   Operation 133 'mul' 'mul_ln101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.91>
ST_20 : Operation 134 [2/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:101]   --->   Operation 134 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.91>
ST_21 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:101]   --->   Operation 135 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln101 = store i32 %mul_ln101_1, i32 %B_ROW" [fixed_point_stream_convolution.cpp:101]   --->   Operation 136 'store' 'store_ln101' <Predicate = true> <Delay = 0.00>

State 22 <SV = 12> <Delay = 3.55>
ST_22 : Operation 137 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_a_data_4, i32 4294967295" [fixed_point_stream_convolution.cpp:72]   --->   Operation 137 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (2.55ns)   --->   "%sub47 = add i32 %mul_ln101_1, i32 4294967295" [fixed_point_stream_convolution.cpp:101]   --->   Operation 138 'add' 'sub47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [2/2] (1.00ns)   --->   "%call_ln101 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:101]   --->   Operation 139 'call' 'call_ln101' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 13> <Delay = 4.53>
ST_23 : Operation 140 [1/2] (4.53ns)   --->   "%call_ln101 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:101]   --->   Operation 140 'call' 'call_ln101' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end188"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 12.5>
ST_24 : Operation 142 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:182]   --->   Operation 142 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:185]   --->   Operation 143 'specfucore' 'specfucore_ln185' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 12.5>
ST_25 : Operation 144 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:183]   --->   Operation 144 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:186]   --->   Operation 145 'specfucore' 'specfucore_ln186' <Predicate = true> <Delay = 0.00>

State 26 <SV = 11> <Delay = 4.14>
ST_26 : Operation 146 [2/2] (4.14ns)   --->   "%call_ln183 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fixed_point_stream_convolution.cpp:183]   --->   Operation 146 'call' 'call_ln183' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [fixed_point_stream_convolution.cpp:194]   --->   Operation 147 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_COL]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_stream_a_read      (read           ) [ 0010000000000000000000000000]
valIn_a_data          (trunc          ) [ 0011111111111111111000001110]
write_ln54            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_1    (read           ) [ 0001000000000000000000000000]
valIn_a_data_1        (trunc          ) [ 0001111111111000000000000000]
write_ln58            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_2    (read           ) [ 0000100000000000000000000000]
valIn_a_data_2        (trunc          ) [ 0000111111000000000111001000]
write_ln62            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_3    (read           ) [ 0000010000000000000000000000]
valIn_a_data_3        (trunc          ) [ 0000011111000000000100001100]
write_ln66            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_4    (read           ) [ 0000001000000000000000000000]
write_ln70            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_5    (read           ) [ 0000000100000000000000000000]
valIn_a_data_4        (trunc          ) [ 0000000111000000000111110000]
write_ln74            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_6    (read           ) [ 0000000010000000000000000000]
valIn_a_data_5        (trunc          ) [ 0000000011000000000000000000]
write_ln78            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_7    (read           ) [ 0000000001000000000000000000]
spectopmodule_ln35    (spectopmodule  ) [ 0000000000000000000000000000]
specinterface_ln35    (specinterface  ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
write_ln82            (write          ) [ 0000000000000000000000000000]
switch_ln98           (switch         ) [ 0000000000000000000000000000]
iter                  (alloca         ) [ 0000000001111111111000001110]
num_imag              (alloca         ) [ 0000000001111111111000001110]
indvar_flatten13      (alloca         ) [ 0000000001111111111000001110]
OFMDim_current_load   (load           ) [ 0000000000100000000000000000]
store_ln0             (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
store_ln100           (store          ) [ 0000000000000000000000000000]
store_ln102           (store          ) [ 0000000000000000000000000000]
empty                 (wait           ) [ 0000000000000000000000000000]
KER_size_0            (mul            ) [ 0000000000000000000000001000]
specfucore_ln184      (specfucore     ) [ 0000000000000000000000000000]
empty_65              (wait           ) [ 0000000000000000000000000000]
A_COL_ITER            (mul            ) [ 0000000000011111111000000000]
cast9                 (zext           ) [ 0000000000001000000000000000]
cast10                (zext           ) [ 0000000000001000000000000000]
B_ROW_load            (load           ) [ 0000000000000111111000000000]
B_COL_load            (load           ) [ 0000000000000000000000000000]
sub149                (add            ) [ 0000000000000111111000000000]
sub152                (add            ) [ 0000000000000111111000000000]
sub155                (add            ) [ 0000000000000111111000000000]
tmp_2                 (bitconcatenate ) [ 0000000000000111111000000000]
bound11               (mul            ) [ 0000000000000111111000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
iter_2                (load           ) [ 0000000000000000000000000000]
indvar_flatten13_load (load           ) [ 0000000000000000000000000000]
zext_ln136            (zext           ) [ 0000000000000000000000000000]
icmp_ln136            (icmp           ) [ 0000000000000000000000000000]
icmp_ln128            (icmp           ) [ 0000000000000111111000000000]
add_ln128             (add            ) [ 0000000000000000000000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
num_imag_load         (load           ) [ 0000000000000000000000000000]
num_imag_2            (add            ) [ 0000000000000000000000000000]
cmp156_not_mid1       (icmp           ) [ 0000000000000000000000000000]
cmp156_not23          (icmp           ) [ 0000000000000000000000000000]
select_ln128          (select         ) [ 0000000000000000000000000000]
select_ln128_1        (select         ) [ 0000000000000000000000000000]
zext_ln128            (zext           ) [ 0000000000000000000000000000]
select_ln128_2        (select         ) [ 0000000000000000000000000000]
empty_62              (wait           ) [ 0000000000000000000000000000]
icmp_ln168            (icmp           ) [ 0000000000000000000000000000]
or_ln168              (or             ) [ 0000000000000011111000000000]
add_ln136             (add            ) [ 0000000000000000000000000000]
iter_3                (select         ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
rbegin8               (specregionbegin) [ 0000000000000000000000000000]
rend9                 (specregionend  ) [ 0000000000000000000000000000]
rbegin6               (specregionbegin) [ 0000000000000000000000000000]
rend7                 (specregionend  ) [ 0000000000000000000000000000]
rbegin                (specregionbegin) [ 0000000000000000000000000000]
rend                  (specregionend  ) [ 0000000000000000000000000000]
call_ln183            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000000]
empty_63              (wait           ) [ 0000000000000000000000000000]
empty_64              (wait           ) [ 0000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 0000000000000000000000000000]
call_ln168            (call           ) [ 0000000000000000000000000000]
br_ln136              (br             ) [ 0000000000000000000000000000]
mul_ln101             (mul            ) [ 0000000000000000000011000000]
mul_ln101_1           (mul            ) [ 0000000000000000000000110000]
store_ln101           (store          ) [ 0000000000000000000000000000]
sub                   (add            ) [ 0000000000000000000000010000]
sub47                 (add            ) [ 0000000000000000000000010000]
call_ln101            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
KER_size_1            (mul            ) [ 0000000000000000000000000100]
specfucore_ln185      (specfucore     ) [ 0000000000000000000000000000]
KER_bound             (mul            ) [ 0000000000000111111000000010]
specfucore_ln186      (specfucore     ) [ 0000000000000000000000000000]
ret_ln194             (ret            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="iter_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="num_imag_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_imag/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten13_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_a_read/1 in_stream_a_read_1/2 in_stream_a_read_2/3 in_stream_a_read_3/4 in_stream_a_read_4/5 in_stream_a_read_5/6 in_stream_a_read_6/7 in_stream_a_read_7/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="64" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/1 write_ln58/2 write_ln62/3 write_ln66/4 write_ln70/5 write_ln74/6 write_ln78/7 write_ln82/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="3" bw="16" slack="0"/>
<pin id="213" dir="0" index="4" bw="16" slack="0"/>
<pin id="214" dir="0" index="5" bw="16" slack="0"/>
<pin id="215" dir="0" index="6" bw="16" slack="0"/>
<pin id="216" dir="0" index="7" bw="16" slack="0"/>
<pin id="217" dir="0" index="8" bw="16" slack="0"/>
<pin id="218" dir="0" index="9" bw="16" slack="0"/>
<pin id="219" dir="0" index="10" bw="16" slack="0"/>
<pin id="220" dir="0" index="11" bw="16" slack="0"/>
<pin id="221" dir="0" index="12" bw="16" slack="0"/>
<pin id="222" dir="0" index="13" bw="16" slack="0"/>
<pin id="223" dir="0" index="14" bw="16" slack="0"/>
<pin id="224" dir="0" index="15" bw="16" slack="0"/>
<pin id="225" dir="0" index="16" bw="16" slack="0"/>
<pin id="226" dir="0" index="17" bw="16" slack="0"/>
<pin id="227" dir="0" index="18" bw="16" slack="0"/>
<pin id="228" dir="0" index="19" bw="16" slack="0"/>
<pin id="229" dir="0" index="20" bw="16" slack="0"/>
<pin id="230" dir="0" index="21" bw="16" slack="0"/>
<pin id="231" dir="0" index="22" bw="16" slack="0"/>
<pin id="232" dir="0" index="23" bw="16" slack="0"/>
<pin id="233" dir="0" index="24" bw="16" slack="0"/>
<pin id="234" dir="0" index="25" bw="16" slack="0"/>
<pin id="235" dir="0" index="26" bw="16" slack="0"/>
<pin id="236" dir="0" index="27" bw="16" slack="0"/>
<pin id="237" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_SMM_CIF_0_3_Pipeline_L2_L3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="37" slack="5"/>
<pin id="268" dir="0" index="2" bw="64" slack="0"/>
<pin id="269" dir="0" index="3" bw="32" slack="5"/>
<pin id="270" dir="0" index="4" bw="1" slack="4"/>
<pin id="271" dir="0" index="5" bw="16" slack="0"/>
<pin id="272" dir="0" index="6" bw="16" slack="0"/>
<pin id="273" dir="0" index="7" bw="16" slack="0"/>
<pin id="274" dir="0" index="8" bw="16" slack="0"/>
<pin id="275" dir="0" index="9" bw="16" slack="0"/>
<pin id="276" dir="0" index="10" bw="16" slack="0"/>
<pin id="277" dir="0" index="11" bw="16" slack="0"/>
<pin id="278" dir="0" index="12" bw="16" slack="0"/>
<pin id="279" dir="0" index="13" bw="16" slack="0"/>
<pin id="280" dir="0" index="14" bw="16" slack="0"/>
<pin id="281" dir="0" index="15" bw="16" slack="0"/>
<pin id="282" dir="0" index="16" bw="16" slack="0"/>
<pin id="283" dir="0" index="17" bw="16" slack="0"/>
<pin id="284" dir="0" index="18" bw="16" slack="0"/>
<pin id="285" dir="0" index="19" bw="16" slack="0"/>
<pin id="286" dir="0" index="20" bw="16" slack="0"/>
<pin id="287" dir="0" index="21" bw="16" slack="0"/>
<pin id="288" dir="0" index="22" bw="16" slack="0"/>
<pin id="289" dir="0" index="23" bw="16" slack="0"/>
<pin id="290" dir="0" index="24" bw="16" slack="0"/>
<pin id="291" dir="0" index="25" bw="16" slack="0"/>
<pin id="292" dir="0" index="26" bw="16" slack="0"/>
<pin id="293" dir="0" index="27" bw="16" slack="0"/>
<pin id="294" dir="0" index="28" bw="16" slack="0"/>
<pin id="295" dir="0" index="29" bw="16" slack="0"/>
<pin id="296" dir="0" index="30" bw="16" slack="0"/>
<pin id="297" dir="0" index="31" bw="16" slack="0"/>
<pin id="298" dir="0" index="32" bw="16" slack="0"/>
<pin id="299" dir="0" index="33" bw="16" slack="0"/>
<pin id="300" dir="0" index="34" bw="16" slack="0"/>
<pin id="301" dir="0" index="35" bw="16" slack="0"/>
<pin id="302" dir="0" index="36" bw="16" slack="0"/>
<pin id="303" dir="0" index="37" bw="16" slack="0"/>
<pin id="304" dir="0" index="38" bw="16" slack="0"/>
<pin id="305" dir="0" index="39" bw="16" slack="0"/>
<pin id="306" dir="0" index="40" bw="16" slack="0"/>
<pin id="307" dir="0" index="41" bw="16" slack="0"/>
<pin id="308" dir="0" index="42" bw="16" slack="0"/>
<pin id="309" dir="0" index="43" bw="16" slack="0"/>
<pin id="310" dir="0" index="44" bw="16" slack="0"/>
<pin id="311" dir="0" index="45" bw="16" slack="0"/>
<pin id="312" dir="0" index="46" bw="16" slack="0"/>
<pin id="313" dir="0" index="47" bw="16" slack="0"/>
<pin id="314" dir="0" index="48" bw="16" slack="0"/>
<pin id="315" dir="0" index="49" bw="16" slack="0"/>
<pin id="316" dir="0" index="50" bw="16" slack="0"/>
<pin id="317" dir="0" index="51" bw="16" slack="0"/>
<pin id="318" dir="0" index="52" bw="16" slack="0"/>
<pin id="319" dir="0" index="53" bw="16" slack="0"/>
<pin id="320" dir="0" index="54" bw="16" slack="0"/>
<pin id="321" dir="1" index="55" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/17 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="64" slack="0"/>
<pin id="378" dir="0" index="3" bw="64" slack="0"/>
<pin id="379" dir="0" index="4" bw="32" slack="0"/>
<pin id="380" dir="0" index="5" bw="32" slack="7"/>
<pin id="381" dir="0" index="6" bw="32" slack="1"/>
<pin id="382" dir="0" index="7" bw="16" slack="0"/>
<pin id="383" dir="0" index="8" bw="16" slack="0"/>
<pin id="384" dir="0" index="9" bw="16" slack="0"/>
<pin id="385" dir="0" index="10" bw="16" slack="0"/>
<pin id="386" dir="0" index="11" bw="16" slack="0"/>
<pin id="387" dir="0" index="12" bw="16" slack="0"/>
<pin id="388" dir="0" index="13" bw="16" slack="0"/>
<pin id="389" dir="0" index="14" bw="16" slack="0"/>
<pin id="390" dir="0" index="15" bw="16" slack="0"/>
<pin id="391" dir="0" index="16" bw="16" slack="0"/>
<pin id="392" dir="0" index="17" bw="16" slack="0"/>
<pin id="393" dir="0" index="18" bw="16" slack="0"/>
<pin id="394" dir="0" index="19" bw="16" slack="0"/>
<pin id="395" dir="0" index="20" bw="16" slack="0"/>
<pin id="396" dir="0" index="21" bw="16" slack="0"/>
<pin id="397" dir="0" index="22" bw="16" slack="0"/>
<pin id="398" dir="0" index="23" bw="16" slack="0"/>
<pin id="399" dir="0" index="24" bw="16" slack="0"/>
<pin id="400" dir="0" index="25" bw="16" slack="0"/>
<pin id="401" dir="0" index="26" bw="16" slack="0"/>
<pin id="402" dir="0" index="27" bw="16" slack="0"/>
<pin id="403" dir="0" index="28" bw="16" slack="0"/>
<pin id="404" dir="0" index="29" bw="16" slack="0"/>
<pin id="405" dir="0" index="30" bw="16" slack="0"/>
<pin id="406" dir="0" index="31" bw="16" slack="0"/>
<pin id="407" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/22 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="0" index="2" bw="64" slack="0"/>
<pin id="440" dir="0" index="3" bw="64" slack="0"/>
<pin id="441" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/26 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/9 mul_ln101_1/20 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="6"/>
<pin id="455" dir="0" index="1" bw="32" slack="5"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/9 "/>
</bind>
</comp>

<comp id="457" class="1005" name="reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_a_read in_stream_a_read_1 in_stream_a_read_2 in_stream_a_read_3 in_stream_a_read_4 in_stream_a_read_5 in_stream_a_read_6 in_stream_a_read_7 "/>
</bind>
</comp>

<comp id="462" class="1005" name="reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln101_1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub149/12 sub47/22 "/>
</bind>
</comp>

<comp id="474" class="1005" name="reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub149 sub47 "/>
</bind>
</comp>

<comp id="479" class="1004" name="valIn_a_data_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="valIn_a_data_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="valIn_a_data_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_2/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="valIn_a_data_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_3/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="valIn_a_data_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_4/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="valIn_a_data_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_5/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="OFMDim_current_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_load/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln0_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln128_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln136_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="31" slack="0"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln100_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="3"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln102_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="2"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="KER_size_0_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="3"/>
<pin id="536" dir="0" index="1" bw="32" slack="6"/>
<pin id="537" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="cast9_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="9"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="cast10_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast10/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="B_ROW_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_load/12 "/>
</bind>
</comp>

<comp id="551" class="1004" name="B_COL_load_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_load/12 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub152_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub152/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sub155_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="10"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub155/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="37" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="37" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="iter_2_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="4"/>
<pin id="576" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_2/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="indvar_flatten13_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="4"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/13 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln136_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="31" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/13 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln136_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="3"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/13 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln128_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="1"/>
<pin id="593" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/13 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln128_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/13 "/>
</bind>
</comp>

<comp id="601" class="1004" name="num_imag_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="4"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_imag_load/13 "/>
</bind>
</comp>

<comp id="604" class="1004" name="num_imag_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_imag_2/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="cmp156_not_mid1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp156_not_mid1/13 "/>
</bind>
</comp>

<comp id="615" class="1004" name="cmp156_not23_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="1"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp156_not23/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln128_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln128_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="31" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln128_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="31" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln128_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="0" index="2" bw="32" slack="0"/>
<pin id="644" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/13 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln168_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="31" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/13 "/>
</bind>
</comp>

<comp id="654" class="1004" name="or_ln168_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln168/13 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln136_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="31" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/13 "/>
</bind>
</comp>

<comp id="666" class="1004" name="iter_3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="31" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iter_3/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln128_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="4"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln128_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="4"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln136_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="31" slack="0"/>
<pin id="686" dir="0" index="1" bw="31" slack="4"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln101_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/21 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sub_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="7"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/22 "/>
</bind>
</comp>

<comp id="701" class="1004" name="KER_size_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="0" index="1" bw="32" slack="7"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/24 "/>
</bind>
</comp>

<comp id="705" class="1004" name="KER_bound_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="0" index="1" bw="32" slack="7"/>
<pin id="708" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/25 "/>
</bind>
</comp>

<comp id="709" class="1005" name="valIn_a_data_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="8"/>
<pin id="711" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_data "/>
</bind>
</comp>

<comp id="713" class="1005" name="valIn_a_data_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="9"/>
<pin id="715" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="valIn_a_data_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="valIn_a_data_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="6"/>
<pin id="721" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_a_data_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="valIn_a_data_3_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="5"/>
<pin id="729" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_data_3 "/>
</bind>
</comp>

<comp id="733" class="1005" name="valIn_a_data_4_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="3"/>
<pin id="735" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_a_data_4 "/>
</bind>
</comp>

<comp id="741" class="1005" name="valIn_a_data_5_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="2"/>
<pin id="743" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_data_5 "/>
</bind>
</comp>

<comp id="746" class="1005" name="iter_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="31" slack="0"/>
<pin id="748" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="753" class="1005" name="num_imag_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_imag "/>
</bind>
</comp>

<comp id="760" class="1005" name="indvar_flatten13_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="767" class="1005" name="OFMDim_current_load_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_load "/>
</bind>
</comp>

<comp id="773" class="1005" name="KER_size_0_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="778" class="1005" name="cast9_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast9 "/>
</bind>
</comp>

<comp id="783" class="1005" name="cast10_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast10 "/>
</bind>
</comp>

<comp id="791" class="1005" name="sub152_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="5"/>
<pin id="793" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub152 "/>
</bind>
</comp>

<comp id="796" class="1005" name="sub155_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub155 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="37" slack="5"/>
<pin id="804" dir="1" index="1" bw="37" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="bound11_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="815" class="1005" name="or_ln168_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="4"/>
<pin id="817" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln168 "/>
</bind>
</comp>

<comp id="820" class="1005" name="mul_ln101_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101 "/>
</bind>
</comp>

<comp id="825" class="1005" name="sub_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="830" class="1005" name="KER_size_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="KER_bound_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="130" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="130" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="130" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="110" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="112" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="238"><net_src comp="172" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="208" pin=6"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="208" pin=8"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="247"><net_src comp="74" pin="0"/><net_sink comp="208" pin=10"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="208" pin=11"/></net>

<net id="249"><net_src comp="78" pin="0"/><net_sink comp="208" pin=12"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="208" pin=13"/></net>

<net id="251"><net_src comp="82" pin="0"/><net_sink comp="208" pin=14"/></net>

<net id="252"><net_src comp="84" pin="0"/><net_sink comp="208" pin=15"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="208" pin=16"/></net>

<net id="254"><net_src comp="88" pin="0"/><net_sink comp="208" pin=17"/></net>

<net id="255"><net_src comp="90" pin="0"/><net_sink comp="208" pin=18"/></net>

<net id="256"><net_src comp="92" pin="0"/><net_sink comp="208" pin=19"/></net>

<net id="257"><net_src comp="94" pin="0"/><net_sink comp="208" pin=20"/></net>

<net id="258"><net_src comp="96" pin="0"/><net_sink comp="208" pin=21"/></net>

<net id="259"><net_src comp="98" pin="0"/><net_sink comp="208" pin=22"/></net>

<net id="260"><net_src comp="100" pin="0"/><net_sink comp="208" pin=23"/></net>

<net id="261"><net_src comp="102" pin="0"/><net_sink comp="208" pin=24"/></net>

<net id="262"><net_src comp="104" pin="0"/><net_sink comp="208" pin=25"/></net>

<net id="263"><net_src comp="106" pin="0"/><net_sink comp="208" pin=26"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="208" pin=27"/></net>

<net id="322"><net_src comp="174" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="265" pin=5"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="265" pin=6"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="265" pin=7"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="265" pin=8"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="265" pin=9"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="265" pin=10"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="265" pin=11"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="265" pin=12"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="265" pin=13"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="265" pin=14"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="265" pin=15"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="265" pin=16"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="265" pin=17"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="265" pin=18"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="265" pin=19"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="265" pin=20"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="265" pin=21"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="265" pin=22"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="265" pin=23"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="265" pin=24"/></net>

<net id="344"><net_src comp="80" pin="0"/><net_sink comp="265" pin=25"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="265" pin=26"/></net>

<net id="346"><net_src comp="82" pin="0"/><net_sink comp="265" pin=27"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="265" pin=28"/></net>

<net id="348"><net_src comp="84" pin="0"/><net_sink comp="265" pin=29"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="265" pin=30"/></net>

<net id="350"><net_src comp="86" pin="0"/><net_sink comp="265" pin=31"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="265" pin=32"/></net>

<net id="352"><net_src comp="88" pin="0"/><net_sink comp="265" pin=33"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="265" pin=34"/></net>

<net id="354"><net_src comp="90" pin="0"/><net_sink comp="265" pin=35"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="265" pin=36"/></net>

<net id="356"><net_src comp="92" pin="0"/><net_sink comp="265" pin=37"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="265" pin=38"/></net>

<net id="358"><net_src comp="94" pin="0"/><net_sink comp="265" pin=39"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="265" pin=40"/></net>

<net id="360"><net_src comp="96" pin="0"/><net_sink comp="265" pin=41"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="265" pin=42"/></net>

<net id="362"><net_src comp="98" pin="0"/><net_sink comp="265" pin=43"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="265" pin=44"/></net>

<net id="364"><net_src comp="100" pin="0"/><net_sink comp="265" pin=45"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="265" pin=46"/></net>

<net id="366"><net_src comp="102" pin="0"/><net_sink comp="265" pin=47"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="265" pin=48"/></net>

<net id="368"><net_src comp="104" pin="0"/><net_sink comp="265" pin=49"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="265" pin=50"/></net>

<net id="370"><net_src comp="106" pin="0"/><net_sink comp="265" pin=51"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="265" pin=52"/></net>

<net id="372"><net_src comp="108" pin="0"/><net_sink comp="265" pin=53"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="265" pin=54"/></net>

<net id="408"><net_src comp="180" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="410"><net_src comp="0" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="411"><net_src comp="10" pin="0"/><net_sink comp="374" pin=7"/></net>

<net id="412"><net_src comp="12" pin="0"/><net_sink comp="374" pin=8"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="374" pin=9"/></net>

<net id="414"><net_src comp="16" pin="0"/><net_sink comp="374" pin=10"/></net>

<net id="415"><net_src comp="18" pin="0"/><net_sink comp="374" pin=11"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="374" pin=12"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="374" pin=13"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="374" pin=14"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="374" pin=15"/></net>

<net id="420"><net_src comp="28" pin="0"/><net_sink comp="374" pin=16"/></net>

<net id="421"><net_src comp="30" pin="0"/><net_sink comp="374" pin=17"/></net>

<net id="422"><net_src comp="32" pin="0"/><net_sink comp="374" pin=18"/></net>

<net id="423"><net_src comp="34" pin="0"/><net_sink comp="374" pin=19"/></net>

<net id="424"><net_src comp="36" pin="0"/><net_sink comp="374" pin=20"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="374" pin=21"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="374" pin=22"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="374" pin=23"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="374" pin=24"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="374" pin=25"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="374" pin=26"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="374" pin=27"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="374" pin=28"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="374" pin=29"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="374" pin=30"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="374" pin=31"/></net>

<net id="442"><net_src comp="170" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="0" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="2" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="460"><net_src comp="194" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="465"><net_src comp="449" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="126" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="467" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="482"><net_src comp="194" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="194" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="194" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="194" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="194" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="194" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="8" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="513"><net_src comp="138" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="120" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="140" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="4" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="8" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="538" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="545"><net_src comp="462" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="550"><net_src comp="6" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="4" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="126" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="126" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="152" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="551" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="154" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="462" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="577" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="577" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="156" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="130" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="601" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="584" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="610" pin="2"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="584" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="574" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="140" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="584" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="601" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="604" pin="2"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="636" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="474" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="620" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="574" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="158" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="584" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="660" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="158" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="595" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="640" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="666" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="449" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="6" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="126" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="700"><net_src comp="695" pin="2"/><net_sink comp="374" pin=4"/></net>

<net id="712"><net_src comp="479" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="483" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="722"><net_src comp="487" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="730"><net_src comp="491" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="736"><net_src comp="495" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="374" pin=5"/></net>

<net id="744"><net_src comp="499" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="749"><net_src comp="182" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="756"><net_src comp="186" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="763"><net_src comp="190" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="770"><net_src comp="503" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="776"><net_src comp="534" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="781"><net_src comp="538" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="786"><net_src comp="542" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="794"><net_src comp="555" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="265" pin=3"/></net>

<net id="799"><net_src comp="561" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="805"><net_src comp="566" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="810"><net_src comp="445" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="818"><net_src comp="654" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="823"><net_src comp="453" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="828"><net_src comp="695" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="833"><net_src comp="701" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="838"><net_src comp="705" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="436" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 3 4 5 6 7 8 9 13 17 18 22 23 26 }
	Port: B_COL | {9 }
	Port: B_ROW | {21 }
	Port: OFMDim_current | {9 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {22 23 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0 | {14 15 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0 | {14 15 }
	Port: SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0 | {14 15 }
	Port: SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0 | {14 15 }
 - Input state : 
	Port: SMM_CIF_0_3 : in_stream_a | {1 2 3 4 5 6 7 8 13 14 15 22 23 26 }
	Port: SMM_CIF_0_3 : B_COL | {12 }
	Port: SMM_CIF_0_3 : B_ROW | {12 }
	Port: SMM_CIF_0_3 : OFMDim_current | {9 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0 | {17 18 }
	Port: SMM_CIF_0_3 : SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0 | {17 18 }
	Port: SMM_CIF_0_3 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0 | {17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		A_COL_ITER : 1
		store_ln0 : 1
		store_ln128 : 1
		store_ln136 : 1
		specfucore_ln184 : 1
	State 10
	State 11
		bound11 : 1
	State 12
		sub152 : 1
		tmp_2 : 1
	State 13
		zext_ln136 : 1
		icmp_ln136 : 2
		icmp_ln128 : 1
		add_ln128 : 1
		br_ln128 : 2
		num_imag_2 : 1
		cmp156_not_mid1 : 2
		cmp156_not23 : 1
		select_ln128 : 3
		select_ln128_1 : 3
		zext_ln128 : 4
		select_ln128_2 : 3
		icmp_ln168 : 5
		or_ln168 : 6
		add_ln136 : 1
		iter_3 : 3
		store_ln128 : 2
		store_ln128 : 4
		store_ln136 : 4
		rend9 : 1
		rend7 : 1
		rend : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln101 : 1
	State 22
		call_ln101 : 1
	State 23
	State 24
		specfucore_ln185 : 1
	State 25
		specfucore_ln186 : 1
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6_fu_208         |    0    |   79.4  |    10   |   515   |
|   call   |               grp_SMM_CIF_0_3_Pipeline_L2_L3_fu_265               |    25   | 132.125 |   2723  |   1559  |
|          | grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374 |    0    |   39.7  |   291   |   492   |
|          |          grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7_fu_436         |    0    |    0    |    96   |    78   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_445                            |    4    |    0    |   165   |    50   |
|          |                             grp_fu_449                            |    3    |    0    |   165   |    50   |
|    mul   |                             grp_fu_453                            |    3    |    0    |   165   |    50   |
|          |                         KER_size_0_fu_534                         |    0    |    0    |    0    |   1042  |
|          |                         KER_size_1_fu_701                         |    0    |    0    |    0    |   1042  |
|          |                          KER_bound_fu_705                         |    0    |    0    |    0    |   1042  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_467                            |    0    |    0    |    0    |    39   |
|          |                           sub152_fu_555                           |    0    |    0    |    0    |    39   |
|          |                           sub155_fu_561                           |    0    |    0    |    0    |    39   |
|    add   |                          add_ln128_fu_595                         |    0    |    0    |    0    |    71   |
|          |                         num_imag_2_fu_604                         |    0    |    0    |    0    |    39   |
|          |                          add_ln136_fu_660                         |    0    |    0    |    0    |    38   |
|          |                             sub_fu_695                            |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         icmp_ln136_fu_584                         |    0    |    0    |    0    |    39   |
|          |                         icmp_ln128_fu_590                         |    0    |    0    |    0    |    71   |
|   icmp   |                       cmp156_not_mid1_fu_610                      |    0    |    0    |    0    |    39   |
|          |                        cmp156_not23_fu_615                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln168_fu_648                         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln128_fu_620                        |    0    |    0    |    0    |    2    |
|  select  |                       select_ln128_1_fu_628                       |    0    |    0    |    0    |    31   |
|          |                       select_ln128_2_fu_640                       |    0    |    0    |    0    |    32   |
|          |                           iter_3_fu_666                           |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                          or_ln168_fu_654                          |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          grp_read_fu_194                          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                          grp_write_fu_200                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        valIn_a_data_fu_479                        |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_1_fu_483                       |    0    |    0    |    0    |    0    |
|   trunc  |                       valIn_a_data_2_fu_487                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_3_fu_491                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_4_fu_495                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_5_fu_499                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            cast9_fu_538                           |    0    |    0    |    0    |    0    |
|   zext   |                           cast10_fu_542                           |    0    |    0    |    0    |    0    |
|          |                         zext_ln136_fu_580                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln128_fu_636                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                            tmp_2_fu_566                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    35   | 251.225 |   3615  |   6549  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------+--------+--------+--------+--------+
|                                                         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------+--------+--------+--------+--------+
| SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A |    0   |   16   |    8   |    0   |
|SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0|    0   |   16   |    8   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0    |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0   |    0   |   16   |    8   |    0   |
|   SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0   |    0   |   16   |    8   |    0   |
|     SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B     |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17   |    2   |    0   |    0   |    0   |
|    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18   |    2   |    0   |    0   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0|    0   |   16   |    8   |    0   |
| p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0|    0   |   16   |    8   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 |    2   |    0   |    0   |    0   |
|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 |    2   |    0   |    0   |    0   |
+---------------------------------------------------------+--------+--------+--------+--------+
|                          Total                          |   50   |   400  |   200  |    0   |
+---------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     KER_bound_reg_835     |   32   |
|     KER_size_0_reg_773    |   32   |
|     KER_size_1_reg_830    |   32   |
|OFMDim_current_load_reg_767|   32   |
|      bound11_reg_807      |   64   |
|       cast10_reg_783      |   64   |
|       cast9_reg_778       |   64   |
|  indvar_flatten13_reg_760 |   64   |
|        iter_reg_746       |   31   |
|     mul_ln101_reg_820     |   32   |
|      num_imag_reg_753     |   32   |
|      or_ln168_reg_815     |    1   |
|          reg_457          |   64   |
|          reg_462          |   32   |
|          reg_474          |   32   |
|       sub152_reg_791      |   32   |
|       sub155_reg_796      |   32   |
|        sub_reg_825        |   32   |
|       tmp_2_reg_802       |   37   |
|   valIn_a_data_1_reg_713  |   32   |
|   valIn_a_data_2_reg_719  |   32   |
|   valIn_a_data_3_reg_727  |   32   |
|   valIn_a_data_4_reg_733  |   32   |
|   valIn_a_data_5_reg_741  |   32   |
|    valIn_a_data_reg_709   |   32   |
+---------------------------+--------+
|           Total           |   933  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                          grp_write_fu_200                         |  p2  |   2  |  64  |   128  ||    9    |
| grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374 |  p1  |   2  |  32  |   64   ||    9    |
| grp_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_374 |  p4  |   2  |  32  |   64   ||    9    |
|                             grp_fu_445                            |  p0  |   2  |  32  |   64   ||    9    |
|                             grp_fu_445                            |  p1  |   2  |  32  |   64   ||    9    |
|                             grp_fu_449                            |  p0  |   3  |  32  |   96   ||    14   |
|                             grp_fu_449                            |  p1  |   3  |  32  |   96   ||    14   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   576  || 11.3546 ||    73   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   35   |   251  |  3615  |  6549  |    -   |
|   Memory  |   50   |    -   |    -   |   400  |   200  |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   73   |    -   |
|  Register |    -   |    -   |    -   |   933  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   50   |   35   |   262  |  4948  |  6822  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
