#OPTIONS:"|-prodtype|synplify_premier|-dw|-verification_mode|0|-infer_seqShift|-primux|-fixsmult|-dspmac|-nram|-divnmod|-fast_synthesis|0|-I|/home/diego/Templates/SystemVerilog_book/state_machine_with_package/|-I|/home/diego/EDA/Synopsys/lib|-sysv|-devicelib|/home/diego/EDA/Synopsys/lib/altera/altera.v|-devicelib|/home/diego/EDA/Synopsys/lib/altera/quartus_II121/cycloneive.v|-devicelib|/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_mf.v|-devicelib|/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_lpm.v|-devicelib|/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_primitives.v|-encrypt|-pro|-auto_infer_blackbox|0|-ll|2000|-proto|-ui|-fid2|-ram|-sharing|on|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fsysv"
#CUR:"/home/diego/EDA/Synopsys/linux_a_64/c_ver":1417151014
#CUR:"/home/diego/EDA/Synopsys/lib/altera/altera.v":1417150944
#CUR:"/home/diego/EDA/Synopsys/lib/altera/quartus_II121/cycloneive.v":1417150947
#CUR:"/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_mf.v":1417150947
#CUR:"/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_lpm.v":1417150947
#CUR:"/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_primitives.v":1417150947
#CUR:"/home/diego/EDA/Synopsys/lib/vlog/umr_capim.v":1417150898
#CUR:"/home/diego/EDA/Synopsys/lib/vlog/scemi_objects.v":1417150898
#CUR:"/home/diego/EDA/Synopsys/lib/vlog/scemi_pipes.svh":1417150898
#CUR:"/home/diego/EDA/Synopsys/lib/vlog/hypermods.v":1417150898
#CUR:"/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv":1417152698
#CUR:"/home/diego/Templates/SystemVerilog_book/state_machine_with_package/datatypes.pkg":1417152695
#numinternalfiles:9
#defaultlanguage:verilog
0			"/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv" verilog
1		*	"/home/diego/Templates/SystemVerilog_book/state_machine_with_package/datatypes.pkg" verilog
#Dependency Lists(Uses List)
0 1
1 0
#Dependency Lists(Users Of)
0 1
1 0
#Design Unit to File Association
package work datatypes 1
package work /home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv_unit 1
module work sm_motor 0
