# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 1 2022 20:56:43

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for test|SPI_SCK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (test|SPI_SCK:R vs. test|SPI_SCK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: test|SPI_SCK  | Frequency: 133.99 MHz  | Target: 131.93 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
test|SPI_SCK  test|SPI_SCK   7580             117         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED        SPI_SCK     12852         test|SPI_SCK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED        SPI_SCK     12275                 test|SPI_SCK:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for test|SPI_SCK
******************************************
Clock: test|SPI_SCK
Frequency: 133.99 MHz | Target: 131.93 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_23_LC_2_5_7/in3
Capture Clock    : count_23_LC_2_5_7/clk
Setup Constraint : 7580p
Path slack       : 116p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               6265
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12005
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
count_18_LC_2_5_2/carryin       LogicCell40_SEQ_MODE_1000      0             10692    117  RISE       1
count_18_LC_2_5_2/carryout      LogicCell40_SEQ_MODE_1000    186             10878    117  RISE       2
count_19_LC_2_5_3/carryin       LogicCell40_SEQ_MODE_1000      0             10878    117  RISE       1
count_19_LC_2_5_3/carryout      LogicCell40_SEQ_MODE_1000    186             11064    117  RISE       2
count_20_LC_2_5_4/carryin       LogicCell40_SEQ_MODE_1000      0             11064    117  RISE       1
count_20_LC_2_5_4/carryout      LogicCell40_SEQ_MODE_1000    186             11250    117  RISE       2
count_21_LC_2_5_5/carryin       LogicCell40_SEQ_MODE_1000      0             11250    117  RISE       1
count_21_LC_2_5_5/carryout      LogicCell40_SEQ_MODE_1000    186             11436    117  RISE       2
count_22_LC_2_5_6/carryin       LogicCell40_SEQ_MODE_1000      0             11436    117  RISE       1
count_22_LC_2_5_6/carryout      LogicCell40_SEQ_MODE_1000    186             11622    117  RISE       1
I__112/I                        InMux                          0             11622    117  RISE       1
I__112/O                        InMux                        382             12005    117  RISE       1
count_23_LC_2_5_7/in3           LogicCell40_SEQ_MODE_1000      0             12005    117  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (test|SPI_SCK:R vs. test|SPI_SCK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_23_LC_2_5_7/in3
Capture Clock    : count_23_LC_2_5_7/clk
Setup Constraint : 7580p
Path slack       : 116p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               6265
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12005
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
count_18_LC_2_5_2/carryin       LogicCell40_SEQ_MODE_1000      0             10692    117  RISE       1
count_18_LC_2_5_2/carryout      LogicCell40_SEQ_MODE_1000    186             10878    117  RISE       2
count_19_LC_2_5_3/carryin       LogicCell40_SEQ_MODE_1000      0             10878    117  RISE       1
count_19_LC_2_5_3/carryout      LogicCell40_SEQ_MODE_1000    186             11064    117  RISE       2
count_20_LC_2_5_4/carryin       LogicCell40_SEQ_MODE_1000      0             11064    117  RISE       1
count_20_LC_2_5_4/carryout      LogicCell40_SEQ_MODE_1000    186             11250    117  RISE       2
count_21_LC_2_5_5/carryin       LogicCell40_SEQ_MODE_1000      0             11250    117  RISE       1
count_21_LC_2_5_5/carryout      LogicCell40_SEQ_MODE_1000    186             11436    117  RISE       2
count_22_LC_2_5_6/carryin       LogicCell40_SEQ_MODE_1000      0             11436    117  RISE       1
count_22_LC_2_5_6/carryout      LogicCell40_SEQ_MODE_1000    186             11622    117  RISE       1
I__112/I                        InMux                          0             11622    117  RISE       1
I__112/O                        InMux                        382             12005    117  RISE       1
count_23_LC_2_5_7/in3           LogicCell40_SEQ_MODE_1000      0             12005    117  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

       6.2.1::Path details for port: LED
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : SPI_SCK
Clock Reference    : test|SPI_SCK:R
Clock to Out Delay : 12852


Launch Clock Path Delay        4945
+ Clock To Q Delay              796
+ Data Path Delay              7112
---------------------------- ------
Clock To Out Delay            12852

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         test                       0      0                  RISE  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__33/I                                         Odrv12                     0      1420               RISE  1       
I__33/O                                         Odrv12                     724    2143               RISE  1       
I__34/I                                         Span12Mux_s5_h             0      2143               RISE  1       
I__34/O                                         Span12Mux_s5_h             341    2484               RISE  1       
I__35/I                                         LocalMux                   0      2484               RISE  1       
I__35/O                                         LocalMux                   486    2970               RISE  1       
I__36/I                                         IoInMux                    0      2970               RISE  1       
I__36/O                                         IoInMux                    382    3353               RISE  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3353               RISE  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4262               RISE  24      
I__101/I                                        gio2CtrlBuf                0      4262               RISE  1       
I__101/O                                        gio2CtrlBuf                0      4262               RISE  1       
I__102/I                                        GlobalMux                  0      4262               RISE  1       
I__102/O                                        GlobalMux                  227    4490               RISE  1       
I__103/I                                        ClkMux                     0      4490               RISE  1       
I__103/O                                        ClkMux                     455    4945               RISE  1       
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000  0      4945               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
count_23_LC_2_5_7/lcout        LogicCell40_SEQ_MODE_1000  796    5740               RISE  2       
I__107/I                       Odrv4                      0      5740               RISE  1       
I__107/O                       Odrv4                      517    6257               RISE  1       
I__109/I                       Span4Mux_s3_h              0      6257               RISE  1       
I__109/O                       Span4Mux_s3_h              341    6598               RISE  1       
I__110/I                       LocalMux                   0      6598               RISE  1       
I__110/O                       LocalMux                   486    7084               RISE  1       
I__111/I                       IoInMux                    0      7084               RISE  1       
I__111/O                       IoInMux                    382    7467               RISE  1       
LED_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7467               RISE  1       
LED_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10764              FALL  1       
LED_obuf_iopad/DIN             IO_PAD                     0      10764              FALL  1       
LED_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   12852              FALL  1       
LED                            test                       0      12852              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : SPI_SCK
Clock Reference    : test|SPI_SCK:R
Clock to Out Delay : 12275


Launch Clock Path Delay        4945
+ Clock To Q Delay              796
+ Data Path Delay              6535
---------------------------- ------
Clock To Out Delay            12275

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         test                       0      0                  RISE  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__33/I                                         Odrv12                     0      1420               RISE  1       
I__33/O                                         Odrv12                     724    2143               RISE  1       
I__34/I                                         Span12Mux_s5_h             0      2143               RISE  1       
I__34/O                                         Span12Mux_s5_h             341    2484               RISE  1       
I__35/I                                         LocalMux                   0      2484               RISE  1       
I__35/O                                         LocalMux                   486    2970               RISE  1       
I__36/I                                         IoInMux                    0      2970               RISE  1       
I__36/O                                         IoInMux                    382    3353               RISE  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3353               RISE  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4262               RISE  24      
I__101/I                                        gio2CtrlBuf                0      4262               RISE  1       
I__101/O                                        gio2CtrlBuf                0      4262               RISE  1       
I__102/I                                        GlobalMux                  0      4262               RISE  1       
I__102/O                                        GlobalMux                  227    4490               RISE  1       
I__103/I                                        ClkMux                     0      4490               RISE  1       
I__103/O                                        ClkMux                     455    4945               RISE  1       
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000  0      4945               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
count_23_LC_2_5_7/lcout        LogicCell40_SEQ_MODE_1000  796    5740               FALL  2       
I__107/I                       Odrv4                      0      5740               FALL  1       
I__107/O                       Odrv4                      548    6288               FALL  1       
I__109/I                       Span4Mux_s3_h              0      6288               FALL  1       
I__109/O                       Span4Mux_s3_h              341    6629               FALL  1       
I__110/I                       LocalMux                   0      6629               FALL  1       
I__110/O                       LocalMux                   455    7084               FALL  1       
I__111/I                       IoInMux                    0      7084               FALL  1       
I__111/O                       IoInMux                    320    7405               FALL  1       
LED_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7405               FALL  1       
LED_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   10361              RISE  1       
LED_obuf_iopad/DIN             IO_PAD                     0      10361              RISE  1       
LED_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   12275              RISE  1       
LED                            test                       0      12275              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_23_LC_2_5_7/in3
Capture Clock    : count_23_LC_2_5_7/clk
Setup Constraint : 7580p
Path slack       : 116p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               6265
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12005
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
count_18_LC_2_5_2/carryin       LogicCell40_SEQ_MODE_1000      0             10692    117  RISE       1
count_18_LC_2_5_2/carryout      LogicCell40_SEQ_MODE_1000    186             10878    117  RISE       2
count_19_LC_2_5_3/carryin       LogicCell40_SEQ_MODE_1000      0             10878    117  RISE       1
count_19_LC_2_5_3/carryout      LogicCell40_SEQ_MODE_1000    186             11064    117  RISE       2
count_20_LC_2_5_4/carryin       LogicCell40_SEQ_MODE_1000      0             11064    117  RISE       1
count_20_LC_2_5_4/carryout      LogicCell40_SEQ_MODE_1000    186             11250    117  RISE       2
count_21_LC_2_5_5/carryin       LogicCell40_SEQ_MODE_1000      0             11250    117  RISE       1
count_21_LC_2_5_5/carryout      LogicCell40_SEQ_MODE_1000    186             11436    117  RISE       2
count_22_LC_2_5_6/carryin       LogicCell40_SEQ_MODE_1000      0             11436    117  RISE       1
count_22_LC_2_5_6/carryout      LogicCell40_SEQ_MODE_1000    186             11622    117  RISE       1
I__112/I                        InMux                          0             11622    117  RISE       1
I__112/O                        InMux                        382             12005    117  RISE       1
count_23_LC_2_5_7/in3           LogicCell40_SEQ_MODE_1000      0             12005    117  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_22_LC_2_5_6/in3
Capture Clock    : count_22_LC_2_5_6/clk
Setup Constraint : 7580p
Path slack       : 302p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               6079
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11819
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
count_18_LC_2_5_2/carryin       LogicCell40_SEQ_MODE_1000      0             10692    117  RISE       1
count_18_LC_2_5_2/carryout      LogicCell40_SEQ_MODE_1000    186             10878    117  RISE       2
count_19_LC_2_5_3/carryin       LogicCell40_SEQ_MODE_1000      0             10878    117  RISE       1
count_19_LC_2_5_3/carryout      LogicCell40_SEQ_MODE_1000    186             11064    117  RISE       2
count_20_LC_2_5_4/carryin       LogicCell40_SEQ_MODE_1000      0             11064    117  RISE       1
count_20_LC_2_5_4/carryout      LogicCell40_SEQ_MODE_1000    186             11250    117  RISE       2
count_21_LC_2_5_5/carryin       LogicCell40_SEQ_MODE_1000      0             11250    117  RISE       1
count_21_LC_2_5_5/carryout      LogicCell40_SEQ_MODE_1000    186             11436    117  RISE       2
I__113/I                        InMux                          0             11436    303  RISE       1
I__113/O                        InMux                        382             11819    303  RISE       1
count_22_LC_2_5_6/in3           LogicCell40_SEQ_MODE_1000      0             11819    303  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_22_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_21_LC_2_5_5/in3
Capture Clock    : count_21_LC_2_5_5/clk
Setup Constraint : 7580p
Path slack       : 488p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               5893
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11633
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
count_18_LC_2_5_2/carryin       LogicCell40_SEQ_MODE_1000      0             10692    117  RISE       1
count_18_LC_2_5_2/carryout      LogicCell40_SEQ_MODE_1000    186             10878    117  RISE       2
count_19_LC_2_5_3/carryin       LogicCell40_SEQ_MODE_1000      0             10878    117  RISE       1
count_19_LC_2_5_3/carryout      LogicCell40_SEQ_MODE_1000    186             11064    117  RISE       2
count_20_LC_2_5_4/carryin       LogicCell40_SEQ_MODE_1000      0             11064    117  RISE       1
count_20_LC_2_5_4/carryout      LogicCell40_SEQ_MODE_1000    186             11250    117  RISE       2
I__117/I                        InMux                          0             11250    489  RISE       1
I__117/O                        InMux                        382             11633    489  RISE       1
count_21_LC_2_5_5/in3           LogicCell40_SEQ_MODE_1000      0             11633    489  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_21_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_20_LC_2_5_4/in3
Capture Clock    : count_20_LC_2_5_4/clk
Setup Constraint : 7580p
Path slack       : 675p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               5706
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11446
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
count_18_LC_2_5_2/carryin       LogicCell40_SEQ_MODE_1000      0             10692    117  RISE       1
count_18_LC_2_5_2/carryout      LogicCell40_SEQ_MODE_1000    186             10878    117  RISE       2
count_19_LC_2_5_3/carryin       LogicCell40_SEQ_MODE_1000      0             10878    117  RISE       1
count_19_LC_2_5_3/carryout      LogicCell40_SEQ_MODE_1000    186             11064    117  RISE       2
I__121/I                        InMux                          0             11064    675  RISE       1
I__121/O                        InMux                        382             11446    675  RISE       1
count_20_LC_2_5_4/in3           LogicCell40_SEQ_MODE_1000      0             11446    675  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_20_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_19_LC_2_5_3/in3
Capture Clock    : count_19_LC_2_5_3/clk
Setup Constraint : 7580p
Path slack       : 861p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               5520
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11260
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
count_18_LC_2_5_2/carryin       LogicCell40_SEQ_MODE_1000      0             10692    117  RISE       1
count_18_LC_2_5_2/carryout      LogicCell40_SEQ_MODE_1000    186             10878    117  RISE       2
I__125/I                        InMux                          0             10878    861  RISE       1
I__125/O                        InMux                        382             11260    861  RISE       1
count_19_LC_2_5_3/in3           LogicCell40_SEQ_MODE_1000      0             11260    861  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_19_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_18_LC_2_5_2/in3
Capture Clock    : count_18_LC_2_5_2/clk
Setup Constraint : 7580p
Path slack       : 1047p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               5334
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11074
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
count_17_LC_2_5_1/carryin       LogicCell40_SEQ_MODE_1000      0             10506    117  RISE       1
count_17_LC_2_5_1/carryout      LogicCell40_SEQ_MODE_1000    186             10692    117  RISE       2
I__129/I                        InMux                          0             10692   1047  RISE       1
I__129/O                        InMux                        382             11074   1047  RISE       1
count_18_LC_2_5_2/in3           LogicCell40_SEQ_MODE_1000      0             11074   1047  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_18_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_17_LC_2_5_1/in3
Capture Clock    : count_17_LC_2_5_1/clk
Setup Constraint : 7580p
Path slack       : 1233p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               5148
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10888
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
count_16_LC_2_5_0/carryin       LogicCell40_SEQ_MODE_1000      0             10320    117  RISE       1
count_16_LC_2_5_0/carryout      LogicCell40_SEQ_MODE_1000    186             10506    117  RISE       2
I__133/I                        InMux                          0             10506   1233  RISE       1
I__133/O                        InMux                        382             10888   1233  RISE       1
count_17_LC_2_5_1/in3           LogicCell40_SEQ_MODE_1000      0             10888   1233  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_17_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_16_LC_2_5_0/in3
Capture Clock    : count_16_LC_2_5_0/clk
Setup Constraint : 7580p
Path slack       : 1419p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               4962
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10702
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
count_15_LC_2_4_7/carryin       LogicCell40_SEQ_MODE_1000      0              9844    117  RISE       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    186             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0             10030    117  RISE       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             289             10320    117  RISE       2
I__137/I                        InMux                          0             10320   1419  RISE       1
I__137/O                        InMux                        382             10702   1419  RISE       1
count_16_LC_2_5_0/in3           LogicCell40_SEQ_MODE_1000      0             10702   1419  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_16_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_15_LC_2_4_7/in3
Capture Clock    : count_15_LC_2_4_7/clk
Setup Constraint : 7580p
Path slack       : 1894p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               4487
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10227
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
count_14_LC_2_4_6/carryin       LogicCell40_SEQ_MODE_1000      0              9658    117  RISE       1
count_14_LC_2_4_6/carryout      LogicCell40_SEQ_MODE_1000    186              9844    117  RISE       2
I__69/I                         InMux                          0              9844   1895  RISE       1
I__69/O                         InMux                        382             10227   1895  RISE       1
count_15_LC_2_4_7/in3           LogicCell40_SEQ_MODE_1000      0             10227   1895  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_15_LC_2_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_14_LC_2_4_6/in3
Capture Clock    : count_14_LC_2_4_6/clk
Setup Constraint : 7580p
Path slack       : 2080p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               4301
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10041
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
count_13_LC_2_4_5/carryin       LogicCell40_SEQ_MODE_1000      0              9472    117  RISE       1
count_13_LC_2_4_5/carryout      LogicCell40_SEQ_MODE_1000    186              9658    117  RISE       2
I__73/I                         InMux                          0              9658   2081  RISE       1
I__73/O                         InMux                        382             10041   2081  RISE       1
count_14_LC_2_4_6/in3           LogicCell40_SEQ_MODE_1000      0             10041   2081  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_14_LC_2_4_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_13_LC_2_4_5/in3
Capture Clock    : count_13_LC_2_4_5/clk
Setup Constraint : 7580p
Path slack       : 2266p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              4115
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9855
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
count_12_LC_2_4_4/carryin       LogicCell40_SEQ_MODE_1000      0              9286    117  RISE       1
count_12_LC_2_4_4/carryout      LogicCell40_SEQ_MODE_1000    186              9472    117  RISE       2
I__77/I                         InMux                          0              9472   2267  RISE       1
I__77/O                         InMux                        382              9855   2267  RISE       1
count_13_LC_2_4_5/in3           LogicCell40_SEQ_MODE_1000      0              9855   2267  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_13_LC_2_4_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_12_LC_2_4_4/in3
Capture Clock    : count_12_LC_2_4_4/clk
Setup Constraint : 7580p
Path slack       : 2452p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              3929
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9669
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
count_11_LC_2_4_3/carryin       LogicCell40_SEQ_MODE_1000      0              9100    117  RISE       1
count_11_LC_2_4_3/carryout      LogicCell40_SEQ_MODE_1000    186              9286    117  RISE       2
I__81/I                         InMux                          0              9286   2453  RISE       1
I__81/O                         InMux                        382              9669   2453  RISE       1
count_12_LC_2_4_4/in3           LogicCell40_SEQ_MODE_1000      0              9669   2453  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_12_LC_2_4_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_11_LC_2_4_3/in3
Capture Clock    : count_11_LC_2_4_3/clk
Setup Constraint : 7580p
Path slack       : 2639p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              3742
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9482
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
count_10_LC_2_4_2/carryin       LogicCell40_SEQ_MODE_1000      0              8914    117  RISE       1
count_10_LC_2_4_2/carryout      LogicCell40_SEQ_MODE_1000    186              9100    117  RISE       2
I__85/I                         InMux                          0              9100   2639  RISE       1
I__85/O                         InMux                        382              9482   2639  RISE       1
count_11_LC_2_4_3/in3           LogicCell40_SEQ_MODE_1000      0              9482   2639  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_11_LC_2_4_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_10_LC_2_4_2/in3
Capture Clock    : count_10_LC_2_4_2/clk
Setup Constraint : 7580p
Path slack       : 2825p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              3556
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9296
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
count_9_LC_2_4_1/carryin        LogicCell40_SEQ_MODE_1000      0              8728    117  RISE       1
count_9_LC_2_4_1/carryout       LogicCell40_SEQ_MODE_1000    186              8914    117  RISE       2
I__89/I                         InMux                          0              8914   2825  RISE       1
I__89/O                         InMux                        382              9296   2825  RISE       1
count_10_LC_2_4_2/in3           LogicCell40_SEQ_MODE_1000      0              9296   2825  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_10_LC_2_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_9_LC_2_4_1/in3
Capture Clock    : count_9_LC_2_4_1/clk
Setup Constraint : 7580p
Path slack       : 3011p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              3370
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9110
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
count_8_LC_2_4_0/carryin        LogicCell40_SEQ_MODE_1000      0              8542    117  RISE       1
count_8_LC_2_4_0/carryout       LogicCell40_SEQ_MODE_1000    186              8728    117  RISE       2
I__93/I                         InMux                          0              8728   3011  RISE       1
I__93/O                         InMux                        382              9110   3011  RISE       1
count_9_LC_2_4_1/in3            LogicCell40_SEQ_MODE_1000      0              9110   3011  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_9_LC_2_4_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_8_LC_2_4_0/in3
Capture Clock    : count_8_LC_2_4_0/clk
Setup Constraint : 7580p
Path slack       : 3197p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              3184
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8924
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout          LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                         LocalMux                       0              5740    117  RISE       1
I__66/O                         LocalMux                     486              6226    117  RISE       1
I__67/I                         InMux                          0              6226    117  RISE       1
I__67/O                         InMux                        382              6609    117  RISE       1
I__68/I                         CascadeMux                     0              6609    117  RISE       1
I__68/O                         CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2            LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout       LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin        LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout       LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin        LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout       LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin        LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout       LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin        LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout       LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin        LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout       LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin        LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout       LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
count_7_LC_2_3_7/carryin        LogicCell40_SEQ_MODE_1000      0              8066    117  RISE       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    186              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              8252    117  RISE       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             289              8542    117  RISE       2
I__97/I                         InMux                          0              8542   3197  RISE       1
I__97/O                         InMux                        382              8924   3197  RISE       1
count_8_LC_2_4_0/in3            LogicCell40_SEQ_MODE_1000      0              8924   3197  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_8_LC_2_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_7_LC_2_3_7/in3
Capture Clock    : count_7_LC_2_3_7/clk
Setup Constraint : 7580p
Path slack       : 3672p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              2709
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8449
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                    LocalMux                       0              5740    117  RISE       1
I__66/O                    LocalMux                     486              6226    117  RISE       1
I__67/I                    InMux                          0              6226    117  RISE       1
I__67/O                    InMux                        382              6609    117  RISE       1
I__68/I                    CascadeMux                     0              6609    117  RISE       1
I__68/O                    CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout  LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
count_6_LC_2_3_6/carryin   LogicCell40_SEQ_MODE_1000      0              7880    117  RISE       1
count_6_LC_2_3_6/carryout  LogicCell40_SEQ_MODE_1000    186              8066    117  RISE       2
I__37/I                    InMux                          0              8066   3673  RISE       1
I__37/O                    InMux                        382              8449   3673  RISE       1
count_7_LC_2_3_7/in3       LogicCell40_SEQ_MODE_1000      0              8449   3673  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_7_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_6_LC_2_3_6/in3
Capture Clock    : count_6_LC_2_3_6/clk
Setup Constraint : 7580p
Path slack       : 3858p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              2523
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8263
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                    LocalMux                       0              5740    117  RISE       1
I__66/O                    LocalMux                     486              6226    117  RISE       1
I__67/I                    InMux                          0              6226    117  RISE       1
I__67/O                    InMux                        382              6609    117  RISE       1
I__68/I                    CascadeMux                     0              6609    117  RISE       1
I__68/O                    CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
count_5_LC_2_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              7694    117  RISE       1
count_5_LC_2_3_5/carryout  LogicCell40_SEQ_MODE_1000    186              7880    117  RISE       2
I__41/I                    InMux                          0              7880   3859  RISE       1
I__41/O                    InMux                        382              8263   3859  RISE       1
count_6_LC_2_3_6/in3       LogicCell40_SEQ_MODE_1000      0              8263   3859  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_6_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_5_LC_2_3_5/in3
Capture Clock    : count_5_LC_2_3_5/clk
Setup Constraint : 7580p
Path slack       : 4044p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              2337
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8077
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                    LocalMux                       0              5740    117  RISE       1
I__66/O                    LocalMux                     486              6226    117  RISE       1
I__67/I                    InMux                          0              6226    117  RISE       1
I__67/O                    InMux                        382              6609    117  RISE       1
I__68/I                    CascadeMux                     0              6609    117  RISE       1
I__68/O                    CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
count_4_LC_2_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              7508    117  RISE       1
count_4_LC_2_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              7694    117  RISE       2
I__45/I                    InMux                          0              7694   4045  RISE       1
I__45/O                    InMux                        382              8077   4045  RISE       1
count_5_LC_2_3_5/in3       LogicCell40_SEQ_MODE_1000      0              8077   4045  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_5_LC_2_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_4_LC_2_3_4/in3
Capture Clock    : count_4_LC_2_3_4/clk
Setup Constraint : 7580p
Path slack       : 4230p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              2151
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7891
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                    LocalMux                       0              5740    117  RISE       1
I__66/O                    LocalMux                     486              6226    117  RISE       1
I__67/I                    InMux                          0              6226    117  RISE       1
I__67/O                    InMux                        382              6609    117  RISE       1
I__68/I                    CascadeMux                     0              6609    117  RISE       1
I__68/O                    CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
count_3_LC_2_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              7322    117  RISE       1
count_3_LC_2_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              7508    117  RISE       2
I__49/I                    InMux                          0              7508   4231  RISE       1
I__49/O                    InMux                        382              7891   4231  RISE       1
count_4_LC_2_3_4/in3       LogicCell40_SEQ_MODE_1000      0              7891   4231  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_4_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_3_LC_2_3_3/in3
Capture Clock    : count_3_LC_2_3_3/clk
Setup Constraint : 7580p
Path slack       : 4417p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1964
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7704
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                    LocalMux                       0              5740    117  RISE       1
I__66/O                    LocalMux                     486              6226    117  RISE       1
I__67/I                    InMux                          0              6226    117  RISE       1
I__67/O                    InMux                        382              6609    117  RISE       1
I__68/I                    CascadeMux                     0              6609    117  RISE       1
I__68/O                    CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
count_2_LC_2_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              7136    117  RISE       1
count_2_LC_2_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              7322    117  RISE       2
I__53/I                    InMux                          0              7322   4417  RISE       1
I__53/O                    InMux                        382              7704   4417  RISE       1
count_3_LC_2_3_3/in3       LogicCell40_SEQ_MODE_1000      0              7704   4417  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_3_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_2_LC_2_3_2/in3
Capture Clock    : count_2_LC_2_3_2/clk
Setup Constraint : 7580p
Path slack       : 4603p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1778
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7518
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                    LocalMux                       0              5740    117  RISE       1
I__66/O                    LocalMux                     486              6226    117  RISE       1
I__67/I                    InMux                          0              6226    117  RISE       1
I__67/O                    InMux                        382              6609    117  RISE       1
I__68/I                    CascadeMux                     0              6609    117  RISE       1
I__68/O                    CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
count_1_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              6950    117  RISE       1
count_1_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              7136    117  RISE       2
I__57/I                    InMux                          0              7136   4603  RISE       1
I__57/O                    InMux                        382              7518   4603  RISE       1
count_2_LC_2_3_2/in3       LogicCell40_SEQ_MODE_1000      0              7518   4603  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_2_LC_2_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_1_LC_2_3_1/in3
Capture Clock    : count_1_LC_2_3_1/clk
Setup Constraint : 7580p
Path slack       : 4789p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -403
---------------------------------------------   ----- 
End-of-path required time (ps)                  12121

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1592
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7332
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                    LocalMux                       0              5740    117  RISE       1
I__66/O                    LocalMux                     486              6226    117  RISE       1
I__67/I                    InMux                          0              6226    117  RISE       1
I__67/O                    InMux                        382              6609    117  RISE       1
I__68/I                    CascadeMux                     0              6609    117  RISE       1
I__68/O                    CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6609    117  RISE       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    341              6950    117  RISE       2
I__61/I                    InMux                          0              6950   4789  RISE       1
I__61/O                    InMux                        382              7332   4789  RISE       1
count_1_LC_2_3_1/in3       LogicCell40_SEQ_MODE_1000      0              7332   4789  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_1_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_5_7/lcout
Path End         : count_23_LC_2_5_7/in1
Capture Clock    : count_23_LC_2_5_7/clk
Setup Constraint : 7580p
Path slack       : 5326p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -589
---------------------------------------------   ----- 
End-of-path required time (ps)                  11935

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_23_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5740   5327  RISE       2
I__106/I                 LocalMux                       0              5740   5327  RISE       1
I__106/O                 LocalMux                     486              6226   5327  RISE       1
I__108/I                 InMux                          0              6226   5327  RISE       1
I__108/O                 InMux                        382              6609   5327  RISE       1
count_23_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              6609   5327  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_0_LC_2_3_0/in2
Capture Clock    : count_0_LC_2_3_0/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5740    117  RISE       1
I__66/I                 LocalMux                       0              5740    117  RISE       1
I__66/O                 LocalMux                     486              6226    117  RISE       1
I__67/I                 InMux                          0              6226    117  RISE       1
I__67/O                 InMux                        382              6609    117  RISE       1
I__68/I                 CascadeMux                     0              6609    117  RISE       1
I__68/O                 CascadeMux                     0              6609    117  RISE       1
count_0_LC_2_3_0/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_5_6/lcout
Path End         : count_22_LC_2_5_6/in2
Capture Clock    : count_22_LC_2_5_6/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_22_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5740   4789  RISE       1
I__114/I                 LocalMux                       0              5740   4789  RISE       1
I__114/O                 LocalMux                     486              6226   4789  RISE       1
I__115/I                 InMux                          0              6226   4789  RISE       1
I__115/O                 InMux                        382              6609   4789  RISE       1
I__116/I                 CascadeMux                     0              6609   4789  RISE       1
I__116/O                 CascadeMux                     0              6609   4789  RISE       1
count_22_LC_2_5_6/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_22_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_5_5/lcout
Path End         : count_21_LC_2_5_5/in2
Capture Clock    : count_21_LC_2_5_5/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_21_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5740   4603  RISE       1
I__118/I                 LocalMux                       0              5740   4603  RISE       1
I__118/O                 LocalMux                     486              6226   4603  RISE       1
I__119/I                 InMux                          0              6226   4603  RISE       1
I__119/O                 InMux                        382              6609   4603  RISE       1
I__120/I                 CascadeMux                     0              6609   4603  RISE       1
I__120/O                 CascadeMux                     0              6609   4603  RISE       1
count_21_LC_2_5_5/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_21_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_2_5_4/lcout
Path End         : count_20_LC_2_5_4/in2
Capture Clock    : count_20_LC_2_5_4/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_20_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5740   4417  RISE       1
I__122/I                 LocalMux                       0              5740   4417  RISE       1
I__122/O                 LocalMux                     486              6226   4417  RISE       1
I__123/I                 InMux                          0              6226   4417  RISE       1
I__123/O                 InMux                        382              6609   4417  RISE       1
I__124/I                 CascadeMux                     0              6609   4417  RISE       1
I__124/O                 CascadeMux                     0              6609   4417  RISE       1
count_20_LC_2_5_4/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_20_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_5_3/lcout
Path End         : count_19_LC_2_5_3/in2
Capture Clock    : count_19_LC_2_5_3/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_19_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5740   4231  RISE       1
I__126/I                 LocalMux                       0              5740   4231  RISE       1
I__126/O                 LocalMux                     486              6226   4231  RISE       1
I__127/I                 InMux                          0              6226   4231  RISE       1
I__127/O                 InMux                        382              6609   4231  RISE       1
I__128/I                 CascadeMux                     0              6609   4231  RISE       1
I__128/O                 CascadeMux                     0              6609   4231  RISE       1
count_19_LC_2_5_3/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_19_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_5_2/lcout
Path End         : count_18_LC_2_5_2/in2
Capture Clock    : count_18_LC_2_5_2/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_18_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5740   4045  RISE       1
I__130/I                 LocalMux                       0              5740   4045  RISE       1
I__130/O                 LocalMux                     486              6226   4045  RISE       1
I__131/I                 InMux                          0              6226   4045  RISE       1
I__131/O                 InMux                        382              6609   4045  RISE       1
I__132/I                 CascadeMux                     0              6609   4045  RISE       1
I__132/O                 CascadeMux                     0              6609   4045  RISE       1
count_18_LC_2_5_2/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_18_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_2_5_1/lcout
Path End         : count_17_LC_2_5_1/in2
Capture Clock    : count_17_LC_2_5_1/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_17_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5740   3859  RISE       1
I__134/I                 LocalMux                       0              5740   3859  RISE       1
I__134/O                 LocalMux                     486              6226   3859  RISE       1
I__135/I                 InMux                          0              6226   3859  RISE       1
I__135/O                 InMux                        382              6609   3859  RISE       1
I__136/I                 CascadeMux                     0              6609   3859  RISE       1
I__136/O                 CascadeMux                     0              6609   3859  RISE       1
count_17_LC_2_5_1/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_17_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_5_0/lcout
Path End         : count_16_LC_2_5_0/in2
Capture Clock    : count_16_LC_2_5_0/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_16_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5740   3673  RISE       1
I__138/I                 LocalMux                       0              5740   3673  RISE       1
I__138/O                 LocalMux                     486              6226   3673  RISE       1
I__139/I                 InMux                          0              6226   3673  RISE       1
I__139/O                 InMux                        382              6609   3673  RISE       1
I__140/I                 CascadeMux                     0              6609   3673  RISE       1
I__140/O                 CascadeMux                     0              6609   3673  RISE       1
count_16_LC_2_5_0/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_16_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_2_4_7/lcout
Path End         : count_15_LC_2_4_7/in2
Capture Clock    : count_15_LC_2_4_7/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_15_LC_2_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5740   3197  RISE       1
I__70/I                  LocalMux                       0              5740   3197  RISE       1
I__70/O                  LocalMux                     486              6226   3197  RISE       1
I__71/I                  InMux                          0              6226   3197  RISE       1
I__71/O                  InMux                        382              6609   3197  RISE       1
I__72/I                  CascadeMux                     0              6609   3197  RISE       1
I__72/O                  CascadeMux                     0              6609   3197  RISE       1
count_15_LC_2_4_7/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_15_LC_2_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_2_4_6/lcout
Path End         : count_14_LC_2_4_6/in2
Capture Clock    : count_14_LC_2_4_6/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_14_LC_2_4_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5740   3011  RISE       1
I__74/I                  LocalMux                       0              5740   3011  RISE       1
I__74/O                  LocalMux                     486              6226   3011  RISE       1
I__75/I                  InMux                          0              6226   3011  RISE       1
I__75/O                  InMux                        382              6609   3011  RISE       1
I__76/I                  CascadeMux                     0              6609   3011  RISE       1
I__76/O                  CascadeMux                     0              6609   3011  RISE       1
count_14_LC_2_4_6/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_14_LC_2_4_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_4_5/lcout
Path End         : count_13_LC_2_4_5/in2
Capture Clock    : count_13_LC_2_4_5/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_13_LC_2_4_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5740   2825  RISE       1
I__78/I                  LocalMux                       0              5740   2825  RISE       1
I__78/O                  LocalMux                     486              6226   2825  RISE       1
I__79/I                  InMux                          0              6226   2825  RISE       1
I__79/O                  InMux                        382              6609   2825  RISE       1
I__80/I                  CascadeMux                     0              6609   2825  RISE       1
I__80/O                  CascadeMux                     0              6609   2825  RISE       1
count_13_LC_2_4_5/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_13_LC_2_4_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_4_4/lcout
Path End         : count_12_LC_2_4_4/in2
Capture Clock    : count_12_LC_2_4_4/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_12_LC_2_4_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5740   2639  RISE       1
I__82/I                  LocalMux                       0              5740   2639  RISE       1
I__82/O                  LocalMux                     486              6226   2639  RISE       1
I__83/I                  InMux                          0              6226   2639  RISE       1
I__83/O                  InMux                        382              6609   2639  RISE       1
I__84/I                  CascadeMux                     0              6609   2639  RISE       1
I__84/O                  CascadeMux                     0              6609   2639  RISE       1
count_12_LC_2_4_4/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_12_LC_2_4_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_2_4_3/lcout
Path End         : count_11_LC_2_4_3/in2
Capture Clock    : count_11_LC_2_4_3/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_11_LC_2_4_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5740   2453  RISE       1
I__86/I                  LocalMux                       0              5740   2453  RISE       1
I__86/O                  LocalMux                     486              6226   2453  RISE       1
I__87/I                  InMux                          0              6226   2453  RISE       1
I__87/O                  InMux                        382              6609   2453  RISE       1
I__88/I                  CascadeMux                     0              6609   2453  RISE       1
I__88/O                  CascadeMux                     0              6609   2453  RISE       1
count_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_11_LC_2_4_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_2_4_2/lcout
Path End         : count_10_LC_2_4_2/in2
Capture Clock    : count_10_LC_2_4_2/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_10_LC_2_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5740   2267  RISE       1
I__90/I                  LocalMux                       0              5740   2267  RISE       1
I__90/O                  LocalMux                     486              6226   2267  RISE       1
I__91/I                  InMux                          0              6226   2267  RISE       1
I__91/O                  InMux                        382              6609   2267  RISE       1
I__92/I                  CascadeMux                     0              6609   2267  RISE       1
I__92/O                  CascadeMux                     0              6609   2267  RISE       1
count_10_LC_2_4_2/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_10_LC_2_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_2_4_1/lcout
Path End         : count_9_LC_2_4_1/in2
Capture Clock    : count_9_LC_2_4_1/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_9_LC_2_4_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_2_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5740   2081  RISE       1
I__94/I                 LocalMux                       0              5740   2081  RISE       1
I__94/O                 LocalMux                     486              6226   2081  RISE       1
I__95/I                 InMux                          0              6226   2081  RISE       1
I__95/O                 InMux                        382              6609   2081  RISE       1
I__96/I                 CascadeMux                     0              6609   2081  RISE       1
I__96/O                 CascadeMux                     0              6609   2081  RISE       1
count_9_LC_2_4_1/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_9_LC_2_4_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_2_4_0/lcout
Path End         : count_8_LC_2_4_0/in2
Capture Clock    : count_8_LC_2_4_0/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_8_LC_2_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_2_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1895  RISE       1
I__98/I                 LocalMux                       0              5740   1895  RISE       1
I__98/O                 LocalMux                     486              6226   1895  RISE       1
I__99/I                 InMux                          0              6226   1895  RISE       1
I__99/O                 InMux                        382              6609   1895  RISE       1
I__100/I                CascadeMux                     0              6609   1895  RISE       1
I__100/O                CascadeMux                     0              6609   1895  RISE       1
count_8_LC_2_4_0/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_8_LC_2_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_2_3_7/lcout
Path End         : count_7_LC_2_3_7/in2
Capture Clock    : count_7_LC_2_3_7/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_7_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1419  RISE       1
I__38/I                 LocalMux                       0              5740   1419  RISE       1
I__38/O                 LocalMux                     486              6226   1419  RISE       1
I__39/I                 InMux                          0              6226   1419  RISE       1
I__39/O                 InMux                        382              6609   1419  RISE       1
I__40/I                 CascadeMux                     0              6609   1419  RISE       1
I__40/O                 CascadeMux                     0              6609   1419  RISE       1
count_7_LC_2_3_7/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_7_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_2_3_6/lcout
Path End         : count_6_LC_2_3_6/in2
Capture Clock    : count_6_LC_2_3_6/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_6_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1233  RISE       1
I__42/I                 LocalMux                       0              5740   1233  RISE       1
I__42/O                 LocalMux                     486              6226   1233  RISE       1
I__43/I                 InMux                          0              6226   1233  RISE       1
I__43/O                 InMux                        382              6609   1233  RISE       1
I__44/I                 CascadeMux                     0              6609   1233  RISE       1
I__44/O                 CascadeMux                     0              6609   1233  RISE       1
count_6_LC_2_3_6/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_6_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_3_5/lcout
Path End         : count_5_LC_2_3_5/in2
Capture Clock    : count_5_LC_2_3_5/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_5_LC_2_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1047  RISE       1
I__46/I                 LocalMux                       0              5740   1047  RISE       1
I__46/O                 LocalMux                     486              6226   1047  RISE       1
I__47/I                 InMux                          0              6226   1047  RISE       1
I__47/O                 InMux                        382              6609   1047  RISE       1
I__48/I                 CascadeMux                     0              6609   1047  RISE       1
I__48/O                 CascadeMux                     0              6609   1047  RISE       1
count_5_LC_2_3_5/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_5_LC_2_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_2_3_4/lcout
Path End         : count_4_LC_2_3_4/in2
Capture Clock    : count_4_LC_2_3_4/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_4_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5740    861  RISE       1
I__50/I                 LocalMux                       0              5740    861  RISE       1
I__50/O                 LocalMux                     486              6226    861  RISE       1
I__51/I                 InMux                          0              6226    861  RISE       1
I__51/O                 InMux                        382              6609    861  RISE       1
I__52/I                 CascadeMux                     0              6609    861  RISE       1
I__52/O                 CascadeMux                     0              6609    861  RISE       1
count_4_LC_2_3_4/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_4_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_3_3/lcout
Path End         : count_3_LC_2_3_3/in2
Capture Clock    : count_3_LC_2_3_3/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_3_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5740    675  RISE       1
I__54/I                 LocalMux                       0              5740    675  RISE       1
I__54/O                 LocalMux                     486              6226    675  RISE       1
I__55/I                 InMux                          0              6226    675  RISE       1
I__55/O                 InMux                        382              6609    675  RISE       1
I__56/I                 CascadeMux                     0              6609    675  RISE       1
I__56/O                 CascadeMux                     0              6609    675  RISE       1
count_3_LC_2_3_3/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_3_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_3_2/lcout
Path End         : count_2_LC_2_3_2/in2
Capture Clock    : count_2_LC_2_3_2/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_2_LC_2_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5740    489  RISE       1
I__58/I                 LocalMux                       0              5740    489  RISE       1
I__58/O                 LocalMux                     486              6226    489  RISE       1
I__59/I                 InMux                          0              6226    489  RISE       1
I__59/O                 InMux                        382              6609    489  RISE       1
I__60/I                 CascadeMux                     0              6609    489  RISE       1
I__60/O                 CascadeMux                     0              6609    489  RISE       1
count_2_LC_2_3_2/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_2_LC_2_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_3_1/lcout
Path End         : count_1_LC_2_3_1/in2
Capture Clock    : count_1_LC_2_3_1/clk
Setup Constraint : 7580p
Path slack       : 5368p

Capture Clock Arrival Time (test|SPI_SCK:R#2)    7580
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       4945
- Setup Time                                     -548
---------------------------------------------   ----- 
End-of-path required time (ps)                  11977

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               869
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6609
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_1_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5740    303  RISE       1
I__62/I                 LocalMux                       0              5740    303  RISE       1
I__62/O                 LocalMux                     486              6226    303  RISE       1
I__63/I                 InMux                          0              6226    303  RISE       1
I__63/O                 InMux                        382              6609    303  RISE       1
I__64/I                 CascadeMux                     0              6609    303  RISE       1
I__64/O                 CascadeMux                     0              6609    303  RISE       1
count_1_LC_2_3_1/in2    LogicCell40_SEQ_MODE_1000      0              6609   5368  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_1_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_5_7/lcout
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               7112
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12852
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_23_LC_2_5_7/lcout        LogicCell40_SEQ_MODE_1000    796              5740   +INF  RISE       2
I__107/I                       Odrv4                          0              5740   +INF  RISE       1
I__107/O                       Odrv4                        517              6257   +INF  RISE       1
I__109/I                       Span4Mux_s3_h                  0              6257   +INF  RISE       1
I__109/O                       Span4Mux_s3_h                341              6598   +INF  RISE       1
I__110/I                       LocalMux                       0              6598   +INF  RISE       1
I__110/O                       LocalMux                     486              7084   +INF  RISE       1
I__111/I                       IoInMux                        0              7084   +INF  RISE       1
I__111/O                       IoInMux                      382              7467   +INF  RISE       1
LED_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7467   +INF  RISE       1
LED_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10764   +INF  FALL       1
LED_obuf_iopad/DIN             IO_PAD                         0             10764   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12852   +INF  FALL       1
LED                            test                           0             12852   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_5_7/lcout
Path End         : count_23_LC_2_5_7/in1
Capture Clock    : count_23_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_23_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       2
I__106/I                 LocalMux                       0              5740   1571  FALL       1
I__106/O                 LocalMux                     455              6195   1571  FALL       1
I__108/I                 InMux                          0              6195   1571  FALL       1
I__108/O                 InMux                        320              6516   1571  FALL       1
count_23_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_5_6/lcout
Path End         : count_22_LC_2_5_6/in2
Capture Clock    : count_22_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_22_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__114/I                 LocalMux                       0              5740   1571  FALL       1
I__114/O                 LocalMux                     455              6195   1571  FALL       1
I__115/I                 InMux                          0              6195   1571  FALL       1
I__115/O                 InMux                        320              6516   1571  FALL       1
I__116/I                 CascadeMux                     0              6516   1571  FALL       1
I__116/O                 CascadeMux                     0              6516   1571  FALL       1
count_22_LC_2_5_6/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_22_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_5_5/lcout
Path End         : count_21_LC_2_5_5/in2
Capture Clock    : count_21_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_21_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__118/I                 LocalMux                       0              5740   1571  FALL       1
I__118/O                 LocalMux                     455              6195   1571  FALL       1
I__119/I                 InMux                          0              6195   1571  FALL       1
I__119/O                 InMux                        320              6516   1571  FALL       1
I__120/I                 CascadeMux                     0              6516   1571  FALL       1
I__120/O                 CascadeMux                     0              6516   1571  FALL       1
count_21_LC_2_5_5/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_21_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_2_5_4/lcout
Path End         : count_20_LC_2_5_4/in2
Capture Clock    : count_20_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_20_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__122/I                 LocalMux                       0              5740   1571  FALL       1
I__122/O                 LocalMux                     455              6195   1571  FALL       1
I__123/I                 InMux                          0              6195   1571  FALL       1
I__123/O                 InMux                        320              6516   1571  FALL       1
I__124/I                 CascadeMux                     0              6516   1571  FALL       1
I__124/O                 CascadeMux                     0              6516   1571  FALL       1
count_20_LC_2_5_4/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_20_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_5_3/lcout
Path End         : count_19_LC_2_5_3/in2
Capture Clock    : count_19_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_19_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__126/I                 LocalMux                       0              5740   1571  FALL       1
I__126/O                 LocalMux                     455              6195   1571  FALL       1
I__127/I                 InMux                          0              6195   1571  FALL       1
I__127/O                 InMux                        320              6516   1571  FALL       1
I__128/I                 CascadeMux                     0              6516   1571  FALL       1
I__128/O                 CascadeMux                     0              6516   1571  FALL       1
count_19_LC_2_5_3/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_19_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_5_2/lcout
Path End         : count_18_LC_2_5_2/in2
Capture Clock    : count_18_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_18_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__130/I                 LocalMux                       0              5740   1571  FALL       1
I__130/O                 LocalMux                     455              6195   1571  FALL       1
I__131/I                 InMux                          0              6195   1571  FALL       1
I__131/O                 InMux                        320              6516   1571  FALL       1
I__132/I                 CascadeMux                     0              6516   1571  FALL       1
I__132/O                 CascadeMux                     0              6516   1571  FALL       1
count_18_LC_2_5_2/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_18_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_2_5_1/lcout
Path End         : count_17_LC_2_5_1/in2
Capture Clock    : count_17_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_17_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__134/I                 LocalMux                       0              5740   1571  FALL       1
I__134/O                 LocalMux                     455              6195   1571  FALL       1
I__135/I                 InMux                          0              6195   1571  FALL       1
I__135/O                 InMux                        320              6516   1571  FALL       1
I__136/I                 CascadeMux                     0              6516   1571  FALL       1
I__136/O                 CascadeMux                     0              6516   1571  FALL       1
count_17_LC_2_5_1/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_17_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_5_0/lcout
Path End         : count_16_LC_2_5_0/in2
Capture Clock    : count_16_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_16_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__138/I                 LocalMux                       0              5740   1571  FALL       1
I__138/O                 LocalMux                     455              6195   1571  FALL       1
I__139/I                 InMux                          0              6195   1571  FALL       1
I__139/O                 InMux                        320              6516   1571  FALL       1
I__140/I                 CascadeMux                     0              6516   1571  FALL       1
I__140/O                 CascadeMux                     0              6516   1571  FALL       1
count_16_LC_2_5_0/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_16_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_2_4_7/lcout
Path End         : count_15_LC_2_4_7/in2
Capture Clock    : count_15_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_15_LC_2_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__70/I                  LocalMux                       0              5740   1571  FALL       1
I__70/O                  LocalMux                     455              6195   1571  FALL       1
I__71/I                  InMux                          0              6195   1571  FALL       1
I__71/O                  InMux                        320              6516   1571  FALL       1
I__72/I                  CascadeMux                     0              6516   1571  FALL       1
I__72/O                  CascadeMux                     0              6516   1571  FALL       1
count_15_LC_2_4_7/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_15_LC_2_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_2_4_6/lcout
Path End         : count_14_LC_2_4_6/in2
Capture Clock    : count_14_LC_2_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_14_LC_2_4_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__74/I                  LocalMux                       0              5740   1571  FALL       1
I__74/O                  LocalMux                     455              6195   1571  FALL       1
I__75/I                  InMux                          0              6195   1571  FALL       1
I__75/O                  InMux                        320              6516   1571  FALL       1
I__76/I                  CascadeMux                     0              6516   1571  FALL       1
I__76/O                  CascadeMux                     0              6516   1571  FALL       1
count_14_LC_2_4_6/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_14_LC_2_4_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_4_5/lcout
Path End         : count_13_LC_2_4_5/in2
Capture Clock    : count_13_LC_2_4_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_13_LC_2_4_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__78/I                  LocalMux                       0              5740   1571  FALL       1
I__78/O                  LocalMux                     455              6195   1571  FALL       1
I__79/I                  InMux                          0              6195   1571  FALL       1
I__79/O                  InMux                        320              6516   1571  FALL       1
I__80/I                  CascadeMux                     0              6516   1571  FALL       1
I__80/O                  CascadeMux                     0              6516   1571  FALL       1
count_13_LC_2_4_5/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_13_LC_2_4_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_4_4/lcout
Path End         : count_12_LC_2_4_4/in2
Capture Clock    : count_12_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_12_LC_2_4_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__82/I                  LocalMux                       0              5740   1571  FALL       1
I__82/O                  LocalMux                     455              6195   1571  FALL       1
I__83/I                  InMux                          0              6195   1571  FALL       1
I__83/O                  InMux                        320              6516   1571  FALL       1
I__84/I                  CascadeMux                     0              6516   1571  FALL       1
I__84/O                  CascadeMux                     0              6516   1571  FALL       1
count_12_LC_2_4_4/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_12_LC_2_4_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_2_4_3/lcout
Path End         : count_11_LC_2_4_3/in2
Capture Clock    : count_11_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_11_LC_2_4_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__86/I                  LocalMux                       0              5740   1571  FALL       1
I__86/O                  LocalMux                     455              6195   1571  FALL       1
I__87/I                  InMux                          0              6195   1571  FALL       1
I__87/O                  InMux                        320              6516   1571  FALL       1
I__88/I                  CascadeMux                     0              6516   1571  FALL       1
I__88/O                  CascadeMux                     0              6516   1571  FALL       1
count_11_LC_2_4_3/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_11_LC_2_4_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_2_4_2/lcout
Path End         : count_10_LC_2_4_2/in2
Capture Clock    : count_10_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_10_LC_2_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__90/I                  LocalMux                       0              5740   1571  FALL       1
I__90/O                  LocalMux                     455              6195   1571  FALL       1
I__91/I                  InMux                          0              6195   1571  FALL       1
I__91/O                  InMux                        320              6516   1571  FALL       1
I__92/I                  CascadeMux                     0              6516   1571  FALL       1
I__92/O                  CascadeMux                     0              6516   1571  FALL       1
count_10_LC_2_4_2/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_10_LC_2_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_2_4_1/lcout
Path End         : count_9_LC_2_4_1/in2
Capture Clock    : count_9_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_9_LC_2_4_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_2_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__94/I                 LocalMux                       0              5740   1571  FALL       1
I__94/O                 LocalMux                     455              6195   1571  FALL       1
I__95/I                 InMux                          0              6195   1571  FALL       1
I__95/O                 InMux                        320              6516   1571  FALL       1
I__96/I                 CascadeMux                     0              6516   1571  FALL       1
I__96/O                 CascadeMux                     0              6516   1571  FALL       1
count_9_LC_2_4_1/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_9_LC_2_4_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_2_4_0/lcout
Path End         : count_8_LC_2_4_0/in2
Capture Clock    : count_8_LC_2_4_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_8_LC_2_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_2_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__98/I                 LocalMux                       0              5740   1571  FALL       1
I__98/O                 LocalMux                     455              6195   1571  FALL       1
I__99/I                 InMux                          0              6195   1571  FALL       1
I__99/O                 InMux                        320              6516   1571  FALL       1
I__100/I                CascadeMux                     0              6516   1571  FALL       1
I__100/O                CascadeMux                     0              6516   1571  FALL       1
count_8_LC_2_4_0/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_8_LC_2_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_2_3_7/lcout
Path End         : count_7_LC_2_3_7/in2
Capture Clock    : count_7_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_7_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__38/I                 LocalMux                       0              5740   1571  FALL       1
I__38/O                 LocalMux                     455              6195   1571  FALL       1
I__39/I                 InMux                          0              6195   1571  FALL       1
I__39/O                 InMux                        320              6516   1571  FALL       1
I__40/I                 CascadeMux                     0              6516   1571  FALL       1
I__40/O                 CascadeMux                     0              6516   1571  FALL       1
count_7_LC_2_3_7/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_7_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_2_3_6/lcout
Path End         : count_6_LC_2_3_6/in2
Capture Clock    : count_6_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_6_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__42/I                 LocalMux                       0              5740   1571  FALL       1
I__42/O                 LocalMux                     455              6195   1571  FALL       1
I__43/I                 InMux                          0              6195   1571  FALL       1
I__43/O                 InMux                        320              6516   1571  FALL       1
I__44/I                 CascadeMux                     0              6516   1571  FALL       1
I__44/O                 CascadeMux                     0              6516   1571  FALL       1
count_6_LC_2_3_6/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_6_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_3_5/lcout
Path End         : count_5_LC_2_3_5/in2
Capture Clock    : count_5_LC_2_3_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_5_LC_2_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__46/I                 LocalMux                       0              5740   1571  FALL       1
I__46/O                 LocalMux                     455              6195   1571  FALL       1
I__47/I                 InMux                          0              6195   1571  FALL       1
I__47/O                 InMux                        320              6516   1571  FALL       1
I__48/I                 CascadeMux                     0              6516   1571  FALL       1
I__48/O                 CascadeMux                     0              6516   1571  FALL       1
count_5_LC_2_3_5/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_5_LC_2_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_2_3_4/lcout
Path End         : count_4_LC_2_3_4/in2
Capture Clock    : count_4_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_4_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__50/I                 LocalMux                       0              5740   1571  FALL       1
I__50/O                 LocalMux                     455              6195   1571  FALL       1
I__51/I                 InMux                          0              6195   1571  FALL       1
I__51/O                 InMux                        320              6516   1571  FALL       1
I__52/I                 CascadeMux                     0              6516   1571  FALL       1
I__52/O                 CascadeMux                     0              6516   1571  FALL       1
count_4_LC_2_3_4/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_4_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_3_3/lcout
Path End         : count_3_LC_2_3_3/in2
Capture Clock    : count_3_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_3_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__54/I                 LocalMux                       0              5740   1571  FALL       1
I__54/O                 LocalMux                     455              6195   1571  FALL       1
I__55/I                 InMux                          0              6195   1571  FALL       1
I__55/O                 InMux                        320              6516   1571  FALL       1
I__56/I                 CascadeMux                     0              6516   1571  FALL       1
I__56/O                 CascadeMux                     0              6516   1571  FALL       1
count_3_LC_2_3_3/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_3_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_3_2/lcout
Path End         : count_2_LC_2_3_2/in2
Capture Clock    : count_2_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_2_LC_2_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__58/I                 LocalMux                       0              5740   1571  FALL       1
I__58/O                 LocalMux                     455              6195   1571  FALL       1
I__59/I                 InMux                          0              6195   1571  FALL       1
I__59/O                 InMux                        320              6516   1571  FALL       1
I__60/I                 CascadeMux                     0              6516   1571  FALL       1
I__60/O                 CascadeMux                     0              6516   1571  FALL       1
count_2_LC_2_3_2/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_2_LC_2_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_3_1/lcout
Path End         : count_1_LC_2_3_1/in2
Capture Clock    : count_1_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_1_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__62/I                 LocalMux                       0              5740   1571  FALL       1
I__62/O                 LocalMux                     455              6195   1571  FALL       1
I__63/I                 InMux                          0              6195   1571  FALL       1
I__63/O                 InMux                        320              6516   1571  FALL       1
I__64/I                 CascadeMux                     0              6516   1571  FALL       1
I__64/O                 CascadeMux                     0              6516   1571  FALL       1
count_1_LC_2_3_1/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_1_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_0_LC_2_3_0/in2
Capture Clock    : count_0_LC_2_3_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                               776
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  6516
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__66/I                 LocalMux                       0              5740   1571  FALL       1
I__66/O                 LocalMux                     455              6195   1571  FALL       1
I__67/I                 InMux                          0              6195   1571  FALL       1
I__67/O                 InMux                        320              6516   1571  FALL       1
I__68/I                 CascadeMux                     0              6516   1571  FALL       1
I__68/O                 CascadeMux                     0              6516   1571  FALL       1
count_0_LC_2_3_0/in2    LogicCell40_SEQ_MODE_1000      0              6516   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_5_6/lcout
Path End         : count_23_LC_2_5_7/in3
Capture Clock    : count_23_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_22_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_2_5_6/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__114/I                    LocalMux                       0              5740   1571  FALL       1
I__114/O                    LocalMux                     455              6195   1571  FALL       1
I__115/I                    InMux                          0              6195   1571  FALL       1
I__115/O                    InMux                        320              6516   1571  FALL       1
I__116/I                    CascadeMux                     0              6516   1571  FALL       1
I__116/O                    CascadeMux                     0              6516   1571  FALL       1
count_22_LC_2_5_6/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_22_LC_2_5_6/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       1
I__112/I                    InMux                          0              6712   2088  FALL       1
I__112/O                    InMux                        320              7033   2088  FALL       1
count_23_LC_2_5_7/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_5_5/lcout
Path End         : count_22_LC_2_5_6/in3
Capture Clock    : count_22_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_21_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_2_5_5/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__118/I                    LocalMux                       0              5740   1571  FALL       1
I__118/O                    LocalMux                     455              6195   1571  FALL       1
I__119/I                    InMux                          0              6195   1571  FALL       1
I__119/O                    InMux                        320              6516   1571  FALL       1
I__120/I                    CascadeMux                     0              6516   1571  FALL       1
I__120/O                    CascadeMux                     0              6516   1571  FALL       1
count_21_LC_2_5_5/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_21_LC_2_5_5/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__113/I                    InMux                          0              6712   2088  FALL       1
I__113/O                    InMux                        320              7033   2088  FALL       1
count_22_LC_2_5_6/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_22_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_2_5_4/lcout
Path End         : count_21_LC_2_5_5/in3
Capture Clock    : count_21_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_20_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_2_5_4/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__122/I                    LocalMux                       0              5740   1571  FALL       1
I__122/O                    LocalMux                     455              6195   1571  FALL       1
I__123/I                    InMux                          0              6195   1571  FALL       1
I__123/O                    InMux                        320              6516   1571  FALL       1
I__124/I                    CascadeMux                     0              6516   1571  FALL       1
I__124/O                    CascadeMux                     0              6516   1571  FALL       1
count_20_LC_2_5_4/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_20_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__117/I                    InMux                          0              6712   2088  FALL       1
I__117/O                    InMux                        320              7033   2088  FALL       1
count_21_LC_2_5_5/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_21_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_5_3/lcout
Path End         : count_20_LC_2_5_4/in3
Capture Clock    : count_20_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_19_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_5_3/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__126/I                    LocalMux                       0              5740   1571  FALL       1
I__126/O                    LocalMux                     455              6195   1571  FALL       1
I__127/I                    InMux                          0              6195   1571  FALL       1
I__127/O                    InMux                        320              6516   1571  FALL       1
I__128/I                    CascadeMux                     0              6516   1571  FALL       1
I__128/O                    CascadeMux                     0              6516   1571  FALL       1
count_19_LC_2_5_3/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_19_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__121/I                    InMux                          0              6712   2088  FALL       1
I__121/O                    InMux                        320              7033   2088  FALL       1
count_20_LC_2_5_4/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_20_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_5_2/lcout
Path End         : count_19_LC_2_5_3/in3
Capture Clock    : count_19_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_18_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_5_2/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__130/I                    LocalMux                       0              5740   1571  FALL       1
I__130/O                    LocalMux                     455              6195   1571  FALL       1
I__131/I                    InMux                          0              6195   1571  FALL       1
I__131/O                    InMux                        320              6516   1571  FALL       1
I__132/I                    CascadeMux                     0              6516   1571  FALL       1
I__132/O                    CascadeMux                     0              6516   1571  FALL       1
count_18_LC_2_5_2/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_18_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__125/I                    InMux                          0              6712   2088  FALL       1
I__125/O                    InMux                        320              7033   2088  FALL       1
count_19_LC_2_5_3/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_19_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_2_5_1/lcout
Path End         : count_18_LC_2_5_2/in3
Capture Clock    : count_18_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_17_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_2_5_1/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__134/I                    LocalMux                       0              5740   1571  FALL       1
I__134/O                    LocalMux                     455              6195   1571  FALL       1
I__135/I                    InMux                          0              6195   1571  FALL       1
I__135/O                    InMux                        320              6516   1571  FALL       1
I__136/I                    CascadeMux                     0              6516   1571  FALL       1
I__136/O                    CascadeMux                     0              6516   1571  FALL       1
count_17_LC_2_5_1/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_17_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__129/I                    InMux                          0              6712   2088  FALL       1
I__129/O                    InMux                        320              7033   2088  FALL       1
count_18_LC_2_5_2/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_18_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_5_0/lcout
Path End         : count_17_LC_2_5_1/in3
Capture Clock    : count_17_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_16_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_5_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__138/I                    LocalMux                       0              5740   1571  FALL       1
I__138/O                    LocalMux                     455              6195   1571  FALL       1
I__139/I                    InMux                          0              6195   1571  FALL       1
I__139/O                    InMux                        320              6516   1571  FALL       1
I__140/I                    CascadeMux                     0              6516   1571  FALL       1
I__140/O                    CascadeMux                     0              6516   1571  FALL       1
count_16_LC_2_5_0/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_16_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__133/I                    InMux                          0              6712   2088  FALL       1
I__133/O                    InMux                        320              7033   2088  FALL       1
count_17_LC_2_5_1/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_17_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_2_4_6/lcout
Path End         : count_15_LC_2_4_7/in3
Capture Clock    : count_15_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_14_LC_2_4_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_2_4_6/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__74/I                     LocalMux                       0              5740   1571  FALL       1
I__74/O                     LocalMux                     455              6195   1571  FALL       1
I__75/I                     InMux                          0              6195   1571  FALL       1
I__75/O                     InMux                        320              6516   1571  FALL       1
I__76/I                     CascadeMux                     0              6516   1571  FALL       1
I__76/O                     CascadeMux                     0              6516   1571  FALL       1
count_14_LC_2_4_6/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_14_LC_2_4_6/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__69/I                     InMux                          0              6712   2088  FALL       1
I__69/O                     InMux                        320              7033   2088  FALL       1
count_15_LC_2_4_7/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_15_LC_2_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_4_5/lcout
Path End         : count_14_LC_2_4_6/in3
Capture Clock    : count_14_LC_2_4_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_13_LC_2_4_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_4_5/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__78/I                     LocalMux                       0              5740   1571  FALL       1
I__78/O                     LocalMux                     455              6195   1571  FALL       1
I__79/I                     InMux                          0              6195   1571  FALL       1
I__79/O                     InMux                        320              6516   1571  FALL       1
I__80/I                     CascadeMux                     0              6516   1571  FALL       1
I__80/O                     CascadeMux                     0              6516   1571  FALL       1
count_13_LC_2_4_5/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_13_LC_2_4_5/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__73/I                     InMux                          0              6712   2088  FALL       1
I__73/O                     InMux                        320              7033   2088  FALL       1
count_14_LC_2_4_6/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_14_LC_2_4_6/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_4_4/lcout
Path End         : count_13_LC_2_4_5/in3
Capture Clock    : count_13_LC_2_4_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_12_LC_2_4_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_4_4/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__82/I                     LocalMux                       0              5740   1571  FALL       1
I__82/O                     LocalMux                     455              6195   1571  FALL       1
I__83/I                     InMux                          0              6195   1571  FALL       1
I__83/O                     InMux                        320              6516   1571  FALL       1
I__84/I                     CascadeMux                     0              6516   1571  FALL       1
I__84/O                     CascadeMux                     0              6516   1571  FALL       1
count_12_LC_2_4_4/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_12_LC_2_4_4/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__77/I                     InMux                          0              6712   2088  FALL       1
I__77/O                     InMux                        320              7033   2088  FALL       1
count_13_LC_2_4_5/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_13_LC_2_4_5/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_2_4_3/lcout
Path End         : count_12_LC_2_4_4/in3
Capture Clock    : count_12_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_11_LC_2_4_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_2_4_3/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__86/I                     LocalMux                       0              5740   1571  FALL       1
I__86/O                     LocalMux                     455              6195   1571  FALL       1
I__87/I                     InMux                          0              6195   1571  FALL       1
I__87/O                     InMux                        320              6516   1571  FALL       1
I__88/I                     CascadeMux                     0              6516   1571  FALL       1
I__88/O                     CascadeMux                     0              6516   1571  FALL       1
count_11_LC_2_4_3/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_11_LC_2_4_3/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__81/I                     InMux                          0              6712   2088  FALL       1
I__81/O                     InMux                        320              7033   2088  FALL       1
count_12_LC_2_4_4/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_12_LC_2_4_4/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_2_4_2/lcout
Path End         : count_11_LC_2_4_3/in3
Capture Clock    : count_11_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_10_LC_2_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_2_4_2/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__90/I                     LocalMux                       0              5740   1571  FALL       1
I__90/O                     LocalMux                     455              6195   1571  FALL       1
I__91/I                     InMux                          0              6195   1571  FALL       1
I__91/O                     InMux                        320              6516   1571  FALL       1
I__92/I                     CascadeMux                     0              6516   1571  FALL       1
I__92/O                     CascadeMux                     0              6516   1571  FALL       1
count_10_LC_2_4_2/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_10_LC_2_4_2/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__85/I                     InMux                          0              6712   2088  FALL       1
I__85/O                     InMux                        320              7033   2088  FALL       1
count_11_LC_2_4_3/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_11_LC_2_4_3/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_2_4_1/lcout
Path End         : count_10_LC_2_4_2/in3
Capture Clock    : count_10_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_9_LC_2_4_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_2_4_1/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__94/I                    LocalMux                       0              5740   1571  FALL       1
I__94/O                    LocalMux                     455              6195   1571  FALL       1
I__95/I                    InMux                          0              6195   1571  FALL       1
I__95/O                    InMux                        320              6516   1571  FALL       1
I__96/I                    CascadeMux                     0              6516   1571  FALL       1
I__96/O                    CascadeMux                     0              6516   1571  FALL       1
count_9_LC_2_4_1/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_9_LC_2_4_1/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__89/I                    InMux                          0              6712   2088  FALL       1
I__89/O                    InMux                        320              7033   2088  FALL       1
count_10_LC_2_4_2/in3      LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_10_LC_2_4_2/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_2_4_0/lcout
Path End         : count_9_LC_2_4_1/in3
Capture Clock    : count_9_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_8_LC_2_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_2_4_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__98/I                    LocalMux                       0              5740   1571  FALL       1
I__98/O                    LocalMux                     455              6195   1571  FALL       1
I__99/I                    InMux                          0              6195   1571  FALL       1
I__99/O                    InMux                        320              6516   1571  FALL       1
I__100/I                   CascadeMux                     0              6516   1571  FALL       1
I__100/O                   CascadeMux                     0              6516   1571  FALL       1
count_8_LC_2_4_0/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_8_LC_2_4_0/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__93/I                    InMux                          0              6712   2088  FALL       1
I__93/O                    InMux                        320              7033   2088  FALL       1
count_9_LC_2_4_1/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_9_LC_2_4_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_2_3_6/lcout
Path End         : count_7_LC_2_3_7/in3
Capture Clock    : count_7_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_6_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__42/I                    LocalMux                       0              5740   1571  FALL       1
I__42/O                    LocalMux                     455              6195   1571  FALL       1
I__43/I                    InMux                          0              6195   1571  FALL       1
I__43/O                    InMux                        320              6516   1571  FALL       1
I__44/I                    CascadeMux                     0              6516   1571  FALL       1
I__44/O                    CascadeMux                     0              6516   1571  FALL       1
count_6_LC_2_3_6/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_6_LC_2_3_6/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__37/I                    InMux                          0              6712   2088  FALL       1
I__37/O                    InMux                        320              7033   2088  FALL       1
count_7_LC_2_3_7/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_7_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_3_5/lcout
Path End         : count_6_LC_2_3_6/in3
Capture Clock    : count_6_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_5_LC_2_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_3_5/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__46/I                    LocalMux                       0              5740   1571  FALL       1
I__46/O                    LocalMux                     455              6195   1571  FALL       1
I__47/I                    InMux                          0              6195   1571  FALL       1
I__47/O                    InMux                        320              6516   1571  FALL       1
I__48/I                    CascadeMux                     0              6516   1571  FALL       1
I__48/O                    CascadeMux                     0              6516   1571  FALL       1
count_5_LC_2_3_5/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_5_LC_2_3_5/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__41/I                    InMux                          0              6712   2088  FALL       1
I__41/O                    InMux                        320              7033   2088  FALL       1
count_6_LC_2_3_6/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_6_LC_2_3_6/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_2_3_4/lcout
Path End         : count_5_LC_2_3_5/in3
Capture Clock    : count_5_LC_2_3_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_4_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_2_3_4/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__50/I                    LocalMux                       0              5740   1571  FALL       1
I__50/O                    LocalMux                     455              6195   1571  FALL       1
I__51/I                    InMux                          0              6195   1571  FALL       1
I__51/O                    InMux                        320              6516   1571  FALL       1
I__52/I                    CascadeMux                     0              6516   1571  FALL       1
I__52/O                    CascadeMux                     0              6516   1571  FALL       1
count_4_LC_2_3_4/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_4_LC_2_3_4/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__45/I                    InMux                          0              6712   2088  FALL       1
I__45/O                    InMux                        320              7033   2088  FALL       1
count_5_LC_2_3_5/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_5_LC_2_3_5/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_3_3/lcout
Path End         : count_4_LC_2_3_4/in3
Capture Clock    : count_4_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_3_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_3_3/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__54/I                    LocalMux                       0              5740   1571  FALL       1
I__54/O                    LocalMux                     455              6195   1571  FALL       1
I__55/I                    InMux                          0              6195   1571  FALL       1
I__55/O                    InMux                        320              6516   1571  FALL       1
I__56/I                    CascadeMux                     0              6516   1571  FALL       1
I__56/O                    CascadeMux                     0              6516   1571  FALL       1
count_3_LC_2_3_3/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_3_LC_2_3_3/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__49/I                    InMux                          0              6712   2088  FALL       1
I__49/O                    InMux                        320              7033   2088  FALL       1
count_4_LC_2_3_4/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_4_LC_2_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_3_2/lcout
Path End         : count_3_LC_2_3_3/in3
Capture Clock    : count_3_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_2_LC_2_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__58/I                    LocalMux                       0              5740   1571  FALL       1
I__58/O                    LocalMux                     455              6195   1571  FALL       1
I__59/I                    InMux                          0              6195   1571  FALL       1
I__59/O                    InMux                        320              6516   1571  FALL       1
I__60/I                    CascadeMux                     0              6516   1571  FALL       1
I__60/O                    CascadeMux                     0              6516   1571  FALL       1
count_2_LC_2_3_2/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_2_LC_2_3_2/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__53/I                    InMux                          0              6712   2088  FALL       1
I__53/O                    InMux                        320              7033   2088  FALL       1
count_3_LC_2_3_3/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_3_LC_2_3_3/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_3_1/lcout
Path End         : count_2_LC_2_3_2/in3
Capture Clock    : count_2_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_1_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_3_1/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__62/I                    LocalMux                       0              5740   1571  FALL       1
I__62/O                    LocalMux                     455              6195   1571  FALL       1
I__63/I                    InMux                          0              6195   1571  FALL       1
I__63/O                    InMux                        320              6516   1571  FALL       1
I__64/I                    CascadeMux                     0              6516   1571  FALL       1
I__64/O                    CascadeMux                     0              6516   1571  FALL       1
count_1_LC_2_3_1/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_1_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__57/I                    InMux                          0              6712   2088  FALL       1
I__57/O                    InMux                        320              7033   2088  FALL       1
count_2_LC_2_3_2/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_2_LC_2_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_3_0/lcout
Path End         : count_1_LC_2_3_1/in3
Capture Clock    : count_1_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1293
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7033
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_0_LC_2_3_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__66/I                    LocalMux                       0              5740   1571  FALL       1
I__66/O                    LocalMux                     455              6195   1571  FALL       1
I__67/I                    InMux                          0              6195   1571  FALL       1
I__67/O                    InMux                        320              6516   1571  FALL       1
I__68/I                    CascadeMux                     0              6516   1571  FALL       1
I__68/O                    CascadeMux                     0              6516   1571  FALL       1
count_0_LC_2_3_0/in2       LogicCell40_SEQ_MODE_1000      0              6516   2088  FALL       1
count_0_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_1000    196              6712   2088  FALL       2
I__61/I                    InMux                          0              6712   2088  FALL       1
I__61/O                    InMux                        320              7033   2088  FALL       1
count_1_LC_2_3_1/in3       LogicCell40_SEQ_MODE_1000      0              7033   2088  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_1_LC_2_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_2_4_7/lcout
Path End         : count_16_LC_2_5_0/in3
Capture Clock    : count_16_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1551
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7291
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_15_LC_2_4_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_2_4_7/lcout         LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__70/I                         LocalMux                       0              5740   1571  FALL       1
I__70/O                         LocalMux                     455              6195   1571  FALL       1
I__71/I                         InMux                          0              6195   1571  FALL       1
I__71/O                         InMux                        320              6516   1571  FALL       1
I__72/I                         CascadeMux                     0              6516   1571  FALL       1
I__72/O                         CascadeMux                     0              6516   1571  FALL       1
count_15_LC_2_4_7/in2           LogicCell40_SEQ_MODE_1000      0              6516   2346  FALL       1
count_15_LC_2_4_7/carryout      LogicCell40_SEQ_MODE_1000    196              6712   2346  FALL       1
IN_MUX_bfv_2_5_0_/carryinitin   ICE_CARRY_IN_MUX               0              6712   2346  FALL       1
IN_MUX_bfv_2_5_0_/carryinitout  ICE_CARRY_IN_MUX             258              6971   2346  FALL       2
I__137/I                        InMux                          0              6971   2346  FALL       1
I__137/O                        InMux                        320              7291   2346  FALL       1
count_16_LC_2_5_0/in3           LogicCell40_SEQ_MODE_1000      0              7291   2346  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_16_LC_2_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_2_3_7/lcout
Path End         : count_8_LC_2_4_0/in3
Capture Clock    : count_8_LC_2_4_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      4945
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  4945

Launch Clock Arrival Time (test|SPI_SCK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      4945
+ Clock To Q                                    796
+ Data Path Delay                              1551
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  7291
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__105/I                                        ClkMux                         0              4490  RISE       1
I__105/O                                        ClkMux                       455              4945  RISE       1
count_7_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_2_3_7/lcout          LogicCell40_SEQ_MODE_1000    796              5740   1571  FALL       1
I__38/I                         LocalMux                       0              5740   1571  FALL       1
I__38/O                         LocalMux                     455              6195   1571  FALL       1
I__39/I                         InMux                          0              6195   1571  FALL       1
I__39/O                         InMux                        320              6516   1571  FALL       1
I__40/I                         CascadeMux                     0              6516   1571  FALL       1
I__40/O                         CascadeMux                     0              6516   1571  FALL       1
count_7_LC_2_3_7/in2            LogicCell40_SEQ_MODE_1000      0              6516   2346  FALL       1
count_7_LC_2_3_7/carryout       LogicCell40_SEQ_MODE_1000    196              6712   2346  FALL       1
IN_MUX_bfv_2_4_0_/carryinitin   ICE_CARRY_IN_MUX               0              6712   2346  FALL       1
IN_MUX_bfv_2_4_0_/carryinitout  ICE_CARRY_IN_MUX             258              6971   2346  FALL       2
I__97/I                         InMux                          0              6971   2346  FALL       1
I__97/O                         InMux                        320              7291   2346  FALL       1
count_8_LC_2_4_0/in3            LogicCell40_SEQ_MODE_1000      0              7291   2346  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__104/I                                        ClkMux                         0              4490  RISE       1
I__104/O                                        ClkMux                       455              4945  RISE       1
count_8_LC_2_4_0/clk                            LogicCell40_SEQ_MODE_1000      0              4945  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_5_7/lcout
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (test|SPI_SCK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       4945
+ Clock To Q                                     796
+ Data Path Delay                               7112
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  12852
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         test                           0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__33/I                                         Odrv12                         0              1420  RISE       1
I__33/O                                         Odrv12                       724              2143  RISE       1
I__34/I                                         Span12Mux_s5_h                 0              2143  RISE       1
I__34/O                                         Span12Mux_s5_h               341              2484  RISE       1
I__35/I                                         LocalMux                       0              2484  RISE       1
I__35/O                                         LocalMux                     486              2970  RISE       1
I__36/I                                         IoInMux                        0              2970  RISE       1
I__36/O                                         IoInMux                      382              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3353  RISE       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4262  RISE      24
I__101/I                                        gio2CtrlBuf                    0              4262  RISE       1
I__101/O                                        gio2CtrlBuf                    0              4262  RISE       1
I__102/I                                        GlobalMux                      0              4262  RISE       1
I__102/O                                        GlobalMux                    227              4490  RISE       1
I__103/I                                        ClkMux                         0              4490  RISE       1
I__103/O                                        ClkMux                       455              4945  RISE       1
count_23_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              4945  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_23_LC_2_5_7/lcout        LogicCell40_SEQ_MODE_1000    796              5740   +INF  RISE       2
I__107/I                       Odrv4                          0              5740   +INF  RISE       1
I__107/O                       Odrv4                        517              6257   +INF  RISE       1
I__109/I                       Span4Mux_s3_h                  0              6257   +INF  RISE       1
I__109/O                       Span4Mux_s3_h                341              6598   +INF  RISE       1
I__110/I                       LocalMux                       0              6598   +INF  RISE       1
I__110/O                       LocalMux                     486              7084   +INF  RISE       1
I__111/I                       IoInMux                        0              7084   +INF  RISE       1
I__111/O                       IoInMux                      382              7467   +INF  RISE       1
LED_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7467   +INF  RISE       1
LED_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10764   +INF  FALL       1
LED_obuf_iopad/DIN             IO_PAD                         0             10764   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12852   +INF  FALL       1
LED                            test                           0             12852   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

