// Seed: 1019815863
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2
);
  assign {1, 1} = "";
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri1  id_3,
    output logic id_4,
    output logic id_5,
    input  logic id_6,
    input  tri   id_7,
    input  wire  id_8,
    input  tri   id_9,
    input  wire  id_10,
    output tri0  id_11
);
  always @(posedge id_8) begin
    id_5 <= id_6;
    id_4 = 1'b0;
  end
  module_0(
      id_10, id_10, id_8
  );
  assign id_4#(.id_0(1)) = id_6;
  wire id_13;
endmodule
