/* automatically generated by rust-bindgen 0.69.1 */

pub const CONFIG_CLOCK_FREQUENCY: u32 = 57120000;
pub const CONFIG_CPU_RESET_ADDR: u32 = 0;
pub const CONFIG_CPU_COUNT: u32 = 1;
pub const CONFIG_CPU_ISA: &[u8; 15] = b"rv32i2p0_mafdc\0";
pub const CONFIG_CPU_MMU: &[u8; 5] = b"sv32\0";
pub const CONFIG_CPU_DCACHE_SIZE: u32 = 4096;
pub const CONFIG_CPU_DCACHE_WAYS: u32 = 1;
pub const CONFIG_CPU_DCACHE_BLOCK_SIZE: u32 = 64;
pub const CONFIG_CPU_ICACHE_SIZE: u32 = 4096;
pub const CONFIG_CPU_ICACHE_WAYS: u32 = 1;
pub const CONFIG_CPU_ICACHE_BLOCK_SIZE: u32 = 64;
pub const CONFIG_CPU_DTLB_SIZE: u32 = 4;
pub const CONFIG_CPU_DTLB_WAYS: u32 = 4;
pub const CONFIG_CPU_ITLB_SIZE: u32 = 4;
pub const CONFIG_CPU_ITLB_WAYS: u32 = 4;
pub const CONFIG_CPU_HUMAN_NAME: &[u8; 22] = b"VexRiscv SMP-STANDARD\0";
pub const CONFIG_CPU_NOP: &[u8; 4] = b"nop\0";
pub const DEPLOYMENT_PLATFORM: &[u8; 9] = b"openfpga\0";
pub const DEPLOYMENT_TARGET: &[u8; 7] = b"pocket\0";
pub const ROM_BOOT_ADDRESS: u32 = 1073741824;
pub const VIDEO_FRAMEBUFFER_BASE: u32 = 1086324736;
pub const VIDEO_FRAMEBUFFER_HRES: u32 = 266;
pub const VIDEO_FRAMEBUFFER_VRES: u32 = 240;
pub const VIDEO_FRAMEBUFFER_DEPTH: u32 = 16;
pub const MAX_DISPLAY_WIDTH: u32 = 266;
pub const MAX_DISPLAY_HEIGHT: u32 = 240;
pub const CONFIG_CSR_DATA_WIDTH: u32 = 32;
pub const CONFIG_CSR_ALIGNMENT: u32 = 32;
pub const CONFIG_BUS_STANDARD: &[u8; 9] = b"WISHBONE\0";
pub const CONFIG_BUS_DATA_WIDTH: u32 = 32;
pub const CONFIG_BUS_ADDRESS_WIDTH: u32 = 32;
pub const CONFIG_BUS_BURSTING: u32 = 0;
pub const CONFIG_CPU_INTERRUPTS: u32 = 3;
pub const TIMER0_INTERRUPT: u32 = 1;
pub const UART_INTERRUPT: u32 = 2;
