/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2018.12.01 Build: release Linux 64-bit                      */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/ctype.css -t h  */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr        */
/*    -I/home/kinjal/pen_src/asic3/elba/verif/common/csr_gen               */
/*    -I/home/kinjal/pen_src/asic3/elba/design/common -O                   */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr        */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic3/elba/design/common/csr_rdintr.csr.pp      */
/*    /home/kinjal/pen_src/asic3/elba/design/common/csr_scratch.csr.pp     */
/*    /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr         */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr        */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr     */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvm.gcsr     */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/ctype.css       */
/*                                                                         */
/* Generated on: Fri May  1 21:26:26 2020                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _PXB_H_
#define _PXB_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: elb_pxb_csr                               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2271 */
/* Register: elb_pxb_csr.base                                              */
#define ELB_PXB_CSR_BASE_ADDRESS 0x0
#define ELB_PXB_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: elb_pxb_csr.rdintr                                            */
#define ELB_PXB_CSR_RDINTR_ADDRESS 0x1
#define ELB_PXB_CSR_RDINTR_BYTE_ADDRESS 0x4
/* Wide Memory: elb_pxb_csr.dhs_itr_pcihdrt                                */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ADDRESS 0x2000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_BYTE_ADDRESS 0x8000
/* Wide Register: elb_pxb_csr.dhs_itr_pcihdrt.entry                        */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ADDRESS 0x2000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_BYTE_ADDRESS 0x8000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_COUNT 0x800
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_pcihdrt.entry.entry_0_4                   */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_ADDRESS 0x2000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x8000
/* Register: elb_pxb_csr.dhs_itr_pcihdrt.entry.entry_1_4                   */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ADDRESS 0x2001
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x8004
/* Register: elb_pxb_csr.dhs_itr_pcihdrt.entry.entry_2_4                   */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ADDRESS 0x2002
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x8008
/* Register: elb_pxb_csr.dhs_itr_pcihdrt.entry.entry_3_4                   */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_ADDRESS 0x2003
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x800c
/* Wide Memory: elb_pxb_csr.dhs_itr_portmap                                */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ADDRESS 0x4000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_BYTE_ADDRESS 0x10000
/* Wide Register: elb_pxb_csr.dhs_itr_portmap.entry                        */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ADDRESS 0x4000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_BYTE_ADDRESS 0x10000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_portmap.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_ADDRESS 0x4000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x10000
/* Register: elb_pxb_csr.dhs_itr_portmap.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ADDRESS 0x4001
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x10004
/* Wide Memory: elb_pxb_csr.dhs_tgt_pmt                                    */
#define ELB_PXB_CSR_DHS_TGT_PMT_ADDRESS 0x6000
#define ELB_PXB_CSR_DHS_TGT_PMT_BYTE_ADDRESS 0x18000
/* Wide Register: elb_pxb_csr.dhs_tgt_pmt.entry                            */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ADDRESS 0x6000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_BYTE_ADDRESS 0x18000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_COUNT 0x400
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_0_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_ADDRESS 0x6000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x18000
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_1_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_ADDRESS 0x6001
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x18004
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_2_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_ADDRESS 0x6002
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x18008
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_3_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_ADDRESS 0x6003
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x1800c
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_4_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_ADDRESS 0x6004
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x18010
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_5_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_ADDRESS 0x6005
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x18014
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_6_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_ADDRESS 0x6006
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x18018
/* Register: elb_pxb_csr.dhs_tgt_pmt.entry.entry_7_8                       */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_ADDRESS 0x6007
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x1801c
/* Wide Memory: elb_pxb_csr.dhs_tgt_pmr                                    */
#define ELB_PXB_CSR_DHS_TGT_PMR_ADDRESS 0x8000
#define ELB_PXB_CSR_DHS_TGT_PMR_BYTE_ADDRESS 0x20000
/* Wide Register: elb_pxb_csr.dhs_tgt_pmr.entry                            */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ADDRESS 0x8000
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_BYTE_ADDRESS 0x20000
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_COUNT 0x400
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_pmr.entry.entry_0_4                       */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ADDRESS 0x8000
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x20000
/* Register: elb_pxb_csr.dhs_tgt_pmr.entry.entry_1_4                       */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ADDRESS 0x8001
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x20004
/* Register: elb_pxb_csr.dhs_tgt_pmr.entry.entry_2_4                       */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ADDRESS 0x8002
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x20008
/* Register: elb_pxb_csr.dhs_tgt_pmr.entry.entry_3_4                       */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ADDRESS 0x8003
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x2000c
/* Wide Memory: elb_pxb_csr.dhs_tgt_prt                                    */
#define ELB_PXB_CSR_DHS_TGT_PRT_ADDRESS 0xc000
#define ELB_PXB_CSR_DHS_TGT_PRT_BYTE_ADDRESS 0x30000
/* Wide Register: elb_pxb_csr.dhs_tgt_prt.entry                            */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ADDRESS 0xc000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_BYTE_ADDRESS 0x30000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_COUNT 0x1000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_INDEX_MAX 0xfff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_prt.entry.entry_0_4                       */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ADDRESS 0xc000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x30000
/* Register: elb_pxb_csr.dhs_tgt_prt.entry.entry_1_4                       */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ADDRESS 0xc001
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x30004
/* Register: elb_pxb_csr.dhs_tgt_prt.entry.entry_2_4                       */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ADDRESS 0xc002
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x30008
/* Register: elb_pxb_csr.dhs_tgt_prt.entry.entry_3_4                       */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_ADDRESS 0xc003
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x3000c
/* Wide Memory: elb_pxb_csr.dhs_tgt_rxcrbfr0                               */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ADDRESS 0x10000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_BYTE_ADDRESS 0x40000
/* Wide Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry                       */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ADDRESS 0x10000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_BYTE_ADDRESS 0x40000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_COUNT 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_0_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_ADDRESS 0x10000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x40000
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_1_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_ADDRESS 0x10001
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x40004
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_2_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_ADDRESS 0x10002
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x40008
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_3_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_ADDRESS 0x10003
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x4000c
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_4_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ADDRESS 0x10004
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x40010
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_5_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_ADDRESS 0x10005
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x40014
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_6_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_ADDRESS 0x10006
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x40018
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr0.entry.entry_7_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_ADDRESS 0x10007
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x4001c
/* Wide Memory: elb_pxb_csr.dhs_tgt_rxcrbfr1                               */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ADDRESS 0x12000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_BYTE_ADDRESS 0x48000
/* Wide Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry                       */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ADDRESS 0x12000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_BYTE_ADDRESS 0x48000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_COUNT 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_0_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_ADDRESS 0x12000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x48000
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_1_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_ADDRESS 0x12001
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x48004
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_2_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_ADDRESS 0x12002
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x48008
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_3_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_ADDRESS 0x12003
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x4800c
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_4_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ADDRESS 0x12004
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x48010
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_5_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_ADDRESS 0x12005
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x48014
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_6_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_ADDRESS 0x12006
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x48018
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr1.entry.entry_7_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_ADDRESS 0x12007
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x4801c
/* Wide Memory: elb_pxb_csr.dhs_tgt_rxcrbfr2                               */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ADDRESS 0x14000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_BYTE_ADDRESS 0x50000
/* Wide Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry                       */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ADDRESS 0x14000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_BYTE_ADDRESS 0x50000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_COUNT 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_0_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_ADDRESS 0x14000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x50000
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_1_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_ADDRESS 0x14001
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x50004
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_2_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_ADDRESS 0x14002
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x50008
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_3_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_ADDRESS 0x14003
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x5000c
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_4_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ADDRESS 0x14004
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x50010
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_5_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_ADDRESS 0x14005
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x50014
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_6_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_ADDRESS 0x14006
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x50018
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr2.entry.entry_7_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_ADDRESS 0x14007
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x5001c
/* Wide Memory: elb_pxb_csr.dhs_tgt_rxcrbfr3                               */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ADDRESS 0x16000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_BYTE_ADDRESS 0x58000
/* Wide Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry                       */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ADDRESS 0x16000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_BYTE_ADDRESS 0x58000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_COUNT 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_0_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_ADDRESS 0x16000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x58000
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_1_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_ADDRESS 0x16001
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x58004
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_2_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_ADDRESS 0x16002
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x58008
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_3_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_ADDRESS 0x16003
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x5800c
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_4_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ADDRESS 0x16004
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x58010
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_5_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_ADDRESS 0x16005
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x58014
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_6_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_ADDRESS 0x16006
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x58018
/* Register: elb_pxb_csr.dhs_tgt_rxcrbfr3.entry.entry_7_8                  */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_ADDRESS 0x16007
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x5801c
/* Memory: elb_pxb_csr.dhs_tgt_rxinfo                                      */
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ADDRESS 0x18000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_BYTE_ADDRESS 0x60000
/* Register: elb_pxb_csr.dhs_tgt_rxinfo.entry                              */
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ADDRESS 0x18000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_BYTE_ADDRESS 0x60000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_COUNT 0x400
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: elb_pxb_csr.dhs_tgt_cplst                                  */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ADDRESS 0x18400
#define ELB_PXB_CSR_DHS_TGT_CPLST_BYTE_ADDRESS 0x61000
/* Wide Register: elb_pxb_csr.dhs_tgt_cplst.entry                          */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ADDRESS 0x18400
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_BYTE_ADDRESS 0x61000
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_cplst.entry.entry_0_4                     */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_ADDRESS 0x18400
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x61000
/* Register: elb_pxb_csr.dhs_tgt_cplst.entry.entry_1_4                     */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_ADDRESS 0x18401
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x61004
/* Register: elb_pxb_csr.dhs_tgt_cplst.entry.entry_2_4                     */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_ADDRESS 0x18402
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x61008
/* Register: elb_pxb_csr.dhs_tgt_cplst.entry.entry_3_4                     */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ADDRESS 0x18403
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x6100c
/* Wide Memory: elb_pxb_csr.dhs_tgt_romask                                 */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ADDRESS 0x18600
#define ELB_PXB_CSR_DHS_TGT_ROMASK_BYTE_ADDRESS 0x61800
/* Wide Register: elb_pxb_csr.dhs_tgt_romask.entry                         */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ADDRESS 0x18600
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_BYTE_ADDRESS 0x61800
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_romask.entry.entry_0_2                    */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_ADDRESS 0x18600
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x61800
/* Register: elb_pxb_csr.dhs_tgt_romask.entry.entry_1_2                    */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ADDRESS 0x18601
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x61804
/* Wide Memory: elb_pxb_csr.dhs_tgt_aximst0                                */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ADDRESS 0x18800
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_BYTE_ADDRESS 0x62000
/* Wide Register: elb_pxb_csr.dhs_tgt_aximst0.entry                        */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ADDRESS 0x18800
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_BYTE_ADDRESS 0x62000
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_0_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_ADDRESS 0x18800
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x62000
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_1_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_ADDRESS 0x18801
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x62004
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_2_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_ADDRESS 0x18802
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x62008
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_3_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_ADDRESS 0x18803
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6200c
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_4_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ADDRESS 0x18804
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x62010
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_5_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_ADDRESS 0x18805
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x62014
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_6_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_ADDRESS 0x18806
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x62018
/* Register: elb_pxb_csr.dhs_tgt_aximst0.entry.entry_7_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_ADDRESS 0x18807
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6201c
/* Wide Memory: elb_pxb_csr.dhs_tgt_aximst1                                */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ADDRESS 0x18c00
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_BYTE_ADDRESS 0x63000
/* Wide Register: elb_pxb_csr.dhs_tgt_aximst1.entry                        */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ADDRESS 0x18c00
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_BYTE_ADDRESS 0x63000
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_0_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_ADDRESS 0x18c00
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x63000
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_1_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_ADDRESS 0x18c01
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x63004
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_2_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_ADDRESS 0x18c02
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x63008
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_3_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_ADDRESS 0x18c03
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6300c
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_4_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ADDRESS 0x18c04
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x63010
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_5_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_ADDRESS 0x18c05
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x63014
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_6_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_ADDRESS 0x18c06
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x63018
/* Register: elb_pxb_csr.dhs_tgt_aximst1.entry.entry_7_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_ADDRESS 0x18c07
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6301c
/* Wide Memory: elb_pxb_csr.dhs_tgt_aximst2                                */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ADDRESS 0x19000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_BYTE_ADDRESS 0x64000
/* Wide Register: elb_pxb_csr.dhs_tgt_aximst2.entry                        */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ADDRESS 0x19000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_BYTE_ADDRESS 0x64000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_0_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_ADDRESS 0x19000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x64000
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_1_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_ADDRESS 0x19001
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x64004
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_2_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_ADDRESS 0x19002
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x64008
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_3_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_ADDRESS 0x19003
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6400c
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_4_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ADDRESS 0x19004
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x64010
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_5_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_ADDRESS 0x19005
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x64014
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_6_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_ADDRESS 0x19006
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x64018
/* Register: elb_pxb_csr.dhs_tgt_aximst2.entry.entry_7_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_ADDRESS 0x19007
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6401c
/* Wide Memory: elb_pxb_csr.dhs_tgt_aximst3                                */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ADDRESS 0x19400
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_BYTE_ADDRESS 0x65000
/* Wide Register: elb_pxb_csr.dhs_tgt_aximst3.entry                        */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ADDRESS 0x19400
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_BYTE_ADDRESS 0x65000
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_0_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_ADDRESS 0x19400
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x65000
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_1_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_ADDRESS 0x19401
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x65004
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_2_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_ADDRESS 0x19402
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x65008
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_3_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_ADDRESS 0x19403
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6500c
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_4_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ADDRESS 0x19404
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x65010
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_5_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_ADDRESS 0x19405
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x65014
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_6_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_ADDRESS 0x19406
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x65018
/* Register: elb_pxb_csr.dhs_tgt_aximst3.entry.entry_7_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_ADDRESS 0x19407
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6501c
/* Wide Memory: elb_pxb_csr.dhs_tgt_aximst4                                */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ADDRESS 0x19800
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_BYTE_ADDRESS 0x66000
/* Wide Register: elb_pxb_csr.dhs_tgt_aximst4.entry                        */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ADDRESS 0x19800
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_BYTE_ADDRESS 0x66000
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_0_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_ADDRESS 0x19800
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x66000
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_1_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_ADDRESS 0x19801
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x66004
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_2_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_ADDRESS 0x19802
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x66008
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_3_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_ADDRESS 0x19803
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x6600c
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_4_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ADDRESS 0x19804
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x66010
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_5_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_ADDRESS 0x19805
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x66014
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_6_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_ADDRESS 0x19806
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x66018
/* Register: elb_pxb_csr.dhs_tgt_aximst4.entry.entry_7_8                   */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_ADDRESS 0x19807
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x6601c
/* Wide Memory: elb_pxb_csr.dhs_itr_wrbfr0                                 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ADDRESS 0x1c000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_BYTE_ADDRESS 0x70000
/* Wide Register: elb_pxb_csr.dhs_itr_wrbfr0.entry                         */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ADDRESS 0x1c000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_BYTE_ADDRESS 0x70000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_COUNT 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_0_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_ADDRESS 0x1c000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x70000
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_1_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_ADDRESS 0x1c001
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x70004
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_2_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_ADDRESS 0x1c002
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x70008
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_3_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_ADDRESS 0x1c003
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x7000c
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_4_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ADDRESS 0x1c004
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x70010
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_5_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_ADDRESS 0x1c005
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x70014
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_6_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_ADDRESS 0x1c006
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x70018
/* Register: elb_pxb_csr.dhs_itr_wrbfr0.entry.entry_7_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_ADDRESS 0x1c007
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x7001c
/* Wide Memory: elb_pxb_csr.dhs_itr_wrbfr1                                 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ADDRESS 0x20000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_BYTE_ADDRESS 0x80000
/* Wide Register: elb_pxb_csr.dhs_itr_wrbfr1.entry                         */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ADDRESS 0x20000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_BYTE_ADDRESS 0x80000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_COUNT 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_0_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_ADDRESS 0x20000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x80000
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_1_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_ADDRESS 0x20001
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x80004
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_2_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_ADDRESS 0x20002
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x80008
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_3_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_ADDRESS 0x20003
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x8000c
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_4_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ADDRESS 0x20004
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x80010
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_5_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_ADDRESS 0x20005
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x80014
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_6_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_ADDRESS 0x20006
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x80018
/* Register: elb_pxb_csr.dhs_itr_wrbfr1.entry.entry_7_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_ADDRESS 0x20007
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x8001c
/* Wide Memory: elb_pxb_csr.dhs_itr_wrbfr2                                 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ADDRESS 0x24000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_BYTE_ADDRESS 0x90000
/* Wide Register: elb_pxb_csr.dhs_itr_wrbfr2.entry                         */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ADDRESS 0x24000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_BYTE_ADDRESS 0x90000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_COUNT 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_0_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_ADDRESS 0x24000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x90000
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_1_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_ADDRESS 0x24001
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x90004
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_2_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_ADDRESS 0x24002
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x90008
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_3_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_ADDRESS 0x24003
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x9000c
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_4_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ADDRESS 0x24004
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x90010
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_5_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_ADDRESS 0x24005
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x90014
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_6_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_ADDRESS 0x24006
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x90018
/* Register: elb_pxb_csr.dhs_itr_wrbfr2.entry.entry_7_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_ADDRESS 0x24007
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x9001c
/* Wide Memory: elb_pxb_csr.dhs_itr_wrbfr3                                 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ADDRESS 0x28000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_BYTE_ADDRESS 0xa0000
/* Wide Register: elb_pxb_csr.dhs_itr_wrbfr3.entry                         */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ADDRESS 0x28000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_BYTE_ADDRESS 0xa0000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_COUNT 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_0_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_ADDRESS 0x28000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0xa0000
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_1_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_ADDRESS 0x28001
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0xa0004
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_2_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_ADDRESS 0x28002
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0xa0008
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_3_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_ADDRESS 0x28003
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0xa000c
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_4_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ADDRESS 0x28004
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0xa0010
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_5_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_ADDRESS 0x28005
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0xa0014
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_6_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_ADDRESS 0x28006
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0xa0018
/* Register: elb_pxb_csr.dhs_itr_wrbfr3.entry.entry_7_8                    */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_ADDRESS 0x28007
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0xa001c
/* Wide Memory: elb_pxb_csr.dhs_itr_wrhdr                                  */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ADDRESS 0x2c000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_BYTE_ADDRESS 0xb0000
/* Wide Register: elb_pxb_csr.dhs_itr_wrhdr.entry                          */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ADDRESS 0x2c000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_BYTE_ADDRESS 0xb0000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_wrhdr.entry.entry_0_4                     */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_ADDRESS 0x2c000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0xb0000
/* Register: elb_pxb_csr.dhs_itr_wrhdr.entry.entry_1_4                     */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_ADDRESS 0x2c001
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0xb0004
/* Register: elb_pxb_csr.dhs_itr_wrhdr.entry.entry_2_4                     */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ADDRESS 0x2c002
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0xb0008
/* Register: elb_pxb_csr.dhs_itr_wrhdr.entry.entry_3_4                     */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_ADDRESS 0x2c003
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0xb000c
/* Wide Memory: elb_pxb_csr.dhs_itr_rdhdr                                  */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ADDRESS 0x2c800
#define ELB_PXB_CSR_DHS_ITR_RDHDR_BYTE_ADDRESS 0xb2000
/* Wide Register: elb_pxb_csr.dhs_itr_rdhdr.entry                          */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ADDRESS 0x2c800
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_BYTE_ADDRESS 0xb2000
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_rdhdr.entry.entry_0_4                     */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_ADDRESS 0x2c800
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0xb2000
/* Register: elb_pxb_csr.dhs_itr_rdhdr.entry.entry_1_4                     */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_ADDRESS 0x2c801
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0xb2004
/* Register: elb_pxb_csr.dhs_itr_rdhdr.entry.entry_2_4                     */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ADDRESS 0x2c802
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0xb2008
/* Register: elb_pxb_csr.dhs_itr_rdhdr.entry.entry_3_4                     */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_ADDRESS 0x2c803
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0xb200c
/* Wide Memory: elb_pxb_csr.dhs_itr_rdcontext                              */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ADDRESS 0x2ca00
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_BYTE_ADDRESS 0xb2800
/* Wide Register: elb_pxb_csr.dhs_itr_rdcontext.entry                      */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ADDRESS 0x2ca00
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_BYTE_ADDRESS 0xb2800
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_rdcontext.entry.entry_0_4                 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_ADDRESS 0x2ca00
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0xb2800
/* Register: elb_pxb_csr.dhs_itr_rdcontext.entry.entry_1_4                 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_ADDRESS 0x2ca01
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0xb2804
/* Register: elb_pxb_csr.dhs_itr_rdcontext.entry.entry_2_4                 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ADDRESS 0x2ca02
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0xb2808
/* Register: elb_pxb_csr.dhs_itr_rdcontext.entry.entry_3_4                 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_ADDRESS 0x2ca03
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0xb280c
/* Memory: elb_pxb_csr.dhs_tgt_rdcontext                                   */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ADDRESS 0x2cc00
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_BYTE_ADDRESS 0xb3000
/* Register: elb_pxb_csr.dhs_tgt_rdcontext.entry                           */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ADDRESS 0x2cc00
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_BYTE_ADDRESS 0xb3000
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_ELEMENT_SIZE 0x4
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_COUNT 0x80
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_INDEX_MAX 0x7f
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.dhs_tgt_rc_bdfmap                                   */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ADDRESS 0x2cc80
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_BYTE_ADDRESS 0xb3200
/* Register: elb_pxb_csr.dhs_tgt_rc_bdfmap.entry                           */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADDRESS 0x2cc80
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_BYTE_ADDRESS 0xb3200
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_COUNT 0x40
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_INDEX_MAX 0x3f
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr0                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ADDRESS 0x2d000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_BYTE_ADDRESS 0xb4000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr0.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ADDRESS 0x2d000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_BYTE_ADDRESS 0xb4000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr0.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_ADDRESS 0x2d000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xb4000
/* Register: elb_pxb_csr.dhs_itr_cplbfr0.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ADDRESS 0x2d001
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xb4004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr1                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ADDRESS 0x2d400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_BYTE_ADDRESS 0xb5000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr1.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ADDRESS 0x2d400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_BYTE_ADDRESS 0xb5000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr1.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_ADDRESS 0x2d400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xb5000
/* Register: elb_pxb_csr.dhs_itr_cplbfr1.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ADDRESS 0x2d401
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xb5004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr2                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ADDRESS 0x2d800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_BYTE_ADDRESS 0xb6000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr2.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ADDRESS 0x2d800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_BYTE_ADDRESS 0xb6000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr2.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_ADDRESS 0x2d800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xb6000
/* Register: elb_pxb_csr.dhs_itr_cplbfr2.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ADDRESS 0x2d801
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xb6004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr3                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ADDRESS 0x2dc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_BYTE_ADDRESS 0xb7000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr3.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ADDRESS 0x2dc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_BYTE_ADDRESS 0xb7000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr3.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_ADDRESS 0x2dc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xb7000
/* Register: elb_pxb_csr.dhs_itr_cplbfr3.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ADDRESS 0x2dc01
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xb7004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr4                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ADDRESS 0x2e000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_BYTE_ADDRESS 0xb8000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr4.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ADDRESS 0x2e000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_BYTE_ADDRESS 0xb8000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr4.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_ADDRESS 0x2e000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xb8000
/* Register: elb_pxb_csr.dhs_itr_cplbfr4.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ADDRESS 0x2e001
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xb8004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr5                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ADDRESS 0x2e400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_BYTE_ADDRESS 0xb9000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr5.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ADDRESS 0x2e400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_BYTE_ADDRESS 0xb9000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr5.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_ADDRESS 0x2e400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xb9000
/* Register: elb_pxb_csr.dhs_itr_cplbfr5.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ADDRESS 0x2e401
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xb9004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr6                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ADDRESS 0x2e800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_BYTE_ADDRESS 0xba000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr6.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ADDRESS 0x2e800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_BYTE_ADDRESS 0xba000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr6.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_ADDRESS 0x2e800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xba000
/* Register: elb_pxb_csr.dhs_itr_cplbfr6.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ADDRESS 0x2e801
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xba004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr7                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ADDRESS 0x2ec00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_BYTE_ADDRESS 0xbb000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr7.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ADDRESS 0x2ec00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_BYTE_ADDRESS 0xbb000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr7.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_ADDRESS 0x2ec00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xbb000
/* Register: elb_pxb_csr.dhs_itr_cplbfr7.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ADDRESS 0x2ec01
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xbb004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr8                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ADDRESS 0x2f000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_BYTE_ADDRESS 0xbc000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr8.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ADDRESS 0x2f000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_BYTE_ADDRESS 0xbc000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr8.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_ADDRESS 0x2f000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xbc000
/* Register: elb_pxb_csr.dhs_itr_cplbfr8.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ADDRESS 0x2f001
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xbc004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr9                                */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ADDRESS 0x2f400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_BYTE_ADDRESS 0xbd000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr9.entry                        */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ADDRESS 0x2f400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_BYTE_ADDRESS 0xbd000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr9.entry.entry_0_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_ADDRESS 0x2f400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xbd000
/* Register: elb_pxb_csr.dhs_itr_cplbfr9.entry.entry_1_2                   */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ADDRESS 0x2f401
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xbd004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr10                               */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ADDRESS 0x2f800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_BYTE_ADDRESS 0xbe000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr10.entry                       */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ADDRESS 0x2f800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_BYTE_ADDRESS 0xbe000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr10.entry.entry_0_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_ADDRESS 0x2f800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xbe000
/* Register: elb_pxb_csr.dhs_itr_cplbfr10.entry.entry_1_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ADDRESS 0x2f801
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xbe004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr11                               */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ADDRESS 0x2fc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_BYTE_ADDRESS 0xbf000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr11.entry                       */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ADDRESS 0x2fc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_BYTE_ADDRESS 0xbf000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr11.entry.entry_0_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_ADDRESS 0x2fc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xbf000
/* Register: elb_pxb_csr.dhs_itr_cplbfr11.entry.entry_1_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ADDRESS 0x2fc01
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xbf004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr12                               */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ADDRESS 0x30000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_BYTE_ADDRESS 0xc0000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr12.entry                       */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ADDRESS 0x30000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_BYTE_ADDRESS 0xc0000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr12.entry.entry_0_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_ADDRESS 0x30000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xc0000
/* Register: elb_pxb_csr.dhs_itr_cplbfr12.entry.entry_1_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ADDRESS 0x30001
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xc0004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr13                               */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ADDRESS 0x30400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_BYTE_ADDRESS 0xc1000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr13.entry                       */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ADDRESS 0x30400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_BYTE_ADDRESS 0xc1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr13.entry.entry_0_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_ADDRESS 0x30400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xc1000
/* Register: elb_pxb_csr.dhs_itr_cplbfr13.entry.entry_1_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ADDRESS 0x30401
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xc1004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr14                               */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ADDRESS 0x30800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_BYTE_ADDRESS 0xc2000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr14.entry                       */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ADDRESS 0x30800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_BYTE_ADDRESS 0xc2000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr14.entry.entry_0_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_ADDRESS 0x30800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xc2000
/* Register: elb_pxb_csr.dhs_itr_cplbfr14.entry.entry_1_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ADDRESS 0x30801
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xc2004
/* Wide Memory: elb_pxb_csr.dhs_itr_cplbfr15                               */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ADDRESS 0x30c00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_BYTE_ADDRESS 0xc3000
/* Wide Register: elb_pxb_csr.dhs_itr_cplbfr15.entry                       */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ADDRESS 0x30c00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_BYTE_ADDRESS 0xc3000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_COUNT 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.dhs_itr_cplbfr15.entry.entry_0_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_ADDRESS 0x30c00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xc3000
/* Register: elb_pxb_csr.dhs_itr_cplbfr15.entry.entry_1_2                  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ADDRESS 0x30c01
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xc3004
/* Memory: elb_pxb_csr.dhs_tgt_notify                                      */
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ADDRESS 0x31000
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_BYTE_ADDRESS 0xc4000
/* Register: elb_pxb_csr.dhs_tgt_notify.entry                              */
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ADDRESS 0x31000
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_BYTE_ADDRESS 0xc4000
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_COUNT 0x8
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_INDEX_MAX 0x7
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: elb_pxb_csr.dhs_tgt_ind_rsp                                */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ADDRESS 0x31008
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_BYTE_ADDRESS 0xc4020
/* Wide Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry                        */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ADDRESS 0x31008
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_BYTE_ADDRESS 0xc4020
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_0_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_ADDRESS 0x31008
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0xc4020
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_1_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_ADDRESS 0x31009
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0xc4024
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_2_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_ADDRESS 0x3100a
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0xc4028
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_3_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_ADDRESS 0x3100b
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0xc402c
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_4_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_ADDRESS 0x3100c
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0xc4030
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_5_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_ADDRESS 0x3100d
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0xc4034
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_6_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_ADDRESS 0x3100e
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0xc4038
/* Register: elb_pxb_csr.dhs_tgt_ind_rsp.entry.entry_7_8                   */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_ADDRESS 0x3100f
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0xc403c
/* Register: elb_pxb_csr.cfg_pc_port_type                                  */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_ADDRESS 0x31010
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_BYTE_ADDRESS 0xc4040
/* Wide Register: elb_pxb_csr.cfg_itr_port                                 */
#define ELB_PXB_CSR_CFG_ITR_PORT_ADDRESS 0x31020
#define ELB_PXB_CSR_CFG_ITR_PORT_BYTE_ADDRESS 0xc4080
#define ELB_PXB_CSR_CFG_ITR_PORT_ARRAY_ELEMENT_SIZE 0x4
#define ELB_PXB_CSR_CFG_ITR_PORT_ARRAY_COUNT 0x8
#define ELB_PXB_CSR_CFG_ITR_PORT_ARRAY_INDEX_MAX 0x7
#define ELB_PXB_CSR_CFG_ITR_PORT_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.cfg_itr_port.cfg_itr_port_0_3                     */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_ADDRESS 0x31020
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_BYTE_ADDRESS 0xc4080
/* Register: elb_pxb_csr.cfg_itr_port.cfg_itr_port_1_3                     */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADDRESS 0x31021
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BYTE_ADDRESS 0xc4084
/* Register: elb_pxb_csr.cfg_itr_port.cfg_itr_port_2_3                     */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_ADDRESS 0x31022
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_BYTE_ADDRESS 0xc4088
/* Register: elb_pxb_csr.cfg_tgt_port                                      */
#define ELB_PXB_CSR_CFG_TGT_PORT_ADDRESS 0x31040
#define ELB_PXB_CSR_CFG_TGT_PORT_BYTE_ADDRESS 0xc4100
#define ELB_PXB_CSR_CFG_TGT_PORT_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_CFG_TGT_PORT_ARRAY_COUNT 0x8
#define ELB_PXB_CSR_CFG_TGT_PORT_ARRAY_INDEX_MAX 0x7
#define ELB_PXB_CSR_CFG_TGT_PORT_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.cfg_itr_tx_req                                    */
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ADDRESS 0x31048
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_BYTE_ADDRESS 0xc4120
/* Register: elb_pxb_csr.cfg_tgt_req_notify                                */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_ADDRESS 0x31050
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BYTE_ADDRESS 0xc4140
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_COUNT 0x8
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_INDEX_MAX 0x7
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_ARRAY_INDEX_MIN 0x0
/* Wide Register: elb_pxb_csr.cfg_tgt_req_notify_int                       */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_ADDRESS 0x31058
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_BYTE_ADDRESS 0xc4160
/* Register: elb_pxb_csr.cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_0_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_ADDRESS 0x31058
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_BYTE_ADDRESS 0xc4160
/* Register: elb_pxb_csr.cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_1_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_ADDRESS 0x31059
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BYTE_ADDRESS 0xc4164
/* Register: elb_pxb_csr.cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_2_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_ADDRESS 0x3105a
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BYTE_ADDRESS 0xc4168
/* Register: elb_pxb_csr.cfg_tgt_req_notify_ring_size                      */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_ADDRESS 0x3105c
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_BYTE_ADDRESS 0xc4170
/* Wide Register: elb_pxb_csr.cfg_tgt_req_indirect_int                     */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_ADDRESS 0x31060
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_BYTE_ADDRESS 0xc4180
/* Register: elb_pxb_csr.cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_0_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_ADDRESS 0x31060
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_BYTE_ADDRESS 0xc4180
/* Register: elb_pxb_csr.cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_1_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_ADDRESS 0x31061
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BYTE_ADDRESS 0xc4184
/* Register: elb_pxb_csr.cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_2_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_ADDRESS 0x31062
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BYTE_ADDRESS 0xc4188
/* Register: elb_pxb_csr.cfg_tgt_doorbell                                  */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_ADDRESS 0x31064
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BYTE_ADDRESS 0xc4190
/* Register: elb_pxb_csr.cfg_tgt_msg_filter                                */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_ADDRESS 0x31065
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_BYTE_ADDRESS 0xc4194
/* Register: elb_pxb_csr.cfg_tgt_fence_ignore                              */
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_ADDRESS 0x31066
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_BYTE_ADDRESS 0xc4198
/* Wide Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr                        */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_ADDRESS 0x31068
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_BYTE_ADDRESS 0xc41a0
/* Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_0_7   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADDRESS 0x31068
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_BYTE_ADDRESS 0xc41a0
/* Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_1_7   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADDRESS 0x31069
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_BYTE_ADDRESS 0xc41a4
/* Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_2_7   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADDRESS 0x3106a
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_BYTE_ADDRESS 0xc41a8
/* Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_3_7   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADDRESS 0x3106b
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_BYTE_ADDRESS 0xc41ac
/* Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_4_7   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADDRESS 0x3106c
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_BYTE_ADDRESS 0xc41b0
/* Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_5_7   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADDRESS 0x3106d
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_BYTE_ADDRESS 0xc41b4
/* Register: elb_pxb_csr.cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_6_7   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_ADDRESS 0x3106e
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_BYTE_ADDRESS 0xc41b8
/* Register: elb_pxb_csr.cfg_tgt_ind_en                                    */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ADDRESS 0x31070
#define ELB_PXB_CSR_CFG_TGT_IND_EN_BYTE_ADDRESS 0xc41c0
/* Register: elb_pxb_csr.cfg_tgt_notify_en                                 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ADDRESS 0x31071
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_BYTE_ADDRESS 0xc41c4
/* Wide Register: elb_pxb_csr.cfg_pmt_tbl_id                               */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_ADDRESS 0x31072
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_BYTE_ADDRESS 0xc41c8
/* Register: elb_pxb_csr.cfg_pmt_tbl_id.cfg_pmt_tbl_id_0_2                 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_ADDRESS 0x31072
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_BYTE_ADDRESS 0xc41c8
/* Register: elb_pxb_csr.cfg_pmt_tbl_id.cfg_pmt_tbl_id_1_2                 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_ADDRESS 0x31073
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_BYTE_ADDRESS 0xc41cc
/* Register: elb_pxb_csr.cfg_tgt_rc_key                                    */
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_ADDRESS 0x31074
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_BYTE_ADDRESS 0xc41d0
/* Register: elb_pxb_csr.cfg_tgt_misc                                      */
#define ELB_PXB_CSR_CFG_TGT_MISC_ADDRESS 0x31075
#define ELB_PXB_CSR_CFG_TGT_MISC_BYTE_ADDRESS 0xc41d4
/* Wide Register: elb_pxb_csr.cfg_pcie_local_memaddr_decode                */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_ADDRESS 0x31078
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_BYTE_ADDRESS 0xc41e0
/* Register: elb_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_0_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_ADDRESS 0x31078
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_BYTE_ADDRESS 0xc41e0
/* Register: elb_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_1_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ADDRESS 0x31079
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_BYTE_ADDRESS 0xc41e4
/* Register: elb_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_2_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ADDRESS 0x3107a
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_BYTE_ADDRESS 0xc41e8
/* Register: elb_pxb_csr.cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_3_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_ADDRESS 0x3107b
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_BYTE_ADDRESS 0xc41ec
/* Wide Register: elb_pxb_csr.cfg_tgt_rc_legacy_int_addr                   */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ADDRESS 0x31080
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_BYTE_ADDRESS 0xc4200
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_ELEMENT_SIZE 0x2
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_COUNT 0x8
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_INDEX_MAX 0x7
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_0_2 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_ADDRESS 0x31080
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BYTE_ADDRESS 0xc4200
/* Register: elb_pxb_csr.cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_1_2 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_ADDRESS 0x31081
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BYTE_ADDRESS 0xc4204
/* Register: elb_pxb_csr.cfg_tgt_rc_legacy_int_data                        */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_ADDRESS 0x31090
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_BYTE_ADDRESS 0xc4240
/* Register: elb_pxb_csr.cfg_tgt_pmt_grst                                  */
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_ADDRESS 0x31091
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_BYTE_ADDRESS 0xc4244
/* Register: elb_pxb_csr.cfg_tgt_pmt_vbe                                   */
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_ADDRESS 0x31092
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_BYTE_ADDRESS 0xc4248
/* Wide Register: elb_pxb_csr.cfg_tgt_pmt_ind                              */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_ADDRESS 0x31094
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_BYTE_ADDRESS 0xc4250
/* Register: elb_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_0_4               */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_ADDRESS 0x31094
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_BYTE_ADDRESS 0xc4250
/* Register: elb_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_1_4               */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_ADDRESS 0x31095
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_BYTE_ADDRESS 0xc4254
/* Register: elb_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_2_4               */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_ADDRESS 0x31096
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_BYTE_ADDRESS 0xc4258
/* Register: elb_pxb_csr.cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_3_4               */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_ADDRESS 0x31097
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_BYTE_ADDRESS 0xc425c
/* Register: elb_pxb_csr.sta_tgt_pmt_ind                                   */
#define ELB_PXB_CSR_STA_TGT_PMT_IND_ADDRESS 0x31098
#define ELB_PXB_CSR_STA_TGT_PMT_IND_BYTE_ADDRESS 0xc4260
/* Memory: elb_pxb_csr.dhs_tgt_pmt_ind                                     */
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ADDRESS 0x31099
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_BYTE_ADDRESS 0xc4264
/* Register: elb_pxb_csr.dhs_tgt_pmt_ind.entry                             */
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_ADDRESS 0x31099
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_BYTE_ADDRESS 0xc4264
/* Register: elb_pxb_csr.cfg_itr_ecc_disable                               */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_ADDRESS 0x3109a
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_BYTE_ADDRESS 0xc4268
/* Register: elb_pxb_csr.cfg_tgt_ecc_disable                               */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ADDRESS 0x3109b
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_BYTE_ADDRESS 0xc426c
/* Register: elb_pxb_csr.sta_itr_ecc_wrbfr_0                               */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDRESS 0x3109c
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_BYTE_ADDRESS 0xc4270
/* Register: elb_pxb_csr.sta_itr_ecc_wrbfr_1                               */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDRESS 0x3109d
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_BYTE_ADDRESS 0xc4274
/* Register: elb_pxb_csr.sta_itr_ecc_wrbfr_2                               */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDRESS 0x3109e
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_BYTE_ADDRESS 0xc4278
/* Register: elb_pxb_csr.sta_itr_ecc_wrbfr_3                               */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDRESS 0x3109f
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_BYTE_ADDRESS 0xc427c
/* Register: elb_pxb_csr.sta_itr_ecc_pcihdrt                               */
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDRESS 0x310a0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_BYTE_ADDRESS 0xc4280
/* Register: elb_pxb_csr.sta_itr_ecc_portmap                               */
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDRESS 0x310a1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_BYTE_ADDRESS 0xc4284
/* Register: elb_pxb_csr.sta_itr_ecc_wrhdr                                 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDRESS 0x310a2
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_BYTE_ADDRESS 0xc4288
/* Register: elb_pxb_csr.sta_itr_ecc_rdhdr                                 */
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDRESS 0x310a3
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_BYTE_ADDRESS 0xc428c
/* Register: elb_pxb_csr.sta_itr_ecc_cplbfr                                */
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDRESS 0x310a4
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_BYTE_ADDRESS 0xc4290
/* Register: elb_pxb_csr.sta_itr_ecc_wrptr                                 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDRESS 0x310a5
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_BYTE_ADDRESS 0xc4294
/* Register: elb_pxb_csr.sta_itr_ecc_wid_map                               */
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDRESS 0x310a6
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_BYTE_ADDRESS 0xc4298
/* Register: elb_pxb_csr.sta_itr_ecc_nocrdfifo_mem                         */
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDRESS 0x310a7
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_BYTE_ADDRESS 0xc429c
/* Register: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_0                             */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDRESS 0x310a8
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_BYTE_ADDRESS 0xc42a0
/* Register: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_1                             */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDRESS 0x310a9
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_BYTE_ADDRESS 0xc42a4
/* Register: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_2                             */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDRESS 0x310aa
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_BYTE_ADDRESS 0xc42a8
/* Register: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_3                             */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDRESS 0x310ab
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_BYTE_ADDRESS 0xc42ac
/* Register: elb_pxb_csr.sta_tgt_ecc_aximst_0                              */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDRESS 0x310ac
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_BYTE_ADDRESS 0xc42b0
/* Register: elb_pxb_csr.sta_tgt_ecc_aximst_1                              */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDRESS 0x310ad
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_BYTE_ADDRESS 0xc42b4
/* Register: elb_pxb_csr.sta_tgt_ecc_aximst_2                              */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDRESS 0x310ae
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_BYTE_ADDRESS 0xc42b8
/* Register: elb_pxb_csr.sta_tgt_ecc_aximst_3                              */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDRESS 0x310af
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_BYTE_ADDRESS 0xc42bc
/* Register: elb_pxb_csr.sta_tgt_ecc_aximst_4                              */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDRESS 0x310b0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_BYTE_ADDRESS 0xc42c0
/* Register: elb_pxb_csr.sta_tgt_ecc_rxinfo                                */
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDRESS 0x310b1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_BYTE_ADDRESS 0xc42c4
/* Register: elb_pxb_csr.sta_tgt_ecc_cplst                                 */
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDRESS 0x310b2
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_BYTE_ADDRESS 0xc42c8
/* Register: elb_pxb_csr.sta_tgt_ecc_pmr                                   */
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDRESS 0x310b3
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_BYTE_ADDRESS 0xc42cc
/* Register: elb_pxb_csr.sta_tgt_ecc_prt                                   */
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDRESS 0x310b4
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_BYTE_ADDRESS 0xc42d0
/* Register: elb_pxb_csr.sta_tgt_ecc_romask                                */
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDRESS 0x310b5
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_BYTE_ADDRESS 0xc42d4
/* Wide Register: elb_pxb_csr.sat_tgt_rx_drop                              */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_ADDRESS 0x310b6
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_BYTE_ADDRESS 0xc42d8
/* Register: elb_pxb_csr.sat_tgt_rx_drop.sat_tgt_rx_drop_0_2               */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_ADDRESS 0x310b6
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_BYTE_ADDRESS 0xc42d8
/* Register: elb_pxb_csr.sat_tgt_rx_drop.sat_tgt_rx_drop_1_2               */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_ADDRESS 0x310b7
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_BYTE_ADDRESS 0xc42dc
/* Wide Register: elb_pxb_csr.cfg_tgt_vf_cfg_stride                        */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ADDRESS 0x310c0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_BYTE_ADDRESS 0xc4300
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_ELEMENT_SIZE 0x2
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_COUNT 0x10
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_INDEX_MAX 0xf
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.cfg_tgt_vf_cfg_stride.cfg_tgt_vf_cfg_stride_0_2   */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_ADDRESS 0x310c0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_BYTE_ADDRESS 0xc4300
/* Register: elb_pxb_csr.cfg_tgt_vf_cfg_stride.cfg_tgt_vf_cfg_stride_1_2   */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_ADDRESS 0x310c1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_BYTE_ADDRESS 0xc4304
/* Register: elb_pxb_csr.cfg_tgt_bar_host_stride                           */
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_ADDRESS 0x310e0
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_BYTE_ADDRESS 0xc4380
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_ARRAY_COUNT 0x8
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_ARRAY_INDEX_MAX 0x7
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_ARRAY_INDEX_MIN 0x0
/* Wide Register: elb_pxb_csr.sta_tgt_axi_pending                          */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_ADDRESS 0x310e8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_BYTE_ADDRESS 0xc43a0
/* Register: elb_pxb_csr.sta_tgt_axi_pending.sta_tgt_axi_pending_0_2       */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_ADDRESS 0x310e8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_BYTE_ADDRESS 0xc43a0
/* Register: elb_pxb_csr.sta_tgt_axi_pending.sta_tgt_axi_pending_1_2       */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_ADDRESS 0x310e9
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_BYTE_ADDRESS 0xc43a4
/* Register: elb_pxb_csr.sta_tgt_ind_info                                  */
#define ELB_PXB_CSR_STA_TGT_IND_INFO_ADDRESS 0x310f0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_BYTE_ADDRESS 0xc43c0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_STA_TGT_IND_INFO_ARRAY_COUNT 0x8
#define ELB_PXB_CSR_STA_TGT_IND_INFO_ARRAY_INDEX_MAX 0x7
#define ELB_PXB_CSR_STA_TGT_IND_INFO_ARRAY_INDEX_MIN 0x0
/* Wide Register: elb_pxb_csr.cnt_itr_tot_axi_wr                           */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_ADDRESS 0x310f8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_BYTE_ADDRESS 0xc43e0
/* Register: elb_pxb_csr.cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_0_2         */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_ADDRESS 0x310f8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_BYTE_ADDRESS 0xc43e0
/* Register: elb_pxb_csr.cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_1_2         */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_ADDRESS 0x310f9
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_BYTE_ADDRESS 0xc43e4
/* Wide Register: elb_pxb_csr.cnt_itr_axi_wr64                             */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_ADDRESS 0x310fa
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_BYTE_ADDRESS 0xc43e8
/* Register: elb_pxb_csr.cnt_itr_axi_wr64.cnt_itr_axi_wr64_0_2             */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_ADDRESS 0x310fa
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_BYTE_ADDRESS 0xc43e8
/* Register: elb_pxb_csr.cnt_itr_axi_wr64.cnt_itr_axi_wr64_1_2             */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_ADDRESS 0x310fb
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_BYTE_ADDRESS 0xc43ec
/* Wide Register: elb_pxb_csr.cnt_itr_axi_wr256                            */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_ADDRESS 0x310fc
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_BYTE_ADDRESS 0xc43f0
/* Register: elb_pxb_csr.cnt_itr_axi_wr256.cnt_itr_axi_wr256_0_2           */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_ADDRESS 0x310fc
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_BYTE_ADDRESS 0xc43f0
/* Register: elb_pxb_csr.cnt_itr_axi_wr256.cnt_itr_axi_wr256_1_2           */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_ADDRESS 0x310fd
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_BYTE_ADDRESS 0xc43f4
/* Wide Register: elb_pxb_csr.cnt_itr_tot_axi_payload_rd                   */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_ADDRESS 0x310fe
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_BYTE_ADDRESS 0xc43f8
/* Register: elb_pxb_csr.cnt_itr_tot_axi_payload_rd.cnt_itr_tot_axi_payload_rd_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_ADDRESS 0x310fe
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_BYTE_ADDRESS 0xc43f8
/* Register: elb_pxb_csr.cnt_itr_tot_axi_payload_rd.cnt_itr_tot_axi_payload_rd_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_ADDRESS 0x310ff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_BYTE_ADDRESS 0xc43fc
/* Wide Register: elb_pxb_csr.cnt_itr_tot_axi_payload_wr                   */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_ADDRESS 0x31100
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_BYTE_ADDRESS 0xc4400
/* Register: elb_pxb_csr.cnt_itr_tot_axi_payload_wr.cnt_itr_tot_axi_payload_wr_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_ADDRESS 0x31100
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_BYTE_ADDRESS 0xc4400
/* Register: elb_pxb_csr.cnt_itr_tot_axi_payload_wr.cnt_itr_tot_axi_payload_wr_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_ADDRESS 0x31101
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_BYTE_ADDRESS 0xc4404
/* Wide Register: elb_pxb_csr.cnt_itr_tot_axi_rd                           */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_ADDRESS 0x31102
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_BYTE_ADDRESS 0xc4408
/* Register: elb_pxb_csr.cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_0_2         */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_ADDRESS 0x31102
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_BYTE_ADDRESS 0xc4408
/* Register: elb_pxb_csr.cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_1_2         */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_ADDRESS 0x31103
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_BYTE_ADDRESS 0xc440c
/* Wide Register: elb_pxb_csr.cnt_itr_axi_rd64                             */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_ADDRESS 0x31104
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_BYTE_ADDRESS 0xc4410
/* Register: elb_pxb_csr.cnt_itr_axi_rd64.cnt_itr_axi_rd64_0_2             */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_ADDRESS 0x31104
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_BYTE_ADDRESS 0xc4410
/* Register: elb_pxb_csr.cnt_itr_axi_rd64.cnt_itr_axi_rd64_1_2             */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_ADDRESS 0x31105
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_BYTE_ADDRESS 0xc4414
/* Wide Register: elb_pxb_csr.cnt_itr_axi_rd256                            */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_ADDRESS 0x31106
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_BYTE_ADDRESS 0xc4418
/* Register: elb_pxb_csr.cnt_itr_axi_rd256.cnt_itr_axi_rd256_0_2           */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_ADDRESS 0x31106
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_BYTE_ADDRESS 0xc4418
/* Register: elb_pxb_csr.cnt_itr_axi_rd256.cnt_itr_axi_rd256_1_2           */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_ADDRESS 0x31107
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_BYTE_ADDRESS 0xc441c
/* Wide Register: elb_pxb_csr.cnt_tgt_tot_axi_wr                           */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_ADDRESS 0x31108
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_BYTE_ADDRESS 0xc4420
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_0_2         */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_ADDRESS 0x31108
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_BYTE_ADDRESS 0xc4420
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_1_2         */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_ADDRESS 0x31109
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_BYTE_ADDRESS 0xc4424
/* Wide Register: elb_pxb_csr.cnt_tgt_axi_wr64                             */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_ADDRESS 0x3110a
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_BYTE_ADDRESS 0xc4428
/* Register: elb_pxb_csr.cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_0_2             */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_ADDRESS 0x3110a
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_BYTE_ADDRESS 0xc4428
/* Register: elb_pxb_csr.cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_1_2             */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_ADDRESS 0x3110b
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_BYTE_ADDRESS 0xc442c
/* Wide Register: elb_pxb_csr.cnt_tgt_db64_axi_wr                          */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_ADDRESS 0x3110c
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_BYTE_ADDRESS 0xc4430
/* Register: elb_pxb_csr.cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_0_2       */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_ADDRESS 0x3110c
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_BYTE_ADDRESS 0xc4430
/* Register: elb_pxb_csr.cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_1_2       */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_ADDRESS 0x3110d
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_BYTE_ADDRESS 0xc4434
/* Wide Register: elb_pxb_csr.cnt_tgt_db32_axi_wr                          */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_ADDRESS 0x3110e
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_BYTE_ADDRESS 0xc4438
/* Register: elb_pxb_csr.cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_0_2       */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_ADDRESS 0x3110e
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_BYTE_ADDRESS 0xc4438
/* Register: elb_pxb_csr.cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_1_2       */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_ADDRESS 0x3110f
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_BYTE_ADDRESS 0xc443c
/* Wide Register: elb_pxb_csr.cnt_tgt_db_bypass                            */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_ADDRESS 0x31110
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_BYTE_ADDRESS 0xc4440
/* Register: elb_pxb_csr.cnt_tgt_db_bypass.cnt_tgt_db_bypass_0_2           */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_ADDRESS 0x31110
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_BYTE_ADDRESS 0xc4440
/* Register: elb_pxb_csr.cnt_tgt_db_bypass.cnt_tgt_db_bypass_1_2           */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_ADDRESS 0x31111
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_BYTE_ADDRESS 0xc4444
/* Wide Register: elb_pxb_csr.cnt_tgt_wqe_bypass                           */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_ADDRESS 0x31112
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_BYTE_ADDRESS 0xc4448
/* Register: elb_pxb_csr.cnt_tgt_wqe_bypass.cnt_tgt_wqe_bypass_0_2         */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_ADDRESS 0x31112
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_BYTE_ADDRESS 0xc4448
/* Register: elb_pxb_csr.cnt_tgt_wqe_bypass.cnt_tgt_wqe_bypass_1_2         */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_ADDRESS 0x31113
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_BYTE_ADDRESS 0xc444c
/* Wide Register: elb_pxb_csr.cnt_tgt_rsp_ca_ur                            */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_ADDRESS 0x31114
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_BYTE_ADDRESS 0xc4450
/* Register: elb_pxb_csr.cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_0_2           */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_ADDRESS 0x31114
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_BYTE_ADDRESS 0xc4450
/* Register: elb_pxb_csr.cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_1_2           */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_ADDRESS 0x31115
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_BYTE_ADDRESS 0xc4454
/* Wide Register: elb_pxb_csr.cnt_tgt_tot_axi_rd                           */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_ADDRESS 0x31116
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_BYTE_ADDRESS 0xc4458
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_0_2         */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_ADDRESS 0x31116
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_BYTE_ADDRESS 0xc4458
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_1_2         */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_ADDRESS 0x31117
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_BYTE_ADDRESS 0xc445c
/* Wide Register: elb_pxb_csr.cnt_tgt_axi_rd64                             */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_ADDRESS 0x31118
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_BYTE_ADDRESS 0xc4460
/* Register: elb_pxb_csr.cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_0_2             */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_ADDRESS 0x31118
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_BYTE_ADDRESS 0xc4460
/* Register: elb_pxb_csr.cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_1_2             */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_ADDRESS 0x31119
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_BYTE_ADDRESS 0xc4464
/* Wide Register: elb_pxb_csr.cnt_tgt_tot_axi_payload_rd                   */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_ADDRESS 0x3111a
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_BYTE_ADDRESS 0xc4468
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_payload_rd.cnt_tgt_tot_axi_payload_rd_0_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_ADDRESS 0x3111a
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_BYTE_ADDRESS 0xc4468
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_payload_rd.cnt_tgt_tot_axi_payload_rd_1_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_ADDRESS 0x3111b
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_BYTE_ADDRESS 0xc446c
/* Wide Register: elb_pxb_csr.cnt_tgt_tot_axi_payload_wr                   */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_ADDRESS 0x3111c
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_BYTE_ADDRESS 0xc4470
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_payload_wr.cnt_tgt_tot_axi_payload_wr_0_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_ADDRESS 0x3111c
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_BYTE_ADDRESS 0xc4470
/* Register: elb_pxb_csr.cnt_tgt_tot_axi_payload_wr.cnt_tgt_tot_axi_payload_wr_1_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_ADDRESS 0x3111d
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_BYTE_ADDRESS 0xc4474
/* Register: elb_pxb_csr.sta_itr_axi_wr_num_ids                            */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_ADDRESS 0x3111e
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_BYTE_ADDRESS 0xc4478
/* Register: elb_pxb_csr.sta_itr_axi_wr_num_ids_pending_per_slv            */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_ADDRESS 0x3111f
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_BYTE_ADDRESS 0xc447c
/* Register: elb_pxb_csr.sta_itr_axi_wr_uid_num_ids                        */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_ADDRESS 0x31120
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_BYTE_ADDRESS 0xc4480
/* Register: elb_pxb_csr.sta_itr_axi_rd_num_ids                            */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_ADDRESS 0x31121
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_BYTE_ADDRESS 0xc4484
/* Register: elb_pxb_csr.sta_itr_axi_rd_num_ids_pending_per_slv            */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_ADDRESS 0x31122
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_BYTE_ADDRESS 0xc4488
/* Wide Register: elb_pxb_csr.sta_itr_cpl_err_header                       */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_ADDRESS 0x31124
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_BYTE_ADDRESS 0xc4490
/* Register: elb_pxb_csr.sta_itr_cpl_err_header.sta_itr_cpl_err_header_0_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_ADDRESS 0x31124
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_BYTE_ADDRESS 0xc4490
/* Register: elb_pxb_csr.sta_itr_cpl_err_header.sta_itr_cpl_err_header_1_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_ADDRESS 0x31125
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_BYTE_ADDRESS 0xc4494
/* Register: elb_pxb_csr.sta_itr_cpl_err_header.sta_itr_cpl_err_header_2_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_ADDRESS 0x31126
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_BYTE_ADDRESS 0xc4498
/* Register: elb_pxb_csr.sta_itr_cpl_err_header.sta_itr_cpl_err_header_3_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ADDRESS 0x31127
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTE_ADDRESS 0xc449c
/* Register: elb_pxb_csr.cnt_itr_axi_wr_id_uid_overflow                    */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_ADDRESS 0x31128
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_BYTE_ADDRESS 0xc44a0
/* Wide Register: elb_pxb_csr.cnt_itr_tot_msg                              */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_ADDRESS 0x3112a
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_BYTE_ADDRESS 0xc44a8
/* Register: elb_pxb_csr.cnt_itr_tot_msg.cnt_itr_tot_msg_0_2               */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_ADDRESS 0x3112a
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_BYTE_ADDRESS 0xc44a8
/* Register: elb_pxb_csr.cnt_itr_tot_msg.cnt_itr_tot_msg_1_2               */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_ADDRESS 0x3112b
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_BYTE_ADDRESS 0xc44ac
/* Wide Register: elb_pxb_csr.cnt_itr_intx_assert_msg                      */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_ADDRESS 0x3112c
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_BYTE_ADDRESS 0xc44b0
/* Register: elb_pxb_csr.cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_0_2 */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_ADDRESS 0x3112c
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_BYTE_ADDRESS 0xc44b0
/* Register: elb_pxb_csr.cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_1_2 */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_ADDRESS 0x3112d
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_BYTE_ADDRESS 0xc44b4
/* Wide Register: elb_pxb_csr.cnt_itr_tot_atomic_req                       */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_ADDRESS 0x3112e
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_BYTE_ADDRESS 0xc44b8
/* Register: elb_pxb_csr.cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_ADDRESS 0x3112e
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_BYTE_ADDRESS 0xc44b8
/* Register: elb_pxb_csr.cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_ADDRESS 0x3112f
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_BYTE_ADDRESS 0xc44bc
/* Register: elb_pxb_csr.sta_tgt_marker_rx                                 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_ADDRESS 0x31130
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_BYTE_ADDRESS 0xc44c0
/* Wide Register: elb_pxb_csr.sta_tgt_req_debug                            */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_ADDRESS 0x31134
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_BYTE_ADDRESS 0xc44d0
/* Register: elb_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_0_4           */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_ADDRESS 0x31134
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_BYTE_ADDRESS 0xc44d0
/* Register: elb_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_1_4           */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_ADDRESS 0x31135
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_BYTE_ADDRESS 0xc44d4
/* Register: elb_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_2_4           */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_ADDRESS 0x31136
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_BYTE_ADDRESS 0xc44d8
/* Register: elb_pxb_csr.sta_tgt_req_debug.sta_tgt_req_debug_3_4           */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_ADDRESS 0x31137
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_BYTE_ADDRESS 0xc44dc
/* Wide Register: elb_pxb_csr.sta_itr_req_debug                            */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_ADDRESS 0x31138
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_BYTE_ADDRESS 0xc44e0
/* Register: elb_pxb_csr.sta_itr_req_debug.sta_itr_req_debug_0_3           */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ADDRESS 0x31138
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_BYTE_ADDRESS 0xc44e0
/* Register: elb_pxb_csr.sta_itr_req_debug.sta_itr_req_debug_1_3           */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ADDRESS 0x31139
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BYTE_ADDRESS 0xc44e4
/* Register: elb_pxb_csr.sta_itr_req_debug.sta_itr_req_debug_2_3           */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_ADDRESS 0x3113a
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_BYTE_ADDRESS 0xc44e8
/* Register: elb_pxb_csr.sta_itr_cr_debug                                  */
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_ADDRESS 0x3113c
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_BYTE_ADDRESS 0xc44f0
/* Register: elb_pxb_csr.sta_itr_tx_stall                                  */
#define ELB_PXB_CSR_STA_ITR_TX_STALL_ADDRESS 0x3113d
#define ELB_PXB_CSR_STA_ITR_TX_STALL_BYTE_ADDRESS 0xc44f4
/* Wide Register: elb_pxb_csr.sta_tgt_rx_req                               */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_ADDRESS 0x31140
#define ELB_PXB_CSR_STA_TGT_RX_REQ_BYTE_ADDRESS 0xc4500
/* Register: elb_pxb_csr.sta_tgt_rx_req.sta_tgt_rx_req_0_5                 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_ADDRESS 0x31140
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_BYTE_ADDRESS 0xc4500
/* Register: elb_pxb_csr.sta_tgt_rx_req.sta_tgt_rx_req_1_5                 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_ADDRESS 0x31141
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_BYTE_ADDRESS 0xc4504
/* Register: elb_pxb_csr.sta_tgt_rx_req.sta_tgt_rx_req_2_5                 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_ADDRESS 0x31142
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_BYTE_ADDRESS 0xc4508
/* Register: elb_pxb_csr.sta_tgt_rx_req.sta_tgt_rx_req_3_5                 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_ADDRESS 0x31143
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_BYTE_ADDRESS 0xc450c
/* Register: elb_pxb_csr.sta_tgt_rx_req.sta_tgt_rx_req_4_5                 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ADDRESS 0x31144
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_BYTE_ADDRESS 0xc4510
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_0                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_ADDRESS 0x31148
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_BYTE_ADDRESS 0xc4520
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_1                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_ADDRESS 0x31149
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_BYTE_ADDRESS 0xc4524
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_2                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_ADDRESS 0x3114a
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_BYTE_ADDRESS 0xc4528
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_3                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_ADDRESS 0x3114b
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_BYTE_ADDRESS 0xc452c
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_4                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_ADDRESS 0x3114c
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_BYTE_ADDRESS 0xc4530
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_5                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_ADDRESS 0x3114d
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_BYTE_ADDRESS 0xc4534
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_6                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_ADDRESS 0x3114e
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_BYTE_ADDRESS 0xc4538
/* Register: elb_pxb_csr.sta_tgt_rxcrbfr_debug_7                           */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_ADDRESS 0x3114f
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_BYTE_ADDRESS 0xc453c
/* Wide Register: elb_pxb_csr.cfg_itr_raw_tlp                              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_ADDRESS 0x31150
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_BYTE_ADDRESS 0xc4540
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_0_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_ADDRESS 0x31150
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_BYTE_ADDRESS 0xc4540
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_1_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_ADDRESS 0x31151
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_BYTE_ADDRESS 0xc4544
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_2_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_ADDRESS 0x31152
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_BYTE_ADDRESS 0xc4548
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_3_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_ADDRESS 0x31153
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_BYTE_ADDRESS 0xc454c
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_4_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_ADDRESS 0x31154
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_BYTE_ADDRESS 0xc4550
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_5_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_ADDRESS 0x31155
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_BYTE_ADDRESS 0xc4554
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_6_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_ADDRESS 0x31156
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_BYTE_ADDRESS 0xc4558
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_7_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_ADDRESS 0x31157
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_BYTE_ADDRESS 0xc455c
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_8_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_ADDRESS 0x31158
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_BYTE_ADDRESS 0xc4560
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_9_12              */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_ADDRESS 0x31159
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_BYTE_ADDRESS 0xc4564
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_10_12             */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_ADDRESS 0x3115a
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_BYTE_ADDRESS 0xc4568
/* Register: elb_pxb_csr.cfg_itr_raw_tlp.cfg_itr_raw_tlp_11_12             */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_ADDRESS 0x3115b
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_BYTE_ADDRESS 0xc456c
/* Register: elb_pxb_csr.cfg_itr_raw_tlp_cmd                               */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_ADDRESS 0x31160
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_BYTE_ADDRESS 0xc4580
/* Wide Register: elb_pxb_csr.sta_itr_raw_tlp_data                         */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_ADDRESS 0x31168
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_BYTE_ADDRESS 0xc45a0
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_0_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_ADDRESS 0x31168
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_BYTE_ADDRESS 0xc45a0
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_1_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_ADDRESS 0x31169
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_BYTE_ADDRESS 0xc45a4
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_2_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_ADDRESS 0x3116a
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_BYTE_ADDRESS 0xc45a8
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_3_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_ADDRESS 0x3116b
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_BYTE_ADDRESS 0xc45ac
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_4_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_ADDRESS 0x3116c
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_BYTE_ADDRESS 0xc45b0
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_5_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_ADDRESS 0x3116d
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_BYTE_ADDRESS 0xc45b4
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_6_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_ADDRESS 0x3116e
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_BYTE_ADDRESS 0xc45b8
/* Register: elb_pxb_csr.sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_7_8     */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_ADDRESS 0x3116f
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_BYTE_ADDRESS 0xc45bc
/* Register: elb_pxb_csr.sta_itr_raw_tlp                                   */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_ADDRESS 0x31170
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_BYTE_ADDRESS 0xc45c0
/* Wide Register: elb_pxb_csr.sta_itr_tags_pending                         */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_ADDRESS 0x31172
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_BYTE_ADDRESS 0xc45c8
/* Register: elb_pxb_csr.sta_itr_tags_pending.sta_itr_tags_pending_0_2     */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_ADDRESS 0x31172
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_BYTE_ADDRESS 0xc45c8
/* Register: elb_pxb_csr.sta_itr_tags_pending.sta_itr_tags_pending_1_2     */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_ADDRESS 0x31173
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_BYTE_ADDRESS 0xc45cc
/* Wide Register: elb_pxb_csr.sta_itr_portfifo_depth                       */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_ADDRESS 0x31178
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_BYTE_ADDRESS 0xc45e0
/* Register: elb_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_0_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_ADDRESS 0x31178
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_BYTE_ADDRESS 0xc45e0
/* Register: elb_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_1_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_ADDRESS 0x31179
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_BYTE_ADDRESS 0xc45e4
/* Register: elb_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_2_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_ADDRESS 0x3117a
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_BYTE_ADDRESS 0xc45e8
/* Register: elb_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_3_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_ADDRESS 0x3117b
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_BYTE_ADDRESS 0xc45ec
/* Register: elb_pxb_csr.sta_itr_portfifo_depth.sta_itr_portfifo_depth_4_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_ADDRESS 0x3117c
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_BYTE_ADDRESS 0xc45f0
/* Register: elb_pxb_csr.sta_itr_atomic_seq_cnt                            */
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ADDRESS 0x31180
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_BYTE_ADDRESS 0xc4600
/* Register: elb_pxb_csr.sta_itr_cnxt_pending                              */
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_ADDRESS 0x31181
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_BYTE_ADDRESS 0xc4604
/* Register: elb_pxb_csr.cfg_itr_atomic_seq_cnt                            */
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_ADDRESS 0x31182
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_BYTE_ADDRESS 0xc4608
/* Register: elb_pxb_csr.cfg_itr_axi_resp_order                            */
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_ADDRESS 0x31183
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_BYTE_ADDRESS 0xc460c
/* Register: elb_pxb_csr.cfg_itr_axi_rdcombiner                            */
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ADDRESS 0x31184
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_BYTE_ADDRESS 0xc4610
/* Register: elb_pxb_csr.cnt_itr_rdcombine_1k                              */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_ADDRESS 0x31185
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_BYTE_ADDRESS 0xc4614
/* Register: elb_pxb_csr.cnt_itr_rdcombine_768                             */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_ADDRESS 0x31186
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_BYTE_ADDRESS 0xc4618
/* Register: elb_pxb_csr.cnt_itr_rdcombine_512                             */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_ADDRESS 0x31187
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_BYTE_ADDRESS 0xc461c
/* Register: elb_pxb_csr.cnt_itr_rdcombine_tmout                           */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_ADDRESS 0x31188
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_BYTE_ADDRESS 0xc4620
/* Register: elb_pxb_csr.sta_itr_axi_rdcombine                             */
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_ADDRESS 0x31189
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_BYTE_ADDRESS 0xc4624
/* Wide Register: elb_pxb_csr.sat_tgt_ind_reason                           */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_ADDRESS 0x3118c
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_BYTE_ADDRESS 0xc4630
/* Register: elb_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_0_4         */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ADDRESS 0x3118c
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_BYTE_ADDRESS 0xc4630
/* Register: elb_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_1_4         */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_ADDRESS 0x3118d
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_BYTE_ADDRESS 0xc4634
/* Register: elb_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_2_4         */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_ADDRESS 0x3118e
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_BYTE_ADDRESS 0xc4638
/* Register: elb_pxb_csr.sat_tgt_ind_reason.sat_tgt_ind_reason_3_4         */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_ADDRESS 0x3118f
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BYTE_ADDRESS 0xc463c
/* Register: elb_pxb_csr.sat_itr_req_err                                   */
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_ADDRESS 0x31190
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BYTE_ADDRESS 0xc4640
/* Register: elb_pxb_csr.sat_itr_xfer_unexpected                           */
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_ADDRESS 0x31191
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_BYTE_ADDRESS 0xc4644
/* Register: elb_pxb_csr.sat_itr_cpl_err                                   */
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ADDRESS 0x31192
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_BYTE_ADDRESS 0xc4648
/* Register: elb_pxb_csr.sat_itr_rsp_err                                   */
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_ADDRESS 0x31193
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_BYTE_ADDRESS 0xc464c
/* Register: elb_pxb_csr.sat_itr_req_portgate                              */
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_ADDRESS 0x31194
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_BYTE_ADDRESS 0xc4650
/* Register: elb_pxb_csr.sat_tgt_rsp_err                                   */
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_ADDRESS 0x31195
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BYTE_ADDRESS 0xc4654
/* Register: elb_pxb_csr.cfg_tgt_axi_attr                                  */
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ADDRESS 0x31196
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_BYTE_ADDRESS 0xc4658
/* Register: elb_pxb_csr.cfg_debug_port                                    */
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ADDRESS 0x31197
#define ELB_PXB_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0xc465c
/* Register: elb_pxb_csr.cfg_diag_spare0                                   */
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_ADDRESS 0x31198
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_BYTE_ADDRESS 0xc4660
/* Register: elb_pxb_csr.sta_diag_spare0                                   */
#define ELB_PXB_CSR_STA_DIAG_SPARE0_ADDRESS 0x31199
#define ELB_PXB_CSR_STA_DIAG_SPARE0_BYTE_ADDRESS 0xc4664
/* Register: elb_pxb_csr.cfg_diag_spare1                                   */
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_ADDRESS 0x3119a
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_BYTE_ADDRESS 0xc4668
/* Register: elb_pxb_csr.sta_diag_spare1                                   */
#define ELB_PXB_CSR_STA_DIAG_SPARE1_ADDRESS 0x3119b
#define ELB_PXB_CSR_STA_DIAG_SPARE1_BYTE_ADDRESS 0xc466c
/* Register: elb_pxb_csr.cfg_tgt_filter_axi_id_remap                       */
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ADDRESS 0x3119c
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_BYTE_ADDRESS 0xc4670
/* Wide Register: elb_pxb_csr.cfg_itr_rdlat_measure                        */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_ADDRESS 0x3119e
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_BYTE_ADDRESS 0xc4678
/* Register: elb_pxb_csr.cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_0_2   */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_ADDRESS 0x3119e
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_BYTE_ADDRESS 0xc4678
/* Register: elb_pxb_csr.cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_1_2   */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ADDRESS 0x3119f
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_BYTE_ADDRESS 0xc467c
/* Register: elb_pxb_csr.sat_itr_rdlat0                                    */
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_ADDRESS 0x311a0
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_BYTE_ADDRESS 0xc4680
/* Wide Register: elb_pxb_csr.cnt_itr_rdlat_accum0                         */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_ADDRESS 0x311a2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_BYTE_ADDRESS 0xc4688
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum0.cnt_itr_rdlat_accum0_0_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_ADDRESS 0x311a2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BYTE_ADDRESS 0xc4688
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum0.cnt_itr_rdlat_accum0_1_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_ADDRESS 0x311a3
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BYTE_ADDRESS 0xc468c
/* Register: elb_pxb_csr.sat_itr_rdlat1                                    */
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_ADDRESS 0x311a4
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_BYTE_ADDRESS 0xc4690
/* Wide Register: elb_pxb_csr.cnt_itr_rdlat_accum1                         */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_ADDRESS 0x311a6
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_BYTE_ADDRESS 0xc4698
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum1.cnt_itr_rdlat_accum1_0_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_ADDRESS 0x311a6
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BYTE_ADDRESS 0xc4698
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum1.cnt_itr_rdlat_accum1_1_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_ADDRESS 0x311a7
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BYTE_ADDRESS 0xc469c
/* Register: elb_pxb_csr.sat_itr_rdlat2                                    */
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_ADDRESS 0x311a8
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_BYTE_ADDRESS 0xc46a0
/* Wide Register: elb_pxb_csr.cnt_itr_rdlat_accum2                         */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_ADDRESS 0x311aa
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_BYTE_ADDRESS 0xc46a8
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum2.cnt_itr_rdlat_accum2_0_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_ADDRESS 0x311aa
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BYTE_ADDRESS 0xc46a8
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum2.cnt_itr_rdlat_accum2_1_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_ADDRESS 0x311ab
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BYTE_ADDRESS 0xc46ac
/* Register: elb_pxb_csr.sat_itr_rdlat3                                    */
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_ADDRESS 0x311ac
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_BYTE_ADDRESS 0xc46b0
/* Wide Register: elb_pxb_csr.cnt_itr_rdlat_accum3                         */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_ADDRESS 0x311ae
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_BYTE_ADDRESS 0xc46b8
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum3.cnt_itr_rdlat_accum3_0_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_ADDRESS 0x311ae
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BYTE_ADDRESS 0xc46b8
/* Register: elb_pxb_csr.cnt_itr_rdlat_accum3.cnt_itr_rdlat_accum3_1_2     */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_ADDRESS 0x311af
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BYTE_ADDRESS 0xc46bc
/* Register: elb_pxb_csr.sat_itr_wrlat                                     */
#define ELB_PXB_CSR_SAT_ITR_WRLAT_ADDRESS 0x311b0
#define ELB_PXB_CSR_SAT_ITR_WRLAT_BYTE_ADDRESS 0xc46c0
/* Register: elb_pxb_csr.sta_itr_wrlat_range                               */
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_ADDRESS 0x311b1
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_BYTE_ADDRESS 0xc46c4
/* Wide Register: elb_pxb_csr.cnt_itr_wrlat_accum                          */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_ADDRESS 0x311b2
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_BYTE_ADDRESS 0xc46c8
/* Register: elb_pxb_csr.cnt_itr_wrlat_accum.cnt_itr_wrlat_accum_0_2       */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_ADDRESS 0x311b2
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BYTE_ADDRESS 0xc46c8
/* Register: elb_pxb_csr.cnt_itr_wrlat_accum.cnt_itr_wrlat_accum_1_2       */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_ADDRESS 0x311b3
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BYTE_ADDRESS 0xc46cc
/* Wide Register: elb_pxb_csr.sta_itr_axi_err_addr_rd                      */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_ADDRESS 0x311b4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_BYTE_ADDRESS 0xc46d0
/* Register: elb_pxb_csr.sta_itr_axi_err_addr_rd.sta_itr_axi_err_addr_rd_0_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDRESS 0x311b4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_BYTE_ADDRESS 0xc46d0
/* Register: elb_pxb_csr.sta_itr_axi_err_addr_rd.sta_itr_axi_err_addr_rd_1_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDRESS 0x311b5
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_BYTE_ADDRESS 0xc46d4
/* Register: elb_pxb_csr.sta_itr_axi_err_addr_rd.sta_itr_axi_err_addr_rd_2_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_ADDRESS 0x311b6
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_BYTE_ADDRESS 0xc46d8
/* Register: elb_pxb_csr.cfg_itr_axi_err_addr_rd                           */
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_ADDRESS 0x311b8
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_BYTE_ADDRESS 0xc46e0
/* Wide Register: elb_pxb_csr.sta_itr_axi_err_addr_wr                      */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_ADDRESS 0x311bc
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_BYTE_ADDRESS 0xc46f0
/* Register: elb_pxb_csr.sta_itr_axi_err_addr_wr.sta_itr_axi_err_addr_wr_0_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDRESS 0x311bc
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_BYTE_ADDRESS 0xc46f0
/* Register: elb_pxb_csr.sta_itr_axi_err_addr_wr.sta_itr_axi_err_addr_wr_1_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDRESS 0x311bd
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_BYTE_ADDRESS 0xc46f4
/* Register: elb_pxb_csr.sta_itr_axi_err_addr_wr.sta_itr_axi_err_addr_wr_2_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_ADDRESS 0x311be
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_BYTE_ADDRESS 0xc46f8
/* Register: elb_pxb_csr.cfg_itr_axi_err_addr_wr                           */
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_ADDRESS 0x311c0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_BYTE_ADDRESS 0xc4700
/* Wide Register: elb_pxb_csr.cfg_sram_bist                                */
#define ELB_PXB_CSR_CFG_SRAM_BIST_ADDRESS 0x311c2
#define ELB_PXB_CSR_CFG_SRAM_BIST_BYTE_ADDRESS 0xc4708
/* Register: elb_pxb_csr.cfg_sram_bist.cfg_sram_bist_0_2                   */
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_ADDRESS 0x311c2
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_BYTE_ADDRESS 0xc4708
/* Register: elb_pxb_csr.cfg_sram_bist.cfg_sram_bist_1_2                   */
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_ADDRESS 0x311c3
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_BYTE_ADDRESS 0xc470c
/* Wide Register: elb_pxb_csr.sta_sram_bist                                */
#define ELB_PXB_CSR_STA_SRAM_BIST_ADDRESS 0x311c4
#define ELB_PXB_CSR_STA_SRAM_BIST_BYTE_ADDRESS 0xc4710
/* Register: elb_pxb_csr.sta_sram_bist.sta_sram_bist_0_3                   */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_ADDRESS 0x311c4
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_BYTE_ADDRESS 0xc4710
/* Register: elb_pxb_csr.sta_sram_bist.sta_sram_bist_1_3                   */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_ADDRESS 0x311c5
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_BYTE_ADDRESS 0xc4714
/* Register: elb_pxb_csr.sta_sram_bist.sta_sram_bist_2_3                   */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_ADDRESS 0x311c6
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_BYTE_ADDRESS 0xc4718
/* Register: elb_pxb_csr.cfg_tcam_bist                                     */
#define ELB_PXB_CSR_CFG_TCAM_BIST_ADDRESS 0x311c8
#define ELB_PXB_CSR_CFG_TCAM_BIST_BYTE_ADDRESS 0xc4720
/* Register: elb_pxb_csr.sta_tcam_bist                                     */
#define ELB_PXB_CSR_STA_TCAM_BIST_ADDRESS 0x311c9
#define ELB_PXB_CSR_STA_TCAM_BIST_BYTE_ADDRESS 0xc4724
/* Register: elb_pxb_csr.cfg_clk                                           */
#define ELB_PXB_CSR_CFG_CLK_ADDRESS 0x311ca
#define ELB_PXB_CSR_CFG_CLK_BYTE_ADDRESS 0xc4728
/* Register: elb_pxb_csr.csr_intr                                          */
#define ELB_PXB_CSR_CSR_INTR_ADDRESS 0x311cb
#define ELB_PXB_CSR_CSR_INTR_BYTE_ADDRESS 0xc472c
/* Group: elb_pxb_csr.int_groups                                           */
#define ELB_PXB_CSR_INT_GROUPS_ADDRESS 0x311cc
#define ELB_PXB_CSR_INT_GROUPS_BYTE_ADDRESS 0xc4730
/* Register: elb_pxb_csr.int_groups.intreg                                 */
#define ELB_PXB_CSR_INT_GROUPS_INTREG_ADDRESS 0x311cc
#define ELB_PXB_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0xc4730
/* Register: elb_pxb_csr.int_groups.int_enable_rw_reg                      */
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x311cd
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0xc4734
/* Register: elb_pxb_csr.int_groups.int_rw_reg                             */
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x311ce
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0xc4738
/* Group: elb_pxb_csr.int_itr_ecc                                          */
#define ELB_PXB_CSR_INT_ITR_ECC_ADDRESS 0x311d0
#define ELB_PXB_CSR_INT_ITR_ECC_BYTE_ADDRESS 0xc4740
/* Register: elb_pxb_csr.int_itr_ecc.intreg                                */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_ADDRESS 0x311d0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_BYTE_ADDRESS 0xc4740
/* Register: elb_pxb_csr.int_itr_ecc.int_test_set                          */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_ADDRESS 0x311d1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_BYTE_ADDRESS 0xc4744
/* Register: elb_pxb_csr.int_itr_ecc.int_enable_set                        */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_ADDRESS 0x311d2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0xc4748
/* Register: elb_pxb_csr.int_itr_ecc.int_enable_clear                      */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_ADDRESS 0x311d3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc474c
/* Group: elb_pxb_csr.int_tgt_ecc                                          */
#define ELB_PXB_CSR_INT_TGT_ECC_ADDRESS 0x311d4
#define ELB_PXB_CSR_INT_TGT_ECC_BYTE_ADDRESS 0xc4750
/* Register: elb_pxb_csr.int_tgt_ecc.intreg                                */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ADDRESS 0x311d4
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_BYTE_ADDRESS 0xc4750
/* Register: elb_pxb_csr.int_tgt_ecc.int_test_set                          */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ADDRESS 0x311d5
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_BYTE_ADDRESS 0xc4754
/* Register: elb_pxb_csr.int_tgt_ecc.int_enable_set                        */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ADDRESS 0x311d6
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0xc4758
/* Register: elb_pxb_csr.int_tgt_ecc.int_enable_clear                      */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ADDRESS 0x311d7
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc475c
/* Group: elb_pxb_csr.int_err                                              */
#define ELB_PXB_CSR_INT_ERR_ADDRESS 0x311d8
#define ELB_PXB_CSR_INT_ERR_BYTE_ADDRESS 0xc4760
/* Register: elb_pxb_csr.int_err.intreg                                    */
#define ELB_PXB_CSR_INT_ERR_INTREG_ADDRESS 0x311d8
#define ELB_PXB_CSR_INT_ERR_INTREG_BYTE_ADDRESS 0xc4760
/* Register: elb_pxb_csr.int_err.int_test_set                              */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ADDRESS 0x311d9
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_BYTE_ADDRESS 0xc4764
/* Register: elb_pxb_csr.int_err.int_enable_set                            */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ADDRESS 0x311da
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_BYTE_ADDRESS 0xc4768
/* Register: elb_pxb_csr.int_err.int_enable_clear                          */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ADDRESS 0x311db
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc476c
/* Group: elb_pxb_csr.int_invf                                             */
#define ELB_PXB_CSR_INT_INVF_ADDRESS 0x311dc
#define ELB_PXB_CSR_INT_INVF_BYTE_ADDRESS 0xc4770
/* Register: elb_pxb_csr.int_invf.intreg                                   */
#define ELB_PXB_CSR_INT_INVF_INTREG_ADDRESS 0x311dc
#define ELB_PXB_CSR_INT_INVF_INTREG_BYTE_ADDRESS 0xc4770
/* Register: elb_pxb_csr.int_invf.int_test_set                             */
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_ADDRESS 0x311dd
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_BYTE_ADDRESS 0xc4774
/* Register: elb_pxb_csr.int_invf.int_enable_set                           */
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_ADDRESS 0x311de
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_BYTE_ADDRESS 0xc4778
/* Register: elb_pxb_csr.int_invf.int_enable_clear                         */
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_ADDRESS 0x311df
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc477c
/* Group: elb_pxb_csr.int_pxe                                              */
#define ELB_PXB_CSR_INT_PXE_ADDRESS 0x311e0
#define ELB_PXB_CSR_INT_PXE_BYTE_ADDRESS 0xc4780
/* Register: elb_pxb_csr.int_pxe.intreg                                    */
#define ELB_PXB_CSR_INT_PXE_INTREG_ADDRESS 0x311e0
#define ELB_PXB_CSR_INT_PXE_INTREG_BYTE_ADDRESS 0xc4780
/* Register: elb_pxb_csr.int_pxe.int_test_set                              */
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_ADDRESS 0x311e1
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_BYTE_ADDRESS 0xc4784
/* Register: elb_pxb_csr.int_pxe.int_enable_set                            */
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_ADDRESS 0x311e2
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_BYTE_ADDRESS 0xc4788
/* Register: elb_pxb_csr.int_pxe.int_enable_clear                          */
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_ADDRESS 0x311e3
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc478c
/* Register: elb_pxb_csr.cfg_pxb_spare0                                    */
#define ELB_PXB_CSR_CFG_PXB_SPARE0_ADDRESS 0x311e4
#define ELB_PXB_CSR_CFG_PXB_SPARE0_BYTE_ADDRESS 0xc4790
/* Register: elb_pxb_csr.cfg_pxb_spare1                                    */
#define ELB_PXB_CSR_CFG_PXB_SPARE1_ADDRESS 0x311e5
#define ELB_PXB_CSR_CFG_PXB_SPARE1_BYTE_ADDRESS 0xc4794
/* Register: elb_pxb_csr.cfg_pxb_spare2                                    */
#define ELB_PXB_CSR_CFG_PXB_SPARE2_ADDRESS 0x311e6
#define ELB_PXB_CSR_CFG_PXB_SPARE2_BYTE_ADDRESS 0xc4798
/* Register: elb_pxb_csr.cfg_pxb_spare3                                    */
#define ELB_PXB_CSR_CFG_PXB_SPARE3_ADDRESS 0x311e7
#define ELB_PXB_CSR_CFG_PXB_SPARE3_BYTE_ADDRESS 0xc479c
/* Addressmap: elb_pxb_csr.invm                                            */
#define ELB_PXB_CSR_INVM_ADDRESS 0x31800
#define ELB_PXB_CSR_INVM_BYTE_ADDRESS 0xc6000
/* Register: elb_pxb_csr.invm.CFG_inval_master                             */
#define ELB_PXB_CSR_INVM_CFG_INVAL_MASTER_ADDRESS 0x31800
#define ELB_PXB_CSR_INVM_CFG_INVAL_MASTER_BYTE_ADDRESS 0xc6000
/* Register: elb_pxb_csr.invm.CFG_ring_fifo                                */
#define ELB_PXB_CSR_INVM_CFG_RING_FIFO_ADDRESS 0x31801
#define ELB_PXB_CSR_INVM_CFG_RING_FIFO_BYTE_ADDRESS 0xc6004
/* Wide Memory: elb_pxb_csr.invm.STA_inval_cam                             */
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ADDRESS 0x31a00
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_BYTE_ADDRESS 0xc6800
/* Wide Register: elb_pxb_csr.invm.STA_inval_cam.entry                     */
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ADDRESS 0x31a00
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_BYTE_ADDRESS 0xc6800
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_COUNT 0x43
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MAX 0x42
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.invm.STA_inval_cam.entry.entry_0_4                */
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_0_4_ADDRESS 0x31a00
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0xc6800
/* Register: elb_pxb_csr.invm.STA_inval_cam.entry.entry_1_4                */
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_1_4_ADDRESS 0x31a01
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0xc6804
/* Register: elb_pxb_csr.invm.STA_inval_cam.entry.entry_2_4                */
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_2_4_ADDRESS 0x31a02
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0xc6808
/* Register: elb_pxb_csr.invm.STA_inval_cam.entry.entry_3_4                */
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_3_4_ADDRESS 0x31a03
#define ELB_PXB_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0xc680c
/* Memory: elb_pxb_csr.invm.dhs_sw_invalidate                              */
#define ELB_PXB_CSR_INVM_DHS_SW_INVALIDATE_ADDRESS 0x31c00
#define ELB_PXB_CSR_INVM_DHS_SW_INVALIDATE_BYTE_ADDRESS 0xc7000
/* Register: elb_pxb_csr.invm.dhs_sw_invalidate.entry                      */
#define ELB_PXB_CSR_INVM_DHS_SW_INVALIDATE_ENTRY_ADDRESS 0x31c00
#define ELB_PXB_CSR_INVM_DHS_SW_INVALIDATE_ENTRY_BYTE_ADDRESS 0xc7000
/* Addressmap: elb_pxb_csr.invf                                            */
#define ELB_PXB_CSR_INVF_ADDRESS 0x32000
#define ELB_PXB_CSR_INVF_BYTE_ADDRESS 0xc8000
/* Memory: elb_pxb_csr.invf.filter_addr_lo                                 */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_ADDRESS 0x32000
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_BYTE_ADDRESS 0xc8000
/* Register: elb_pxb_csr.invf.filter_addr_lo.data                          */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_DATA_ADDRESS 0x32000
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0xc8000
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_addr_hi                                 */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_ADDRESS 0x32020
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_BYTE_ADDRESS 0xc8080
/* Register: elb_pxb_csr.invf.filter_addr_hi.data                          */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_DATA_ADDRESS 0x32020
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0xc8080
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_addr_host                               */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_ADDRESS 0x32040
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_BYTE_ADDRESS 0xc8100
/* Register: elb_pxb_csr.invf.filter_addr_host.data                        */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_DATA_ADDRESS 0x32040
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_DATA_BYTE_ADDRESS 0xc8100
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_addr_pic                                */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_ADDRESS 0x32060
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_BYTE_ADDRESS 0xc8180
/* Register: elb_pxb_csr.invf.filter_addr_pic.data                         */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_DATA_ADDRESS 0x32060
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_DATA_BYTE_ADDRESS 0xc8180
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_addr_lif                                */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_ADDRESS 0x32080
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_BYTE_ADDRESS 0xc8200
/* Register: elb_pxb_csr.invf.filter_addr_lif.data                         */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_DATA_ADDRESS 0x32080
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_DATA_BYTE_ADDRESS 0xc8200
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_src                                     */
#define ELB_PXB_CSR_INVF_FILTER_SRC_ADDRESS 0x320a0
#define ELB_PXB_CSR_INVF_FILTER_SRC_BYTE_ADDRESS 0xc8280
/* Register: elb_pxb_csr.invf.filter_src.data                              */
#define ELB_PXB_CSR_INVF_FILTER_SRC_DATA_ADDRESS 0x320a0
#define ELB_PXB_CSR_INVF_FILTER_SRC_DATA_BYTE_ADDRESS 0xc8280
#define ELB_PXB_CSR_INVF_FILTER_SRC_DATA_ARRAY_ELEMENT_SIZE 0x2
#define ELB_PXB_CSR_INVF_FILTER_SRC_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_SRC_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_SRC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_axi_prot                                */
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_ADDRESS 0x320c0
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_BYTE_ADDRESS 0xc8300
/* Register: elb_pxb_csr.invf.filter_axi_prot.data                         */
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_DATA_ADDRESS 0x320c0
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_DATA_BYTE_ADDRESS 0xc8300
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_axi_cache                               */
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_ADDRESS 0x320e0
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_BYTE_ADDRESS 0xc8380
/* Register: elb_pxb_csr.invf.filter_axi_cache.data                        */
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_DATA_ADDRESS 0x320e0
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_DATA_BYTE_ADDRESS 0xc8380
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_acp                                     */
#define ELB_PXB_CSR_INVF_FILTER_ACP_ADDRESS 0x32100
#define ELB_PXB_CSR_INVF_FILTER_ACP_BYTE_ADDRESS 0xc8400
/* Register: elb_pxb_csr.invf.filter_acp.data                              */
#define ELB_PXB_CSR_INVF_FILTER_ACP_DATA_ADDRESS 0x32100
#define ELB_PXB_CSR_INVF_FILTER_ACP_DATA_BYTE_ADDRESS 0xc8400
#define ELB_PXB_CSR_INVF_FILTER_ACP_DATA_ARRAY_ELEMENT_SIZE 0x2
#define ELB_PXB_CSR_INVF_FILTER_ACP_DATA_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_ACP_DATA_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_ACP_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_pxb_csr.invf.filter_addr_ctl                                */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_ADDRESS 0x32120
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_BYTE_ADDRESS 0xc8480
/* Register: elb_pxb_csr.invf.filter_addr_ctl.value                        */
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_VALUE_ADDRESS 0x32120
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0xc8480
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x2
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.invf.filter_freeze_ctl                            */
#define ELB_PXB_CSR_INVF_FILTER_FREEZE_CTL_ADDRESS 0x32140
#define ELB_PXB_CSR_INVF_FILTER_FREEZE_CTL_BYTE_ADDRESS 0xc8500
/* Memory: elb_pxb_csr.invf.filter_hit_count                               */
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_ADDRESS 0x32160
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_BYTE_ADDRESS 0xc8580
/* Register: elb_pxb_csr.invf.filter_hit_count.value                       */
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_VALUE_ADDRESS 0x32160
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_VALUE_BYTE_ADDRESS 0xc8580
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_VALUE_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_VALUE_ARRAY_COUNT 0x20
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MAX 0x1f
#define ELB_PXB_CSR_INVF_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.invf.CNT_read_deny                                */
#define ELB_PXB_CSR_INVF_CNT_READ_DENY_ADDRESS 0x32180
#define ELB_PXB_CSR_INVF_CNT_READ_DENY_BYTE_ADDRESS 0xc8600
/* Register: elb_pxb_csr.invf.CNT_write_deny                               */
#define ELB_PXB_CSR_INVF_CNT_WRITE_DENY_ADDRESS 0x32181
#define ELB_PXB_CSR_INVF_CNT_WRITE_DENY_BYTE_ADDRESS 0xc8604
/* Register: elb_pxb_csr.invf.CFG_clear_filter                             */
#define ELB_PXB_CSR_INVF_CFG_CLEAR_FILTER_ADDRESS 0x32182
#define ELB_PXB_CSR_INVF_CFG_CLEAR_FILTER_BYTE_ADDRESS 0xc8608
/* Register: elb_pxb_csr.invf.STA_write_deny                               */
#define ELB_PXB_CSR_INVF_STA_WRITE_DENY_ADDRESS 0x32183
#define ELB_PXB_CSR_INVF_STA_WRITE_DENY_BYTE_ADDRESS 0xc860c
/* Register: elb_pxb_csr.invf.STA_read_deny                                */
#define ELB_PXB_CSR_INVF_STA_READ_DENY_ADDRESS 0x32184
#define ELB_PXB_CSR_INVF_STA_READ_DENY_BYTE_ADDRESS 0xc8610
/* Register: elb_pxb_csr.invf.STA_reads                                    */
#define ELB_PXB_CSR_INVF_STA_READS_ADDRESS 0x32185
#define ELB_PXB_CSR_INVF_STA_READS_BYTE_ADDRESS 0xc8614
/* Register: elb_pxb_csr.invf.STA_writes                                   */
#define ELB_PXB_CSR_INVF_STA_WRITES_ADDRESS 0x32186
#define ELB_PXB_CSR_INVF_STA_WRITES_BYTE_ADDRESS 0xc8618
/* Wide Register: elb_pxb_csr.invf.STA_freeze                              */
#define ELB_PXB_CSR_INVF_STA_FREEZE_ADDRESS 0x32188
#define ELB_PXB_CSR_INVF_STA_FREEZE_BYTE_ADDRESS 0xc8620
/* Register: elb_pxb_csr.invf.STA_freeze.STA_freeze_0_3                    */
#define ELB_PXB_CSR_INVF_STA_FREEZE_STA_FREEZE_0_3_ADDRESS 0x32188
#define ELB_PXB_CSR_INVF_STA_FREEZE_STA_FREEZE_0_3_BYTE_ADDRESS 0xc8620
/* Register: elb_pxb_csr.invf.STA_freeze.STA_freeze_1_3                    */
#define ELB_PXB_CSR_INVF_STA_FREEZE_STA_FREEZE_1_3_ADDRESS 0x32189
#define ELB_PXB_CSR_INVF_STA_FREEZE_STA_FREEZE_1_3_BYTE_ADDRESS 0xc8624
/* Register: elb_pxb_csr.invf.STA_freeze.STA_freeze_2_3                    */
#define ELB_PXB_CSR_INVF_STA_FREEZE_STA_FREEZE_2_3_ADDRESS 0x3218a
#define ELB_PXB_CSR_INVF_STA_FREEZE_STA_FREEZE_2_3_BYTE_ADDRESS 0xc8628
/* Wide Register: elb_pxb_csr.invf.STA_interrupt                           */
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_ADDRESS 0x3218c
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_BYTE_ADDRESS 0xc8630
/* Register: elb_pxb_csr.invf.STA_interrupt.STA_interrupt_0_3              */
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDRESS 0x3218c
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_ADDRESS 0xc8630
/* Register: elb_pxb_csr.invf.STA_interrupt.STA_interrupt_1_3              */
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDRESS 0x3218d
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_ADDRESS 0xc8634
/* Register: elb_pxb_csr.invf.STA_interrupt.STA_interrupt_2_3              */
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDRESS 0x3218e
#define ELB_PXB_CSR_INVF_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_ADDRESS 0xc8638
/* Wide Register: elb_pxb_csr.invf.filter_trace                            */
#define ELB_PXB_CSR_INVF_FILTER_TRACE_ADDRESS 0x32190
#define ELB_PXB_CSR_INVF_FILTER_TRACE_BYTE_ADDRESS 0xc8640
/* Register: elb_pxb_csr.invf.filter_trace.filter_trace_0_3                */
#define ELB_PXB_CSR_INVF_FILTER_TRACE_FILTER_TRACE_0_3_ADDRESS 0x32190
#define ELB_PXB_CSR_INVF_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_ADDRESS 0xc8640
/* Register: elb_pxb_csr.invf.filter_trace.filter_trace_1_3                */
#define ELB_PXB_CSR_INVF_FILTER_TRACE_FILTER_TRACE_1_3_ADDRESS 0x32191
#define ELB_PXB_CSR_INVF_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_ADDRESS 0xc8644
/* Register: elb_pxb_csr.invf.filter_trace.filter_trace_2_3                */
#define ELB_PXB_CSR_INVF_FILTER_TRACE_FILTER_TRACE_2_3_ADDRESS 0x32192
#define ELB_PXB_CSR_INVF_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_ADDRESS 0xc8648
/* Register: elb_pxb_csr.invf.filter_timeout                               */
#define ELB_PXB_CSR_INVF_FILTER_TIMEOUT_ADDRESS 0x32194
#define ELB_PXB_CSR_INVF_FILTER_TIMEOUT_BYTE_ADDRESS 0xc8650
/* Register: elb_pxb_csr.invf.csr_intr                                     */
#define ELB_PXB_CSR_INVF_CSR_INTR_ADDRESS 0x32195
#define ELB_PXB_CSR_INVF_CSR_INTR_BYTE_ADDRESS 0xc8654
/* Group: elb_pxb_csr.invf.int_groups                                      */
#define ELB_PXB_CSR_INVF_INT_GROUPS_ADDRESS 0x32198
#define ELB_PXB_CSR_INVF_INT_GROUPS_BYTE_ADDRESS 0xc8660
/* Register: elb_pxb_csr.invf.int_groups.intreg                            */
#define ELB_PXB_CSR_INVF_INT_GROUPS_INTREG_ADDRESS 0x32198
#define ELB_PXB_CSR_INVF_INT_GROUPS_INTREG_BYTE_ADDRESS 0xc8660
/* Register: elb_pxb_csr.invf.int_groups.int_enable_rw_reg                 */
#define ELB_PXB_CSR_INVF_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x32199
#define ELB_PXB_CSR_INVF_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0xc8664
/* Register: elb_pxb_csr.invf.int_groups.int_rw_reg                        */
#define ELB_PXB_CSR_INVF_INT_GROUPS_INT_RW_REG_ADDRESS 0x3219a
#define ELB_PXB_CSR_INVF_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0xc8668
/* Group: elb_pxb_csr.invf.int_filter                                      */
#define ELB_PXB_CSR_INVF_INT_FILTER_ADDRESS 0x3219c
#define ELB_PXB_CSR_INVF_INT_FILTER_BYTE_ADDRESS 0xc8670
/* Register: elb_pxb_csr.invf.int_filter.intreg                            */
#define ELB_PXB_CSR_INVF_INT_FILTER_INTREG_ADDRESS 0x3219c
#define ELB_PXB_CSR_INVF_INT_FILTER_INTREG_BYTE_ADDRESS 0xc8670
/* Register: elb_pxb_csr.invf.int_filter.int_test_set                      */
#define ELB_PXB_CSR_INVF_INT_FILTER_INT_TEST_SET_ADDRESS 0x3219d
#define ELB_PXB_CSR_INVF_INT_FILTER_INT_TEST_SET_BYTE_ADDRESS 0xc8674
/* Register: elb_pxb_csr.invf.int_filter.int_enable_set                    */
#define ELB_PXB_CSR_INVF_INT_FILTER_INT_ENABLE_SET_ADDRESS 0x3219e
#define ELB_PXB_CSR_INVF_INT_FILTER_INT_ENABLE_SET_BYTE_ADDRESS 0xc8678
/* Register: elb_pxb_csr.invf.int_filter.int_enable_clear                  */
#define ELB_PXB_CSR_INVF_INT_FILTER_INT_ENABLE_CLEAR_ADDRESS 0x3219f
#define ELB_PXB_CSR_INVF_INT_FILTER_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc867c
/* Addressmap: elb_pxb_csr.pxe                                             */
#define ELB_PXB_CSR_PXE_ADDRESS 0x32400
#define ELB_PXB_CSR_PXE_BYTE_ADDRESS 0xc9000
/* Register: elb_pxb_csr.pxe.cfg_elam_general                              */
#define ELB_PXB_CSR_PXE_CFG_ELAM_GENERAL_ADDRESS 0x32400
#define ELB_PXB_CSR_PXE_CFG_ELAM_GENERAL_BYTE_ADDRESS 0xc9000
/* Wide Memory: elb_pxb_csr.pxe.dhs_elam_m                                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ADDRESS 0x32500
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_BYTE_ADDRESS 0xc9400
/* Wide Register: elb_pxb_csr.pxe.dhs_elam_m.entry                         */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ADDRESS 0x32500
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_BYTE_ADDRESS 0xc9400
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ARRAY_COUNT 0x5
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ARRAY_INDEX_MAX 0x4
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_0_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_0_32_ADDRESS 0x32500
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0xc9400
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_1_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_1_32_ADDRESS 0x32501
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0xc9404
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_2_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_2_32_ADDRESS 0x32502
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0xc9408
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_3_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_3_32_ADDRESS 0x32503
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0xc940c
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_4_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_4_32_ADDRESS 0x32504
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0xc9410
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_5_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_5_32_ADDRESS 0x32505
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0xc9414
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_6_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_6_32_ADDRESS 0x32506
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0xc9418
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_7_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_7_32_ADDRESS 0x32507
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0xc941c
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_8_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_8_32_ADDRESS 0x32508
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0xc9420
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_9_32                   */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_9_32_ADDRESS 0x32509
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0xc9424
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_10_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_10_32_ADDRESS 0x3250a
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0xc9428
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_11_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_11_32_ADDRESS 0x3250b
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0xc942c
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_12_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_12_32_ADDRESS 0x3250c
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0xc9430
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_13_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_13_32_ADDRESS 0x3250d
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0xc9434
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_14_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_14_32_ADDRESS 0x3250e
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0xc9438
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_15_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_15_32_ADDRESS 0x3250f
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0xc943c
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_16_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_16_32_ADDRESS 0x32510
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0xc9440
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_17_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_17_32_ADDRESS 0x32511
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0xc9444
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_18_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_18_32_ADDRESS 0x32512
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0xc9448
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_19_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_19_32_ADDRESS 0x32513
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0xc944c
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_20_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_20_32_ADDRESS 0x32514
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0xc9450
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_21_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_21_32_ADDRESS 0x32515
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0xc9454
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_22_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_22_32_ADDRESS 0x32516
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0xc9458
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_23_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_23_32_ADDRESS 0x32517
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0xc945c
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_24_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_24_32_ADDRESS 0x32518
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0xc9460
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_25_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_25_32_ADDRESS 0x32519
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0xc9464
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_26_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_26_32_ADDRESS 0x3251a
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0xc9468
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_27_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_27_32_ADDRESS 0x3251b
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0xc946c
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_28_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_28_32_ADDRESS 0x3251c
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0xc9470
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_29_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_29_32_ADDRESS 0x3251d
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0xc9474
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_30_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_30_32_ADDRESS 0x3251e
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0xc9478
/* Register: elb_pxb_csr.pxe.dhs_elam_m.entry.entry_31_32                  */
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_31_32_ADDRESS 0x3251f
#define ELB_PXB_CSR_PXE_DHS_ELAM_M_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0xc947c
/* Register: elb_pxb_csr.pxe.cfg_elam_breakout                             */
#define ELB_PXB_CSR_PXE_CFG_ELAM_BREAKOUT_ADDRESS 0x32600
#define ELB_PXB_CSR_PXE_CFG_ELAM_BREAKOUT_BYTE_ADDRESS 0xc9800
/* Memory: elb_pxb_csr.pxe.dhs_elam_eqt                                    */
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_ADDRESS 0x32604
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_BYTE_ADDRESS 0xc9810
/* Register: elb_pxb_csr.pxe.dhs_elam_eqt.entry                            */
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_ENTRY_ADDRESS 0x32604
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_ENTRY_BYTE_ADDRESS 0xc9810
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_ENTRY_ARRAY_COUNT 0x4
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_ENTRY_ARRAY_INDEX_MAX 0x3
#define ELB_PXB_CSR_PXE_DHS_ELAM_EQT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: elb_pxb_csr.pxe.dhs_elam_branch                            */
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ADDRESS 0x32640
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_BYTE_ADDRESS 0xc9900
/* Wide Register: elb_pxb_csr.pxe.dhs_elam_branch.entry                    */
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ADDRESS 0x32640
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_BYTE_ADDRESS 0xc9900
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ARRAY_COUNT 0x18
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ARRAY_INDEX_MAX 0x17
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.pxe.dhs_elam_branch.entry.entry_0_2               */
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_ADDRESS 0x32640
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xc9900
/* Register: elb_pxb_csr.pxe.dhs_elam_branch.entry.entry_1_2               */
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_ADDRESS 0x32641
#define ELB_PXB_CSR_PXE_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xc9904
/* Register: elb_pxb_csr.pxe.cfg_elam_control                              */
#define ELB_PXB_CSR_PXE_CFG_ELAM_CONTROL_ADDRESS 0x32680
#define ELB_PXB_CSR_PXE_CFG_ELAM_CONTROL_BYTE_ADDRESS 0xc9a00
/* Register: elb_pxb_csr.pxe.cfg_elam_ext_trig                             */
#define ELB_PXB_CSR_PXE_CFG_ELAM_EXT_TRIG_ADDRESS 0x32681
#define ELB_PXB_CSR_PXE_CFG_ELAM_EXT_TRIG_BYTE_ADDRESS 0xc9a04
/* Wide Memory: elb_pxb_csr.pxe.dhs_elam_capture_en                        */
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ADDRESS 0x32688
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_BYTE_ADDRESS 0xc9a20
/* Wide Register: elb_pxb_csr.pxe.dhs_elam_capture_en.entry                */
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ADDRESS 0x32688
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_ADDRESS 0xc9a20
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_COUNT 0x4
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_INDEX_MAX 0x3
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_pxb_csr.pxe.dhs_elam_capture_en.entry.entry_0_2           */
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_ADDRESS 0x32688
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0xc9a20
/* Register: elb_pxb_csr.pxe.dhs_elam_capture_en.entry.entry_1_2           */
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_ADDRESS 0x32689
#define ELB_PXB_CSR_PXE_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0xc9a24
/* Wide Register: elb_pxb_csr.pxe.sta_elam                                 */
#define ELB_PXB_CSR_PXE_STA_ELAM_ADDRESS 0x32690
#define ELB_PXB_CSR_PXE_STA_ELAM_BYTE_ADDRESS 0xc9a40
/* Register: elb_pxb_csr.pxe.sta_elam.sta_elam_0_3                         */
#define ELB_PXB_CSR_PXE_STA_ELAM_STA_ELAM_0_3_ADDRESS 0x32690
#define ELB_PXB_CSR_PXE_STA_ELAM_STA_ELAM_0_3_BYTE_ADDRESS 0xc9a40
/* Register: elb_pxb_csr.pxe.sta_elam.sta_elam_1_3                         */
#define ELB_PXB_CSR_PXE_STA_ELAM_STA_ELAM_1_3_ADDRESS 0x32691
#define ELB_PXB_CSR_PXE_STA_ELAM_STA_ELAM_1_3_BYTE_ADDRESS 0xc9a44
/* Register: elb_pxb_csr.pxe.sta_elam.sta_elam_2_3                         */
#define ELB_PXB_CSR_PXE_STA_ELAM_STA_ELAM_2_3_ADDRESS 0x32692
#define ELB_PXB_CSR_PXE_STA_ELAM_STA_ELAM_2_3_BYTE_ADDRESS 0xc9a48
/* Wide Memory: elb_pxb_csr.pxe.dhs_elam_mem                               */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ADDRESS 0x326a0
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_BYTE_ADDRESS 0xc9a80
/* Wide Register: elb_pxb_csr.pxe.dhs_elam_mem.entry                       */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ADDRESS 0x326a0
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_BYTE_ADDRESS 0xc9a80
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_0_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_ADDRESS 0x326a0
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_BYTE_ADDRESS 0xc9a80
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_1_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_ADDRESS 0x326a1
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_BYTE_ADDRESS 0xc9a84
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_2_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_ADDRESS 0x326a2
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_BYTE_ADDRESS 0xc9a88
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_3_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_ADDRESS 0x326a3
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_BYTE_ADDRESS 0xc9a8c
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_4_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_ADDRESS 0x326a4
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_BYTE_ADDRESS 0xc9a90
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_5_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_ADDRESS 0x326a5
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_BYTE_ADDRESS 0xc9a94
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_6_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_ADDRESS 0x326a6
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_BYTE_ADDRESS 0xc9a98
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_7_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_ADDRESS 0x326a7
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_BYTE_ADDRESS 0xc9a9c
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_8_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_ADDRESS 0x326a8
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_BYTE_ADDRESS 0xc9aa0
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_9_16                 */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_ADDRESS 0x326a9
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_BYTE_ADDRESS 0xc9aa4
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_10_16                */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_ADDRESS 0x326aa
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_BYTE_ADDRESS 0xc9aa8
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_11_16                */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_ADDRESS 0x326ab
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_BYTE_ADDRESS 0xc9aac
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_12_16                */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_ADDRESS 0x326ac
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_BYTE_ADDRESS 0xc9ab0
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_13_16                */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_ADDRESS 0x326ad
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_BYTE_ADDRESS 0xc9ab4
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_14_16                */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_ADDRESS 0x326ae
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_BYTE_ADDRESS 0xc9ab8
/* Register: elb_pxb_csr.pxe.dhs_elam_mem.entry.entry_15_16                */
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_ADDRESS 0x326af
#define ELB_PXB_CSR_PXE_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_BYTE_ADDRESS 0xc9abc
/* Register: elb_pxb_csr.pxe.cfg_elam_mem                                  */
#define ELB_PXB_CSR_PXE_CFG_ELAM_MEM_ADDRESS 0x326b0
#define ELB_PXB_CSR_PXE_CFG_ELAM_MEM_BYTE_ADDRESS 0xc9ac0
/* Register: elb_pxb_csr.pxe.sta_bist_elam_mem                             */
#define ELB_PXB_CSR_PXE_STA_BIST_ELAM_MEM_ADDRESS 0x326b1
#define ELB_PXB_CSR_PXE_STA_BIST_ELAM_MEM_BYTE_ADDRESS 0xc9ac4


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: elb_pxb_csr                                            */
/* Addressmap template: elb_pxb_csr                                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 6 */
#define ELB_PXB_CSR_SIZE 0x40000
#define ELB_PXB_CSR_BYTE_SIZE 0x100000
/* Register member: elb_pxb_csr.base                                       */
/* Register type referenced: elb_pxb_csr::base                             */
/* Register template referenced: elb_pxb_csr::base                         */
#define ELB_PXB_CSR_BASE_OFFSET 0x0
#define ELB_PXB_CSR_BASE_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_BASE_READ_ACCESS 1
#define ELB_PXB_CSR_BASE_WRITE_ACCESS 1
#define ELB_PXB_CSR_BASE_RESET_VALUE 0x00000001
#define ELB_PXB_CSR_BASE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_BASE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.rdintr                                     */
/* Register type referenced: elb_pxb_csr::rdintr                           */
/* Register template referenced: elb_pxb_csr::rdintr                       */
#define ELB_PXB_CSR_RDINTR_OFFSET 0x1
#define ELB_PXB_CSR_RDINTR_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_RDINTR_READ_ACCESS 1
#define ELB_PXB_CSR_RDINTR_WRITE_ACCESS 1
#define ELB_PXB_CSR_RDINTR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_RDINTR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_RDINTR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_RDINTR_WRITE_MASK 0xffffffff
/* Wide Memory member: elb_pxb_csr.dhs_itr_pcihdrt                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_pcihdrt               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_pcihdrt           */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_OFFSET 0x2000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_BYTE_OFFSET 0x8000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_portmap                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_portmap               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_portmap           */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_OFFSET 0x4000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_BYTE_OFFSET 0x10000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_pmt                             */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_pmt                   */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_pmt               */
#define ELB_PXB_CSR_DHS_TGT_PMT_OFFSET 0x6000
#define ELB_PXB_CSR_DHS_TGT_PMT_BYTE_OFFSET 0x18000
#define ELB_PXB_CSR_DHS_TGT_PMT_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_pmr                             */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_pmr                   */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_pmr               */
#define ELB_PXB_CSR_DHS_TGT_PMR_OFFSET 0x8000
#define ELB_PXB_CSR_DHS_TGT_PMR_BYTE_OFFSET 0x20000
#define ELB_PXB_CSR_DHS_TGT_PMR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_prt                             */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_prt                   */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_prt               */
#define ELB_PXB_CSR_DHS_TGT_PRT_OFFSET 0xc000
#define ELB_PXB_CSR_DHS_TGT_PRT_BYTE_OFFSET 0x30000
#define ELB_PXB_CSR_DHS_TGT_PRT_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_rxcrbfr0                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0          */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_OFFSET 0x10000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_BYTE_OFFSET 0x40000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_rxcrbfr1                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1          */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_OFFSET 0x12000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_BYTE_OFFSET 0x48000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_rxcrbfr2                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2          */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_OFFSET 0x14000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_BYTE_OFFSET 0x50000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_rxcrbfr3                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3          */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_OFFSET 0x16000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_BYTE_OFFSET 0x58000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_WRITE_ACCESS 1
/* Memory member: elb_pxb_csr.dhs_tgt_rxinfo                               */
/* Memory type referenced: elb_pxb_csr::dhs_tgt_rxinfo                     */
/* Memory template referenced: elb_pxb_csr::dhs_tgt_rxinfo                 */
#define ELB_PXB_CSR_DHS_TGT_RXINFO_OFFSET 0x18000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_BYTE_OFFSET 0x60000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_READ_MASK 0x3fffff
#define ELB_PXB_CSR_DHS_TGT_RXINFO_WRITE_MASK 0x3fffff
/* Wide Memory member: elb_pxb_csr.dhs_tgt_cplst                           */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_cplst                 */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_cplst             */
#define ELB_PXB_CSR_DHS_TGT_CPLST_OFFSET 0x18400
#define ELB_PXB_CSR_DHS_TGT_CPLST_BYTE_OFFSET 0x61000
#define ELB_PXB_CSR_DHS_TGT_CPLST_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_romask                          */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_romask                */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_romask            */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_OFFSET 0x18600
#define ELB_PXB_CSR_DHS_TGT_ROMASK_BYTE_OFFSET 0x61800
#define ELB_PXB_CSR_DHS_TGT_ROMASK_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_aximst0                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_aximst0               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_aximst0           */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_OFFSET 0x18800
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_BYTE_OFFSET 0x62000
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_aximst1                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_aximst1               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_aximst1           */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_OFFSET 0x18c00
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_BYTE_OFFSET 0x63000
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_aximst2                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_aximst2               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_aximst2           */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_OFFSET 0x19000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_BYTE_OFFSET 0x64000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_aximst3                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_aximst3               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_aximst3           */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_OFFSET 0x19400
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_BYTE_OFFSET 0x65000
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_tgt_aximst4                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_aximst4               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_aximst4           */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_OFFSET 0x19800
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_BYTE_OFFSET 0x66000
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_wrbfr0                          */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_wrbfr0                */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_wrbfr0            */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_OFFSET 0x1c000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_BYTE_OFFSET 0x70000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_wrbfr1                          */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_wrbfr1                */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_wrbfr1            */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_OFFSET 0x20000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_BYTE_OFFSET 0x80000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_wrbfr2                          */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_wrbfr2                */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_wrbfr2            */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_OFFSET 0x24000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_BYTE_OFFSET 0x90000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_wrbfr3                          */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_wrbfr3                */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_wrbfr3            */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_OFFSET 0x28000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_BYTE_OFFSET 0xa0000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_wrhdr                           */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_wrhdr                 */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_wrhdr             */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_OFFSET 0x2c000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_BYTE_OFFSET 0xb0000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_rdhdr                           */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_rdhdr                 */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_rdhdr             */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_OFFSET 0x2c800
#define ELB_PXB_CSR_DHS_ITR_RDHDR_BYTE_OFFSET 0xb2000
#define ELB_PXB_CSR_DHS_ITR_RDHDR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_rdcontext                       */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_rdcontext             */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_rdcontext         */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_OFFSET 0x2ca00
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_BYTE_OFFSET 0xb2800
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_WRITE_ACCESS 1
/* Memory member: elb_pxb_csr.dhs_tgt_rdcontext                            */
/* Memory type referenced: elb_pxb_csr::dhs_tgt_rdcontext                  */
/* Memory template referenced: elb_pxb_csr::dhs_tgt_rdcontext              */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_OFFSET 0x2cc00
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_BYTE_OFFSET 0xb3000
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_READ_MASK 0x7f
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_WRITE_MASK 0x7f
/* Memory member: elb_pxb_csr.dhs_tgt_rc_bdfmap                            */
/* Memory type referenced: elb_pxb_csr::dhs_tgt_rc_bdfmap                  */
/* Memory template referenced: elb_pxb_csr::dhs_tgt_rc_bdfmap              */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_OFFSET 0x2cc80
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_BYTE_OFFSET 0xb3200
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_WRITE_MASK 0xffffffff
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr0                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr0               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr0           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_OFFSET 0x2d000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_BYTE_OFFSET 0xb4000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr1                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr1               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr1           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_OFFSET 0x2d400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_BYTE_OFFSET 0xb5000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr2                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr2               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr2           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_OFFSET 0x2d800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_BYTE_OFFSET 0xb6000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr3                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr3               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr3           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_OFFSET 0x2dc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_BYTE_OFFSET 0xb7000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr4                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr4               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr4           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_OFFSET 0x2e000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_BYTE_OFFSET 0xb8000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr5                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr5               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr5           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_OFFSET 0x2e400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_BYTE_OFFSET 0xb9000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr6                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr6               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr6           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_OFFSET 0x2e800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_BYTE_OFFSET 0xba000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr7                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr7               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr7           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_OFFSET 0x2ec00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_BYTE_OFFSET 0xbb000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr8                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr8               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr8           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_OFFSET 0x2f000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_BYTE_OFFSET 0xbc000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr9                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr9               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr9           */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_OFFSET 0x2f400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_BYTE_OFFSET 0xbd000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr10                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr10              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr10          */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_OFFSET 0x2f800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_BYTE_OFFSET 0xbe000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr11                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr11              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr11          */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_OFFSET 0x2fc00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_BYTE_OFFSET 0xbf000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr12                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr12              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr12          */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_OFFSET 0x30000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_BYTE_OFFSET 0xc0000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr13                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr13              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr13          */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_OFFSET 0x30400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_BYTE_OFFSET 0xc1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr14                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr14              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr14          */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_OFFSET 0x30800
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_BYTE_OFFSET 0xc2000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_WRITE_ACCESS 1
/* Wide Memory member: elb_pxb_csr.dhs_itr_cplbfr15                        */
/* Wide Memory type referenced: elb_pxb_csr::dhs_itr_cplbfr15              */
/* Wide Memory template referenced: elb_pxb_csr::dhs_itr_cplbfr15          */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_OFFSET 0x30c00
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_BYTE_OFFSET 0xc3000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_WRITE_ACCESS 1
/* Memory member: elb_pxb_csr.dhs_tgt_notify                               */
/* Memory type referenced: elb_pxb_csr::dhs_tgt_notify                     */
/* Memory template referenced: elb_pxb_csr::dhs_tgt_notify                 */
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_OFFSET 0x31000
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_BYTE_OFFSET 0xc4000
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_WRITE_MASK 0xffffffff
/* Wide Memory member: elb_pxb_csr.dhs_tgt_ind_rsp                         */
/* Wide Memory type referenced: elb_pxb_csr::dhs_tgt_ind_rsp               */
/* Wide Memory template referenced: elb_pxb_csr::dhs_tgt_ind_rsp           */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_OFFSET 0x31008
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_BYTE_OFFSET 0xc4020
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_WRITE_ACCESS 1
/* Register member: elb_pxb_csr.cfg_pc_port_type                           */
/* Register type referenced: elb_pxb_csr::cfg_pc_port_type                 */
/* Register template referenced: elb_pxb_csr::cfg_pc_port_type             */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_OFFSET 0x31010
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_BYTE_OFFSET 0xc4040
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_RESET_VALUE 0x000000ff
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cfg_itr_port                          */
/* Wide Register type referenced: elb_pxb_csr::cfg_itr_port                */
/* Wide Register template referenced: elb_pxb_csr::cfg_itr_port            */
#define ELB_PXB_CSR_CFG_ITR_PORT_OFFSET 0x31020
#define ELB_PXB_CSR_CFG_ITR_PORT_BYTE_OFFSET 0xc4080
#define ELB_PXB_CSR_CFG_ITR_PORT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_itr_port.cfg_itr_port_0_3             */
/* Register type referenced: elb_pxb_csr::cfg_itr_port::cfg_itr_port_0_3   */
/* Register template referenced: elb_pxb_csr::cfg_itr_port::cfg_itr_port_0_3 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_OFFSET 0x31020
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_BYTE_OFFSET 0xc4080
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RESET_VALUE 0xe8a21680
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_port.cfg_itr_port_1_3             */
/* Register type referenced: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3   */
/* Register template referenced: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_OFFSET 0x31021
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BYTE_OFFSET 0xc4084
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_RESET_VALUE 0x0a084047
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_port.cfg_itr_port_2_3             */
/* Register type referenced: elb_pxb_csr::cfg_itr_port::cfg_itr_port_2_3   */
/* Register template referenced: elb_pxb_csr::cfg_itr_port::cfg_itr_port_2_3 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_OFFSET 0x31022
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_BYTE_OFFSET 0xc4088
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr.cfg_tgt_port                               */
/* Register type referenced: elb_pxb_csr::cfg_tgt_port                     */
/* Register template referenced: elb_pxb_csr::cfg_tgt_port                 */
#define ELB_PXB_CSR_CFG_TGT_PORT_OFFSET 0x31040
#define ELB_PXB_CSR_CFG_TGT_PORT_BYTE_OFFSET 0xc4100
#define ELB_PXB_CSR_CFG_TGT_PORT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_RESET_VALUE 0x0002c120
#define ELB_PXB_CSR_CFG_TGT_PORT_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PORT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PORT_WRITE_MASK 0x0007ffff
/* Register member: elb_pxb_csr.cfg_itr_tx_req                             */
/* Register type referenced: elb_pxb_csr::cfg_itr_tx_req                   */
/* Register template referenced: elb_pxb_csr::cfg_itr_tx_req               */
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_OFFSET 0x31048
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_BYTE_OFFSET 0xc4120
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RESET_VALUE 0x00000249
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_WRITE_MASK 0x0001ffff
/* Register member: elb_pxb_csr.cfg_tgt_req_notify                         */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_notify               */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_notify           */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_OFFSET 0x31050
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BYTE_OFFSET 0xc4140
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_WRITE_MASK 0x001fffff
/* Wide Register member: elb_pxb_csr.cfg_tgt_req_notify_int                */
/* Wide Register type referenced: elb_pxb_csr::cfg_tgt_req_notify_int      */
/* Wide Register template referenced: elb_pxb_csr::cfg_tgt_req_notify_int  */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_OFFSET 0x31058
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_BYTE_OFFSET 0xc4160
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_0_3 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_OFFSET 0x31058
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_BYTE_OFFSET 0xc4160
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_1_3 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_OFFSET 0x31059
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BYTE_OFFSET 0xc4164
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_req_notify_int.cfg_tgt_req_notify_int_2_3 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_OFFSET 0x3105a
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BYTE_OFFSET 0xc4168
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_WRITE_MASK 0x00000007
/* Register member: elb_pxb_csr.cfg_tgt_req_notify_ring_size               */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_notify_ring_size     */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_notify_ring_size */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_OFFSET 0x3105c
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_BYTE_OFFSET 0xc4170
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_RESET_VALUE 0x000003ff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_WRITE_MASK 0x0000ffff
/* Wide Register member: elb_pxb_csr.cfg_tgt_req_indirect_int              */
/* Wide Register type referenced: elb_pxb_csr::cfg_tgt_req_indirect_int    */
/* Wide Register template referenced: elb_pxb_csr::cfg_tgt_req_indirect_int */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_OFFSET 0x31060
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_BYTE_OFFSET 0xc4180
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_0_3 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_OFFSET 0x31060
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_BYTE_OFFSET 0xc4180
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_1_3 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_OFFSET 0x31061
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BYTE_OFFSET 0xc4184
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_req_indirect_int.cfg_tgt_req_indirect_int_2_3 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_OFFSET 0x31062
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BYTE_OFFSET 0xc4188
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_WRITE_MASK 0x00000007
/* Register member: elb_pxb_csr.cfg_tgt_doorbell                           */
/* Register type referenced: elb_pxb_csr::cfg_tgt_doorbell                 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_doorbell             */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_OFFSET 0x31064
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BYTE_OFFSET 0xc4190
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_RESET_VALUE 0x0001a010
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_WRITE_MASK 0x3fffffff
/* Register member: elb_pxb_csr.cfg_tgt_msg_filter                         */
/* Register type referenced: elb_pxb_csr::cfg_tgt_msg_filter               */
/* Register template referenced: elb_pxb_csr::cfg_tgt_msg_filter           */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_OFFSET 0x31065
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_BYTE_OFFSET 0xc4194
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_WRITE_MASK 0x07ffffff
/* Register member: elb_pxb_csr.cfg_tgt_fence_ignore                       */
/* Register type referenced: elb_pxb_csr::cfg_tgt_fence_ignore             */
/* Register template referenced: elb_pxb_csr::cfg_tgt_fence_ignore         */
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_OFFSET 0x31066
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_BYTE_OFFSET 0xc4198
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_WRITE_MASK 0x0000ffff
/* Wide Register member: elb_pxb_csr.cfg_tgt_rx_credit_bfr                 */
/* Wide Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr       */
/* Wide Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr   */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_OFFSET 0x31068
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_BYTE_OFFSET 0xc41a0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_0_7 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_OFFSET 0x31068
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_BYTE_OFFSET 0xc41a0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RESET_VALUE 0x4001fc00
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_1_7 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_OFFSET 0x31069
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_BYTE_OFFSET 0xc41a4
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RESET_VALUE 0x7f4001fe
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_2_7 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_OFFSET 0x3106a
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_BYTE_OFFSET 0xc41a8
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RESET_VALUE 0x00ffb001
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_3_7 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_OFFSET 0x3106b
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_BYTE_OFFSET 0xc41ac
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RESET_VALUE 0xf4009fe0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_4_7 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_OFFSET 0x3106c
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_BYTE_OFFSET 0xc41b0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RESET_VALUE 0x37fc005f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_5_7 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_OFFSET 0x3106d
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_BYTE_OFFSET 0xc41b4
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RESET_VALUE 0x281fff00
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_rx_credit_bfr.cfg_tgt_rx_credit_bfr_6_7 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_6_7 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_6_7 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_OFFSET 0x3106e
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_BYTE_OFFSET 0xc41b8
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_RESET_VALUE 0x00000001
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_WRITE_MASK 0x00000003
/* Register member: elb_pxb_csr.cfg_tgt_ind_en                             */
/* Register type referenced: elb_pxb_csr::cfg_tgt_ind_en                   */
/* Register template referenced: elb_pxb_csr::cfg_tgt_ind_en               */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_OFFSET 0x31070
#define ELB_PXB_CSR_CFG_TGT_IND_EN_BYTE_OFFSET 0xc41c0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_IND_EN_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_IND_EN_WRITE_MASK 0x00003fff
/* Register member: elb_pxb_csr.cfg_tgt_notify_en                          */
/* Register type referenced: elb_pxb_csr::cfg_tgt_notify_en                */
/* Register template referenced: elb_pxb_csr::cfg_tgt_notify_en            */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_OFFSET 0x31071
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_BYTE_OFFSET 0xc41c4
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_WRITE_MASK 0x00003fff
/* Wide Register member: elb_pxb_csr.cfg_pmt_tbl_id                        */
/* Wide Register type referenced: elb_pxb_csr::cfg_pmt_tbl_id              */
/* Wide Register template referenced: elb_pxb_csr::cfg_pmt_tbl_id          */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_OFFSET 0x31072
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_BYTE_OFFSET 0xc41c8
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_pmt_tbl_id.cfg_pmt_tbl_id_0_2         */
/* Register type referenced: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2 */
/* Register template referenced: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_OFFSET 0x31072
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_BYTE_OFFSET 0xc41c8
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_pmt_tbl_id.cfg_pmt_tbl_id_1_2         */
/* Register type referenced: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2 */
/* Register template referenced: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_OFFSET 0x31073
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_BYTE_OFFSET 0xc41cc
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cfg_tgt_rc_key                             */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rc_key                   */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rc_key               */
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_OFFSET 0x31074
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_BYTE_OFFSET 0xc41d0
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_WRITE_MASK 0x00000003
/* Register member: elb_pxb_csr.cfg_tgt_misc                               */
/* Register type referenced: elb_pxb_csr::cfg_tgt_misc                     */
/* Register template referenced: elb_pxb_csr::cfg_tgt_misc                 */
#define ELB_PXB_CSR_CFG_TGT_MISC_OFFSET 0x31075
#define ELB_PXB_CSR_CFG_TGT_MISC_BYTE_OFFSET 0xc41d4
#define ELB_PXB_CSR_CFG_TGT_MISC_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RESET_VALUE 0x00000003
#define ELB_PXB_CSR_CFG_TGT_MISC_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_MISC_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_MISC_WRITE_MASK 0x00000007
/* Wide Register member: elb_pxb_csr.cfg_pcie_local_memaddr_decode         */
/* Wide Register type referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode */
/* Wide Register template referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_OFFSET 0x31078
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_BYTE_OFFSET 0xc41e0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_0_4 */
/* Register type referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
/* Register template referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_OFFSET 0x31078
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_BYTE_OFFSET 0xc41e0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_1_4 */
/* Register type referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
/* Register template referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_OFFSET 0x31079
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_BYTE_OFFSET 0xc41e4
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RESET_VALUE 0xffff0000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_2_4 */
/* Register type referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
/* Register template referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_OFFSET 0x3107a
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_BYTE_OFFSET 0xc41e8
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RESET_VALUE 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_pcie_local_memaddr_decode.cfg_pcie_local_memaddr_decode_3_4 */
/* Register type referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
/* Register template referenced: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_OFFSET 0x3107b
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_BYTE_OFFSET 0xc41ec
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RESET_VALUE 0x0001ffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_WRITE_MASK 0x0001ffff
/* Wide Register member: elb_pxb_csr.cfg_tgt_rc_legacy_int_addr            */
/* Wide Register type referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr  */
/* Wide Register template referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_OFFSET 0x31080
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_BYTE_OFFSET 0xc4200
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_0_2 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_OFFSET 0x31080
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BYTE_OFFSET 0xc4200
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr.cfg_tgt_rc_legacy_int_addr_1_2 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_OFFSET 0x31081
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BYTE_OFFSET 0xc4204
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_WRITE_MASK 0x00000007
/* Register member: elb_pxb_csr.cfg_tgt_rc_legacy_int_data                 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_data       */
/* Register template referenced: elb_pxb_csr::cfg_tgt_rc_legacy_int_data   */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_OFFSET 0x31090
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_BYTE_OFFSET 0xc4240
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cfg_tgt_pmt_grst                           */
/* Register type referenced: elb_pxb_csr::cfg_tgt_pmt_grst                 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_pmt_grst             */
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_OFFSET 0x31091
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_BYTE_OFFSET 0xc4244
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr.cfg_tgt_pmt_vbe                            */
/* Register type referenced: elb_pxb_csr::cfg_tgt_pmt_vbe                  */
/* Register template referenced: elb_pxb_csr::cfg_tgt_pmt_vbe              */
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_OFFSET 0x31092
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_BYTE_OFFSET 0xc4248
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_RESET_VALUE 0x0000ffff
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_WRITE_MASK 0x0000ffff
/* Wide Register member: elb_pxb_csr.cfg_tgt_pmt_ind                       */
/* Wide Register type referenced: elb_pxb_csr::cfg_tgt_pmt_ind             */
/* Wide Register template referenced: elb_pxb_csr::cfg_tgt_pmt_ind         */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_OFFSET 0x31094
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_BYTE_OFFSET 0xc4250
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_0_4       */
/* Register type referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_OFFSET 0x31094
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_BYTE_OFFSET 0xc4250
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_1_4       */
/* Register type referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_OFFSET 0x31095
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_BYTE_OFFSET 0xc4254
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_2_4       */
/* Register type referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_OFFSET 0x31096
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_BYTE_OFFSET 0xc4258
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_pmt_ind.cfg_tgt_pmt_ind_3_4       */
/* Register type referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_OFFSET 0x31097
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_BYTE_OFFSET 0xc425c
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sta_tgt_pmt_ind                            */
/* Register type referenced: elb_pxb_csr::sta_tgt_pmt_ind                  */
/* Register template referenced: elb_pxb_csr::sta_tgt_pmt_ind              */
#define ELB_PXB_CSR_STA_TGT_PMT_IND_OFFSET 0x31098
#define ELB_PXB_CSR_STA_TGT_PMT_IND_BYTE_OFFSET 0xc4260
#define ELB_PXB_CSR_STA_TGT_PMT_IND_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_PMT_IND_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_PMT_IND_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_PMT_IND_RESET_MASK 0xfffff800
#define ELB_PXB_CSR_STA_TGT_PMT_IND_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_PMT_IND_WRITE_MASK 0x00000000
/* Memory member: elb_pxb_csr.dhs_tgt_pmt_ind                              */
/* Memory type referenced: elb_pxb_csr::dhs_tgt_pmt_ind                    */
/* Memory template referenced: elb_pxb_csr::dhs_tgt_pmt_ind                */
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_OFFSET 0x31099
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_BYTE_OFFSET 0xc4264
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_READ_MASK 0x3
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_WRITE_MASK 0x3
/* Register member: elb_pxb_csr.cfg_itr_ecc_disable                        */
/* Register type referenced: elb_pxb_csr::cfg_itr_ecc_disable              */
/* Register template referenced: elb_pxb_csr::cfg_itr_ecc_disable          */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_OFFSET 0x3109a
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_BYTE_OFFSET 0xc4268
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRITE_MASK 0x00ffffff
/* Register member: elb_pxb_csr.cfg_tgt_ecc_disable                        */
/* Register type referenced: elb_pxb_csr::cfg_tgt_ecc_disable              */
/* Register template referenced: elb_pxb_csr::cfg_tgt_ecc_disable          */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_OFFSET 0x3109b
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_BYTE_OFFSET 0xc426c
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_WRITE_MASK 0x3fffffff
/* Register member: elb_pxb_csr.sta_itr_ecc_wrbfr_0                        */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_0              */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_0          */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_OFFSET 0x3109c
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_BYTE_OFFSET 0xc4270
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_wrbfr_1                        */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_1              */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_1          */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_OFFSET 0x3109d
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_BYTE_OFFSET 0xc4274
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_wrbfr_2                        */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_2              */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_2          */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_OFFSET 0x3109e
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_BYTE_OFFSET 0xc4278
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_wrbfr_3                        */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_3              */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_wrbfr_3          */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_OFFSET 0x3109f
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_BYTE_OFFSET 0xc427c
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_pcihdrt                        */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_pcihdrt              */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_pcihdrt          */
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_OFFSET 0x310a0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_BYTE_OFFSET 0xc4280
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_RESET_MASK 0xffe00000
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_portmap                        */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_portmap              */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_portmap          */
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_OFFSET 0x310a1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_BYTE_OFFSET 0xc4284
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_RESET_MASK 0xffff0000
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_wrhdr                          */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_wrhdr                */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_wrhdr            */
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_OFFSET 0x310a2
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_BYTE_OFFSET 0xc4288
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_rdhdr                          */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_rdhdr                */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_rdhdr            */
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_OFFSET 0x310a3
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_BYTE_OFFSET 0xc428c
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_RESET_MASK 0xfffe0000
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_cplbfr                         */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_cplbfr               */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_cplbfr           */
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_OFFSET 0x310a4
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_BYTE_OFFSET 0xc4290
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_wrptr                          */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_wrptr                */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_wrptr            */
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_OFFSET 0x310a5
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_BYTE_OFFSET 0xc4294
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_RESET_MASK 0xfff80000
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_wid_map                        */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_wid_map              */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_wid_map          */
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_OFFSET 0x310a6
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_BYTE_OFFSET 0xc4298
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_RESET_MASK 0xffff0000
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_ecc_nocrdfifo_mem                  */
/* Register type referenced: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem        */
/* Register template referenced: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem    */
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_OFFSET 0x310a7
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_BYTE_OFFSET 0xc429c
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_RESET_MASK 0xfffe0000
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_0                      */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0            */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0        */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_OFFSET 0x310a8
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_BYTE_OFFSET 0xc42a0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_RESET_MASK 0xffe00000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_1                      */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1            */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1        */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_OFFSET 0x310a9
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_BYTE_OFFSET 0xc42a4
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_RESET_MASK 0xffe00000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_2                      */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2            */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2        */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_OFFSET 0x310aa
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_BYTE_OFFSET 0xc42a8
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_RESET_MASK 0xffe00000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_rxcrbfr_3                      */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3            */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3        */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_OFFSET 0x310ab
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_BYTE_OFFSET 0xc42ac
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_RESET_MASK 0xffe00000
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_aximst_0                       */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_aximst_0             */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_aximst_0         */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_OFFSET 0x310ac
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_BYTE_OFFSET 0xc42b0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_aximst_1                       */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_aximst_1             */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_aximst_1         */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_OFFSET 0x310ad
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_BYTE_OFFSET 0xc42b4
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_aximst_2                       */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_aximst_2             */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_aximst_2         */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_OFFSET 0x310ae
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_BYTE_OFFSET 0xc42b8
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_aximst_3                       */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_aximst_3             */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_aximst_3         */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_OFFSET 0x310af
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_BYTE_OFFSET 0xc42bc
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_aximst_4                       */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_aximst_4             */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_aximst_4         */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_OFFSET 0x310b0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_BYTE_OFFSET 0xc42c0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_rxinfo                         */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_rxinfo               */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_rxinfo           */
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_OFFSET 0x310b1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_BYTE_OFFSET 0xc42c4
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_cplst                          */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_cplst                */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_cplst            */
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_OFFSET 0x310b2
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_BYTE_OFFSET 0xc42c8
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_RESET_MASK 0xfffe0000
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_pmr                            */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_pmr                  */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_pmr              */
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_OFFSET 0x310b3
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_BYTE_OFFSET 0xc42cc
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_RESET_MASK 0xfff00000
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_prt                            */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_prt                  */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_prt              */
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_OFFSET 0x310b4
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_BYTE_OFFSET 0xc42d0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ecc_romask                         */
/* Register type referenced: elb_pxb_csr::sta_tgt_ecc_romask               */
/* Register template referenced: elb_pxb_csr::sta_tgt_ecc_romask           */
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_OFFSET 0x310b5
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_BYTE_OFFSET 0xc42d4
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_RESET_MASK 0xffff0000
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sat_tgt_rx_drop                       */
/* Wide Register type referenced: elb_pxb_csr::sat_tgt_rx_drop             */
/* Wide Register template referenced: elb_pxb_csr::sat_tgt_rx_drop         */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_OFFSET 0x310b6
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_BYTE_OFFSET 0xc42d8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::sat_tgt_rx_drop.sat_tgt_rx_drop_0_2       */
/* Register type referenced: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2 */
/* Register template referenced: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_OFFSET 0x310b6
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_BYTE_OFFSET 0xc42d8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::sat_tgt_rx_drop.sat_tgt_rx_drop_1_2       */
/* Register type referenced: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2 */
/* Register template referenced: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_OFFSET 0x310b7
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_BYTE_OFFSET 0xc42dc
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: elb_pxb_csr.cfg_tgt_vf_cfg_stride                 */
/* Wide Register type referenced: elb_pxb_csr::cfg_tgt_vf_cfg_stride       */
/* Wide Register template referenced: elb_pxb_csr::cfg_tgt_vf_cfg_stride   */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_OFFSET 0x310c0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_BYTE_OFFSET 0xc4300
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_tgt_vf_cfg_stride.cfg_tgt_vf_cfg_stride_0_2 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_OFFSET 0x310c0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_BYTE_OFFSET 0xc4300
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESET_VALUE 0xfff5365a
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_tgt_vf_cfg_stride.cfg_tgt_vf_cfg_stride_1_2 */
/* Register type referenced: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_1_2 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_1_2 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_OFFSET 0x310c1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_BYTE_OFFSET 0xc4304
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_RESET_VALUE 0x00000003
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_WRITE_MASK 0x00000003
/* Register member: elb_pxb_csr.cfg_tgt_bar_host_stride                    */
/* Register type referenced: elb_pxb_csr::cfg_tgt_bar_host_stride          */
/* Register template referenced: elb_pxb_csr::cfg_tgt_bar_host_stride      */
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_OFFSET 0x310e0
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_BYTE_OFFSET 0xc4380
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_WRITE_MASK 0x00001fff
/* Wide Register member: elb_pxb_csr.sta_tgt_axi_pending                   */
/* Wide Register type referenced: elb_pxb_csr::sta_tgt_axi_pending         */
/* Wide Register template referenced: elb_pxb_csr::sta_tgt_axi_pending     */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_OFFSET 0x310e8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_BYTE_OFFSET 0xc43a0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_tgt_axi_pending.sta_tgt_axi_pending_0_2 */
/* Register type referenced: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
/* Register template referenced: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_OFFSET 0x310e8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_BYTE_OFFSET 0xc43a0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_axi_pending.sta_tgt_axi_pending_1_2 */
/* Register type referenced: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
/* Register template referenced: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_OFFSET 0x310e9
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_BYTE_OFFSET 0xc43a4
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_ind_info                           */
/* Register type referenced: elb_pxb_csr::sta_tgt_ind_info                 */
/* Register template referenced: elb_pxb_csr::sta_tgt_ind_info             */
#define ELB_PXB_CSR_STA_TGT_IND_INFO_OFFSET 0x310f0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_BYTE_OFFSET 0xc43c0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_IND_INFO_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_STA_TGT_IND_INFO_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_IND_INFO_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.cnt_itr_tot_axi_wr                    */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_wr          */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_wr      */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_OFFSET 0x310f8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_BYTE_OFFSET 0xc43e0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_OFFSET 0x310f8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_BYTE_OFFSET 0xc43e0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_wr.cnt_itr_tot_axi_wr_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_OFFSET 0x310f9
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_BYTE_OFFSET 0xc43e4
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_itr_axi_wr64                      */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_axi_wr64            */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_axi_wr64        */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_OFFSET 0x310fa
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_BYTE_OFFSET 0xc43e8
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_axi_wr64.cnt_itr_axi_wr64_0_2     */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_OFFSET 0x310fa
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_BYTE_OFFSET 0xc43e8
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_axi_wr64.cnt_itr_axi_wr64_1_2     */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_OFFSET 0x310fb
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_BYTE_OFFSET 0xc43ec
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_itr_axi_wr256                     */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_axi_wr256           */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_axi_wr256       */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_OFFSET 0x310fc
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_BYTE_OFFSET 0xc43f0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_axi_wr256.cnt_itr_axi_wr256_0_2   */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_OFFSET 0x310fc
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_BYTE_OFFSET 0xc43f0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_axi_wr256.cnt_itr_axi_wr256_1_2   */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_OFFSET 0x310fd
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_BYTE_OFFSET 0xc43f4
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_itr_tot_axi_payload_rd            */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_rd  */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_rd */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_OFFSET 0x310fe
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_BYTE_OFFSET 0xc43f8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_payload_rd.cnt_itr_tot_axi_payload_rd_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_OFFSET 0x310fe
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_BYTE_OFFSET 0xc43f8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_payload_rd.cnt_itr_tot_axi_payload_rd_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_OFFSET 0x310ff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_BYTE_OFFSET 0xc43fc
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_WRITE_MASK 0x0003ffff
/* Wide Register member: elb_pxb_csr.cnt_itr_tot_axi_payload_wr            */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_wr  */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_wr */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_OFFSET 0x31100
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_BYTE_OFFSET 0xc4400
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_payload_wr.cnt_itr_tot_axi_payload_wr_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_OFFSET 0x31100
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_BYTE_OFFSET 0xc4400
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_payload_wr.cnt_itr_tot_axi_payload_wr_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_OFFSET 0x31101
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_BYTE_OFFSET 0xc4404
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_WRITE_MASK 0x0003ffff
/* Wide Register member: elb_pxb_csr.cnt_itr_tot_axi_rd                    */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_rd          */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_rd      */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_OFFSET 0x31102
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_BYTE_OFFSET 0xc4408
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_OFFSET 0x31102
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_BYTE_OFFSET 0xc4408
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_tot_axi_rd.cnt_itr_tot_axi_rd_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_OFFSET 0x31103
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_BYTE_OFFSET 0xc440c
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_itr_axi_rd64                      */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_axi_rd64            */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_axi_rd64        */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_OFFSET 0x31104
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_BYTE_OFFSET 0xc4410
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_axi_rd64.cnt_itr_axi_rd64_0_2     */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_OFFSET 0x31104
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_BYTE_OFFSET 0xc4410
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_axi_rd64.cnt_itr_axi_rd64_1_2     */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_OFFSET 0x31105
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_BYTE_OFFSET 0xc4414
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_itr_axi_rd256                     */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_axi_rd256           */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_axi_rd256       */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_OFFSET 0x31106
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_BYTE_OFFSET 0xc4418
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_axi_rd256.cnt_itr_axi_rd256_0_2   */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_OFFSET 0x31106
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_BYTE_OFFSET 0xc4418
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_axi_rd256.cnt_itr_axi_rd256_1_2   */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_OFFSET 0x31107
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_BYTE_OFFSET 0xc441c
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_tot_axi_wr                    */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_wr          */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_wr      */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_OFFSET 0x31108
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_BYTE_OFFSET 0xc4420
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_OFFSET 0x31108
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_BYTE_OFFSET 0xc4420
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_wr.cnt_tgt_tot_axi_wr_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_OFFSET 0x31109
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_BYTE_OFFSET 0xc4424
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_axi_wr64                      */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_axi_wr64            */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_axi_wr64        */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_OFFSET 0x3110a
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_BYTE_OFFSET 0xc4428
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_0_2     */
/* Register type referenced: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2 */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_OFFSET 0x3110a
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_BYTE_OFFSET 0xc4428
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_axi_wr64.cnt_tgt_axi_wr64_1_2     */
/* Register type referenced: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2 */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_OFFSET 0x3110b
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_BYTE_OFFSET 0xc442c
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_db64_axi_wr                   */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_db64_axi_wr         */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_db64_axi_wr     */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_OFFSET 0x3110c
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_BYTE_OFFSET 0xc4430
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_OFFSET 0x3110c
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_BYTE_OFFSET 0xc4430
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_db64_axi_wr.cnt_tgt_db64_axi_wr_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_OFFSET 0x3110d
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_BYTE_OFFSET 0xc4434
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_db32_axi_wr                   */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_db32_axi_wr         */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_db32_axi_wr     */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_OFFSET 0x3110e
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_BYTE_OFFSET 0xc4438
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_OFFSET 0x3110e
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_BYTE_OFFSET 0xc4438
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_db32_axi_wr.cnt_tgt_db32_axi_wr_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_OFFSET 0x3110f
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_BYTE_OFFSET 0xc443c
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_db_bypass                     */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_db_bypass           */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_db_bypass       */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_OFFSET 0x31110
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_BYTE_OFFSET 0xc4440
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_db_bypass.cnt_tgt_db_bypass_0_2   */
/* Register type referenced: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_0_2 */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_OFFSET 0x31110
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_BYTE_OFFSET 0xc4440
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_db_bypass.cnt_tgt_db_bypass_1_2   */
/* Register type referenced: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_1_2 */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_OFFSET 0x31111
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_BYTE_OFFSET 0xc4444
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_wqe_bypass                    */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_wqe_bypass          */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_wqe_bypass      */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_OFFSET 0x31112
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_BYTE_OFFSET 0xc4448
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_wqe_bypass.cnt_tgt_wqe_bypass_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_0_2 */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_OFFSET 0x31112
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_BYTE_OFFSET 0xc4448
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_wqe_bypass.cnt_tgt_wqe_bypass_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_1_2 */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_OFFSET 0x31113
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_BYTE_OFFSET 0xc444c
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_rsp_ca_ur                     */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_rsp_ca_ur           */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_rsp_ca_ur       */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_OFFSET 0x31114
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_BYTE_OFFSET 0xc4450
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_0_2   */
/* Register type referenced: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2 */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_OFFSET 0x31114
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_BYTE_OFFSET 0xc4450
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_rsp_ca_ur.cnt_tgt_rsp_ca_ur_1_2   */
/* Register type referenced: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2 */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_OFFSET 0x31115
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_BYTE_OFFSET 0xc4454
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_tot_axi_rd                    */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_rd          */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_rd      */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_OFFSET 0x31116
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_BYTE_OFFSET 0xc4458
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_OFFSET 0x31116
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_BYTE_OFFSET 0xc4458
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_rd.cnt_tgt_tot_axi_rd_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_OFFSET 0x31117
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_BYTE_OFFSET 0xc445c
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_axi_rd64                      */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_axi_rd64            */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_axi_rd64        */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_OFFSET 0x31118
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_BYTE_OFFSET 0xc4460
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_0_2     */
/* Register type referenced: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2 */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_OFFSET 0x31118
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_BYTE_OFFSET 0xc4460
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_axi_rd64.cnt_tgt_axi_rd64_1_2     */
/* Register type referenced: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2 */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_OFFSET 0x31119
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_BYTE_OFFSET 0xc4464
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_tgt_tot_axi_payload_rd            */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd  */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_OFFSET 0x3111a
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_BYTE_OFFSET 0xc4468
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd.cnt_tgt_tot_axi_payload_rd_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_0_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_OFFSET 0x3111a
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_BYTE_OFFSET 0xc4468
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd.cnt_tgt_tot_axi_payload_rd_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_1_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_OFFSET 0x3111b
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_BYTE_OFFSET 0xc446c
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_WRITE_MASK 0x0003ffff
/* Wide Register member: elb_pxb_csr.cnt_tgt_tot_axi_payload_wr            */
/* Wide Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr  */
/* Wide Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_OFFSET 0x3111c
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_BYTE_OFFSET 0xc4470
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr.cnt_tgt_tot_axi_payload_wr_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_0_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_OFFSET 0x3111c
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_BYTE_OFFSET 0xc4470
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr.cnt_tgt_tot_axi_payload_wr_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_1_2 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_OFFSET 0x3111d
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_BYTE_OFFSET 0xc4474
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_pxb_csr.sta_itr_axi_wr_num_ids                     */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_wr_num_ids           */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_wr_num_ids       */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_OFFSET 0x3111e
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_BYTE_OFFSET 0xc4478
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_RESET_MASK 0xfffffc00
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_axi_wr_num_ids_pending_per_slv     */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_wr_num_ids_pending_per_slv */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_wr_num_ids_pending_per_slv */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_OFFSET 0x3111f
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_BYTE_OFFSET 0xc447c
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_axi_wr_uid_num_ids                 */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_wr_uid_num_ids       */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_wr_uid_num_ids   */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_OFFSET 0x31120
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_BYTE_OFFSET 0xc4480
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_RESET_MASK 0xfffffc00
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_axi_rd_num_ids                     */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_rd_num_ids           */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_rd_num_ids       */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_OFFSET 0x31121
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_BYTE_OFFSET 0xc4484
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_axi_rd_num_ids_pending_per_slv     */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_rd_num_ids_pending_per_slv */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_rd_num_ids_pending_per_slv */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_OFFSET 0x31122
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_BYTE_OFFSET 0xc4488
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_RESET_MASK 0xff000000
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sta_itr_cpl_err_header                */
/* Wide Register type referenced: elb_pxb_csr::sta_itr_cpl_err_header      */
/* Wide Register template referenced: elb_pxb_csr::sta_itr_cpl_err_header  */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_OFFSET 0x31124
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_BYTE_OFFSET 0xc4490
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_itr_cpl_err_header.sta_itr_cpl_err_header_0_4 */
/* Register type referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_0_4 */
/* Register template referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_0_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_OFFSET 0x31124
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_BYTE_OFFSET 0xc4490
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_cpl_err_header.sta_itr_cpl_err_header_1_4 */
/* Register type referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_1_4 */
/* Register template referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_1_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_OFFSET 0x31125
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_BYTE_OFFSET 0xc4494
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_cpl_err_header.sta_itr_cpl_err_header_2_4 */
/* Register type referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_2_4 */
/* Register template referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_2_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_OFFSET 0x31126
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_BYTE_OFFSET 0xc4498
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_cpl_err_header.sta_itr_cpl_err_header_3_4 */
/* Register type referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4 */
/* Register template referenced: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_OFFSET 0x31127
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTE_OFFSET 0xc449c
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cnt_itr_axi_wr_id_uid_overflow             */
/* Register type referenced: elb_pxb_csr::cnt_itr_axi_wr_id_uid_overflow   */
/* Register template referenced: elb_pxb_csr::cnt_itr_axi_wr_id_uid_overflow */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_OFFSET 0x31128
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_BYTE_OFFSET 0xc44a0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_WRITE_MASK 0xffffffff
/* Wide Register member: elb_pxb_csr.cnt_itr_tot_msg                       */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_tot_msg             */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_tot_msg         */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_OFFSET 0x3112a
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_BYTE_OFFSET 0xc44a8
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_tot_msg.cnt_itr_tot_msg_0_2       */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_OFFSET 0x3112a
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_BYTE_OFFSET 0xc44a8
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_tot_msg.cnt_itr_tot_msg_1_2       */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_OFFSET 0x3112b
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_BYTE_OFFSET 0xc44ac
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_itr_intx_assert_msg               */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_intx_assert_msg     */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_intx_assert_msg */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_OFFSET 0x3112c
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_BYTE_OFFSET 0xc44b0
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_OFFSET 0x3112c
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_BYTE_OFFSET 0xc44b0
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_intx_assert_msg.cnt_itr_intx_assert_msg_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_OFFSET 0x3112d
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_BYTE_OFFSET 0xc44b4
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.cnt_itr_tot_atomic_req                */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_tot_atomic_req      */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_tot_atomic_req  */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_OFFSET 0x3112e
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_BYTE_OFFSET 0xc44b8
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_OFFSET 0x3112e
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_BYTE_OFFSET 0xc44b8
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_tot_atomic_req.cnt_itr_tot_atomic_req_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_OFFSET 0x3112f
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_BYTE_OFFSET 0xc44bc
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_WRITE_MASK 0x000000ff
/* Register member: elb_pxb_csr.sta_tgt_marker_rx                          */
/* Register type referenced: elb_pxb_csr::sta_tgt_marker_rx                */
/* Register template referenced: elb_pxb_csr::sta_tgt_marker_rx            */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_OFFSET 0x31130
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_BYTE_OFFSET 0xc44c0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sta_tgt_req_debug                     */
/* Wide Register type referenced: elb_pxb_csr::sta_tgt_req_debug           */
/* Wide Register template referenced: elb_pxb_csr::sta_tgt_req_debug       */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_OFFSET 0x31134
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_BYTE_OFFSET 0xc44d0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_0_4   */
/* Register type referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4 */
/* Register template referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_OFFSET 0x31134
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_BYTE_OFFSET 0xc44d0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_1_4   */
/* Register type referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4 */
/* Register template referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_OFFSET 0x31135
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_BYTE_OFFSET 0xc44d4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_2_4   */
/* Register type referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4 */
/* Register template referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_OFFSET 0x31136
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_BYTE_OFFSET 0xc44d8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_req_debug.sta_tgt_req_debug_3_4   */
/* Register type referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4 */
/* Register template referenced: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_OFFSET 0x31137
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_BYTE_OFFSET 0xc44dc
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_RESET_MASK 0xfffff800
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sta_itr_req_debug                     */
/* Wide Register type referenced: elb_pxb_csr::sta_itr_req_debug           */
/* Wide Register template referenced: elb_pxb_csr::sta_itr_req_debug       */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_OFFSET 0x31138
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_BYTE_OFFSET 0xc44e0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_itr_req_debug.sta_itr_req_debug_0_3   */
/* Register type referenced: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_OFFSET 0x31138
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_BYTE_OFFSET 0xc44e0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_req_debug.sta_itr_req_debug_1_3   */
/* Register type referenced: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_OFFSET 0x31139
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BYTE_OFFSET 0xc44e4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_req_debug.sta_itr_req_debug_2_3   */
/* Register type referenced: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_OFFSET 0x3113a
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_BYTE_OFFSET 0xc44e8
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_RESET_MASK 0xffffffe0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_cr_debug                           */
/* Register type referenced: elb_pxb_csr::sta_itr_cr_debug                 */
/* Register template referenced: elb_pxb_csr::sta_itr_cr_debug             */
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_OFFSET 0x3113c
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_BYTE_OFFSET 0xc44f0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_tx_stall                           */
/* Register type referenced: elb_pxb_csr::sta_itr_tx_stall                 */
/* Register template referenced: elb_pxb_csr::sta_itr_tx_stall             */
#define ELB_PXB_CSR_STA_ITR_TX_STALL_OFFSET 0x3113d
#define ELB_PXB_CSR_STA_ITR_TX_STALL_BYTE_OFFSET 0xc44f4
#define ELB_PXB_CSR_STA_ITR_TX_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RESET_MASK 0xff000000
#define ELB_PXB_CSR_STA_ITR_TX_STALL_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sta_tgt_rx_req                        */
/* Wide Register type referenced: elb_pxb_csr::sta_tgt_rx_req              */
/* Wide Register template referenced: elb_pxb_csr::sta_tgt_rx_req          */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_OFFSET 0x31140
#define ELB_PXB_CSR_STA_TGT_RX_REQ_BYTE_OFFSET 0xc4500
#define ELB_PXB_CSR_STA_TGT_RX_REQ_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_tgt_rx_req.sta_tgt_rx_req_0_5         */
/* Register type referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_0_5 */
/* Register template referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_0_5 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_OFFSET 0x31140
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_BYTE_OFFSET 0xc4500
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_rx_req.sta_tgt_rx_req_1_5         */
/* Register type referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_1_5 */
/* Register template referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_1_5 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_OFFSET 0x31141
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_BYTE_OFFSET 0xc4504
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_rx_req.sta_tgt_rx_req_2_5         */
/* Register type referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_2_5 */
/* Register template referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_2_5 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_OFFSET 0x31142
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_BYTE_OFFSET 0xc4508
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_rx_req.sta_tgt_rx_req_3_5         */
/* Register type referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_3_5 */
/* Register template referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_3_5 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_OFFSET 0x31143
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_BYTE_OFFSET 0xc450c
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_tgt_rx_req.sta_tgt_rx_req_4_5         */
/* Register type referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5 */
/* Register template referenced: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_OFFSET 0x31144
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_BYTE_OFFSET 0xc4510
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_RESET_MASK 0xfffff000
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_0                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_0          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_0      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_OFFSET 0x31148
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_BYTE_OFFSET 0xc4520
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_1                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_1          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_1      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_OFFSET 0x31149
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_BYTE_OFFSET 0xc4524
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_2                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_2          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_2      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_OFFSET 0x3114a
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_BYTE_OFFSET 0xc4528
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_3                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_3          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_3      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_OFFSET 0x3114b
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_BYTE_OFFSET 0xc452c
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_4                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_4          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_4      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_OFFSET 0x3114c
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_BYTE_OFFSET 0xc4530
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_5                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_5          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_5      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_OFFSET 0x3114d
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_BYTE_OFFSET 0xc4534
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_6                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_6          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_6      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_OFFSET 0x3114e
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_BYTE_OFFSET 0xc4538
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_tgt_rxcrbfr_debug_7                    */
/* Register type referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_7          */
/* Register template referenced: elb_pxb_csr::sta_tgt_rxcrbfr_debug_7      */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_OFFSET 0x3114f
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_BYTE_OFFSET 0xc453c
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RESET_MASK 0xc0000000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.cfg_itr_raw_tlp                       */
/* Wide Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp             */
/* Wide Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp         */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_OFFSET 0x31150
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_BYTE_OFFSET 0xc4540
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_0_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_OFFSET 0x31150
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_BYTE_OFFSET 0xc4540
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_1_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_OFFSET 0x31151
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_BYTE_OFFSET 0xc4544
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_2_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_OFFSET 0x31152
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_BYTE_OFFSET 0xc4548
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_3_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_OFFSET 0x31153
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_BYTE_OFFSET 0xc454c
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_4_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_OFFSET 0x31154
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_BYTE_OFFSET 0xc4550
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_5_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_OFFSET 0x31155
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_BYTE_OFFSET 0xc4554
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_6_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_OFFSET 0x31156
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_BYTE_OFFSET 0xc4558
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_7_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_OFFSET 0x31157
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_BYTE_OFFSET 0xc455c
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_8_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_OFFSET 0x31158
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_BYTE_OFFSET 0xc4560
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_9_12      */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_OFFSET 0x31159
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_BYTE_OFFSET 0xc4564
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_10_12     */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_OFFSET 0x3115a
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_BYTE_OFFSET 0xc4568
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_raw_tlp.cfg_itr_raw_tlp_11_12     */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12 */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_OFFSET 0x3115b
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_BYTE_OFFSET 0xc456c
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cfg_itr_raw_tlp_cmd                        */
/* Register type referenced: elb_pxb_csr::cfg_itr_raw_tlp_cmd              */
/* Register template referenced: elb_pxb_csr::cfg_itr_raw_tlp_cmd          */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_OFFSET 0x31160
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_BYTE_OFFSET 0xc4580
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_WRITE_MASK 0x000000ff
/* Wide Register member: elb_pxb_csr.sta_itr_raw_tlp_data                  */
/* Wide Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data        */
/* Wide Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data    */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_OFFSET 0x31168
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_BYTE_OFFSET 0xc45a0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_0_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_OFFSET 0x31168
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_BYTE_OFFSET 0xc45a0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_1_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_OFFSET 0x31169
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_BYTE_OFFSET 0xc45a4
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_2_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_OFFSET 0x3116a
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_BYTE_OFFSET 0xc45a8
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_3_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_OFFSET 0x3116b
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_BYTE_OFFSET 0xc45ac
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_4_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_OFFSET 0x3116c
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_BYTE_OFFSET 0xc45b0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_5_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_OFFSET 0x3116d
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_BYTE_OFFSET 0xc45b4
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_6_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_OFFSET 0x3116e
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_BYTE_OFFSET 0xc45b8
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_raw_tlp_data.sta_itr_raw_tlp_data_7_8 */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_OFFSET 0x3116f
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_BYTE_OFFSET 0xc45bc
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_raw_tlp                            */
/* Register type referenced: elb_pxb_csr::sta_itr_raw_tlp                  */
/* Register template referenced: elb_pxb_csr::sta_itr_raw_tlp              */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_OFFSET 0x31170
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_BYTE_OFFSET 0xc45c0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sta_itr_tags_pending                  */
/* Wide Register type referenced: elb_pxb_csr::sta_itr_tags_pending        */
/* Wide Register template referenced: elb_pxb_csr::sta_itr_tags_pending    */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_OFFSET 0x31172
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_BYTE_OFFSET 0xc45c8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_itr_tags_pending.sta_itr_tags_pending_0_2 */
/* Register type referenced: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
/* Register template referenced: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_OFFSET 0x31172
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_BYTE_OFFSET 0xc45c8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_tags_pending.sta_itr_tags_pending_1_2 */
/* Register type referenced: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
/* Register template referenced: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_OFFSET 0x31173
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_BYTE_OFFSET 0xc45cc
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sta_itr_portfifo_depth                */
/* Wide Register type referenced: elb_pxb_csr::sta_itr_portfifo_depth      */
/* Wide Register template referenced: elb_pxb_csr::sta_itr_portfifo_depth  */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_OFFSET 0x31178
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_BYTE_OFFSET 0xc45e0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_0_5 */
/* Register type referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5 */
/* Register template referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_OFFSET 0x31178
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_BYTE_OFFSET 0xc45e0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_1_5 */
/* Register type referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5 */
/* Register template referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_OFFSET 0x31179
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_BYTE_OFFSET 0xc45e4
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_2_5 */
/* Register type referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5 */
/* Register template referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_OFFSET 0x3117a
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_BYTE_OFFSET 0xc45e8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_3_5 */
/* Register type referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5 */
/* Register template referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_OFFSET 0x3117b
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_BYTE_OFFSET 0xc45ec
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_portfifo_depth.sta_itr_portfifo_depth_4_5 */
/* Register type referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_4_5 */
/* Register template referenced: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_4_5 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_OFFSET 0x3117c
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_BYTE_OFFSET 0xc45f0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_RESET_MASK 0xffff0000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_atomic_seq_cnt                     */
/* Register type referenced: elb_pxb_csr::sta_itr_atomic_seq_cnt           */
/* Register template referenced: elb_pxb_csr::sta_itr_atomic_seq_cnt       */
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_OFFSET 0x31180
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_BYTE_OFFSET 0xc4600
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.sta_itr_cnxt_pending                       */
/* Register type referenced: elb_pxb_csr::sta_itr_cnxt_pending             */
/* Register template referenced: elb_pxb_csr::sta_itr_cnxt_pending         */
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_OFFSET 0x31181
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_BYTE_OFFSET 0xc4604
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_RESET_MASK 0xffffff00
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cfg_itr_atomic_seq_cnt                     */
/* Register type referenced: elb_pxb_csr::cfg_itr_atomic_seq_cnt           */
/* Register template referenced: elb_pxb_csr::cfg_itr_atomic_seq_cnt       */
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_OFFSET 0x31182
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_BYTE_OFFSET 0xc4608
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cfg_itr_axi_resp_order                     */
/* Register type referenced: elb_pxb_csr::cfg_itr_axi_resp_order           */
/* Register template referenced: elb_pxb_csr::cfg_itr_axi_resp_order       */
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_OFFSET 0x31183
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_BYTE_OFFSET 0xc460c
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RESET_VALUE 0x00001a00
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WRITE_MASK 0x00003fff
/* Register member: elb_pxb_csr.cfg_itr_axi_rdcombiner                     */
/* Register type referenced: elb_pxb_csr::cfg_itr_axi_rdcombiner           */
/* Register template referenced: elb_pxb_csr::cfg_itr_axi_rdcombiner       */
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_OFFSET 0x31184
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_BYTE_OFFSET 0xc4610
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_RESET_VALUE 0x000000ff
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_WRITE_MASK 0x1fffffff
/* Register member: elb_pxb_csr.cnt_itr_rdcombine_1k                       */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdcombine_1k             */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdcombine_1k         */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_OFFSET 0x31185
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_BYTE_OFFSET 0xc4614
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cnt_itr_rdcombine_768                      */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdcombine_768            */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdcombine_768        */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_OFFSET 0x31186
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_BYTE_OFFSET 0xc4618
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cnt_itr_rdcombine_512                      */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdcombine_512            */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdcombine_512        */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_OFFSET 0x31187
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_BYTE_OFFSET 0xc461c
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cnt_itr_rdcombine_tmout                    */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdcombine_tmout          */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdcombine_tmout      */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_OFFSET 0x31188
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_BYTE_OFFSET 0xc4620
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sta_itr_axi_rdcombine                      */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_rdcombine            */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_rdcombine        */
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_OFFSET 0x31189
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_BYTE_OFFSET 0xc4624
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.sat_tgt_ind_reason                    */
/* Wide Register type referenced: elb_pxb_csr::sat_tgt_ind_reason          */
/* Wide Register template referenced: elb_pxb_csr::sat_tgt_ind_reason      */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_OFFSET 0x3118c
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_BYTE_OFFSET 0xc4630
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_0_4 */
/* Register type referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4 */
/* Register template referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_OFFSET 0x3118c
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_BYTE_OFFSET 0xc4630
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_1_4 */
/* Register type referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4 */
/* Register template referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_OFFSET 0x3118d
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_BYTE_OFFSET 0xc4634
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_2_4 */
/* Register type referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4 */
/* Register template referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_OFFSET 0x3118e
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_BYTE_OFFSET 0xc4638
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::sat_tgt_ind_reason.sat_tgt_ind_reason_3_4 */
/* Register type referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4 */
/* Register template referenced: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_OFFSET 0x3118f
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BYTE_OFFSET 0xc463c
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_RESET_MASK 0xffff0000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_WRITE_MASK 0x0000ffff
/* Register member: elb_pxb_csr.sat_itr_req_err                            */
/* Register type referenced: elb_pxb_csr::sat_itr_req_err                  */
/* Register template referenced: elb_pxb_csr::sat_itr_req_err              */
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_OFFSET 0x31190
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BYTE_OFFSET 0xc4640
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sat_itr_xfer_unexpected                    */
/* Register type referenced: elb_pxb_csr::sat_itr_xfer_unexpected          */
/* Register template referenced: elb_pxb_csr::sat_itr_xfer_unexpected      */
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_OFFSET 0x31191
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_BYTE_OFFSET 0xc4644
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sat_itr_cpl_err                            */
/* Register type referenced: elb_pxb_csr::sat_itr_cpl_err                  */
/* Register template referenced: elb_pxb_csr::sat_itr_cpl_err              */
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_OFFSET 0x31192
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_BYTE_OFFSET 0xc4648
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sat_itr_rsp_err                            */
/* Register type referenced: elb_pxb_csr::sat_itr_rsp_err                  */
/* Register template referenced: elb_pxb_csr::sat_itr_rsp_err              */
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_OFFSET 0x31193
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_BYTE_OFFSET 0xc464c
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_WRITE_MASK 0x0000ffff
/* Register member: elb_pxb_csr.sat_itr_req_portgate                       */
/* Register type referenced: elb_pxb_csr::sat_itr_req_portgate             */
/* Register template referenced: elb_pxb_csr::sat_itr_req_portgate         */
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_OFFSET 0x31194
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_BYTE_OFFSET 0xc4650
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_WRITE_MASK 0x0000ffff
/* Register member: elb_pxb_csr.sat_tgt_rsp_err                            */
/* Register type referenced: elb_pxb_csr::sat_tgt_rsp_err                  */
/* Register template referenced: elb_pxb_csr::sat_tgt_rsp_err              */
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_OFFSET 0x31195
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BYTE_OFFSET 0xc4654
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_WRITE_MASK 0x00ffffff
/* Register member: elb_pxb_csr.cfg_tgt_axi_attr                           */
/* Register type referenced: elb_pxb_csr::cfg_tgt_axi_attr                 */
/* Register template referenced: elb_pxb_csr::cfg_tgt_axi_attr             */
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_OFFSET 0x31196
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_BYTE_OFFSET 0xc4658
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_RESET_VALUE 0x000002ff
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_WRITE_MASK 0x0000ffff
/* Register member: elb_pxb_csr.cfg_debug_port                             */
/* Register type referenced: elb_pxb_csr::cfg_debug_port                   */
/* Register template referenced: elb_pxb_csr::cfg_debug_port               */
#define ELB_PXB_CSR_CFG_DEBUG_PORT_OFFSET 0x31197
#define ELB_PXB_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0xc465c
#define ELB_PXB_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x00001fff
/* Register member: elb_pxb_csr.cfg_diag_spare0                            */
/* Register type referenced: elb_pxb_csr::cfg_diag_spare0                  */
/* Register template referenced: elb_pxb_csr::cfg_diag_spare0              */
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_OFFSET 0x31198
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_BYTE_OFFSET 0xc4660
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sta_diag_spare0                            */
/* Register type referenced: elb_pxb_csr::sta_diag_spare0                  */
/* Register template referenced: elb_pxb_csr::sta_diag_spare0              */
#define ELB_PXB_CSR_STA_DIAG_SPARE0_OFFSET 0x31199
#define ELB_PXB_CSR_STA_DIAG_SPARE0_BYTE_OFFSET 0xc4664
#define ELB_PXB_CSR_STA_DIAG_SPARE0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_DIAG_SPARE0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_DIAG_SPARE0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_DIAG_SPARE0_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cfg_diag_spare1                            */
/* Register type referenced: elb_pxb_csr::cfg_diag_spare1                  */
/* Register template referenced: elb_pxb_csr::cfg_diag_spare1              */
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_OFFSET 0x3119a
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_BYTE_OFFSET 0xc4668
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sta_diag_spare1                            */
/* Register type referenced: elb_pxb_csr::sta_diag_spare1                  */
/* Register template referenced: elb_pxb_csr::sta_diag_spare1              */
#define ELB_PXB_CSR_STA_DIAG_SPARE1_OFFSET 0x3119b
#define ELB_PXB_CSR_STA_DIAG_SPARE1_BYTE_OFFSET 0xc466c
#define ELB_PXB_CSR_STA_DIAG_SPARE1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_DIAG_SPARE1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_DIAG_SPARE1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_DIAG_SPARE1_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cfg_tgt_filter_axi_id_remap                */
/* Register type referenced: elb_pxb_csr::cfg_tgt_filter_axi_id_remap      */
/* Register template referenced: elb_pxb_csr::cfg_tgt_filter_axi_id_remap  */
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_OFFSET 0x3119c
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_BYTE_OFFSET 0xc4670
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_RESET_VALUE 0x00000003
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_WRITE_MASK 0x00000003
/* Wide Register member: elb_pxb_csr.cfg_itr_rdlat_measure                 */
/* Wide Register type referenced: elb_pxb_csr::cfg_itr_rdlat_measure       */
/* Wide Register template referenced: elb_pxb_csr::cfg_itr_rdlat_measure   */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_OFFSET 0x3119e
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_BYTE_OFFSET 0xc4678
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_0_2 */
/* Register type referenced: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
/* Register template referenced: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_OFFSET 0x3119e
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_BYTE_OFFSET 0xc4678
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_RESET_VALUE 0x025803e8
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_itr_rdlat_measure.cfg_itr_rdlat_measure_1_2 */
/* Register type referenced: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
/* Register template referenced: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_OFFSET 0x3119f
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_BYTE_OFFSET 0xc467c
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_RESET_VALUE 0x00080190
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_WRITE_MASK 0x000fffff
/* Register member: elb_pxb_csr.sat_itr_rdlat0                             */
/* Register type referenced: elb_pxb_csr::sat_itr_rdlat0                   */
/* Register template referenced: elb_pxb_csr::sat_itr_rdlat0               */
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_OFFSET 0x311a0
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_BYTE_OFFSET 0xc4680
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_WRITE_MASK 0xffffffff
/* Wide Register member: elb_pxb_csr.cnt_itr_rdlat_accum0                  */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum0        */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum0    */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_OFFSET 0x311a2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_BYTE_OFFSET 0xc4688
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum0.cnt_itr_rdlat_accum0_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_0_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_OFFSET 0x311a2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BYTE_OFFSET 0xc4688
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum0.cnt_itr_rdlat_accum0_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_1_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_OFFSET 0x311a3
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BYTE_OFFSET 0xc468c
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_pxb_csr.sat_itr_rdlat1                             */
/* Register type referenced: elb_pxb_csr::sat_itr_rdlat1                   */
/* Register template referenced: elb_pxb_csr::sat_itr_rdlat1               */
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_OFFSET 0x311a4
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_BYTE_OFFSET 0xc4690
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_WRITE_MASK 0xffffffff
/* Wide Register member: elb_pxb_csr.cnt_itr_rdlat_accum1                  */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum1        */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum1    */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_OFFSET 0x311a6
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_BYTE_OFFSET 0xc4698
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum1.cnt_itr_rdlat_accum1_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_0_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_OFFSET 0x311a6
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BYTE_OFFSET 0xc4698
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum1.cnt_itr_rdlat_accum1_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_1_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_OFFSET 0x311a7
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BYTE_OFFSET 0xc469c
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_pxb_csr.sat_itr_rdlat2                             */
/* Register type referenced: elb_pxb_csr::sat_itr_rdlat2                   */
/* Register template referenced: elb_pxb_csr::sat_itr_rdlat2               */
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_OFFSET 0x311a8
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_BYTE_OFFSET 0xc46a0
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_WRITE_MASK 0xffffffff
/* Wide Register member: elb_pxb_csr.cnt_itr_rdlat_accum2                  */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum2        */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum2    */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_OFFSET 0x311aa
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_BYTE_OFFSET 0xc46a8
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum2.cnt_itr_rdlat_accum2_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_0_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_OFFSET 0x311aa
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BYTE_OFFSET 0xc46a8
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum2.cnt_itr_rdlat_accum2_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_1_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_OFFSET 0x311ab
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BYTE_OFFSET 0xc46ac
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_pxb_csr.sat_itr_rdlat3                             */
/* Register type referenced: elb_pxb_csr::sat_itr_rdlat3                   */
/* Register template referenced: elb_pxb_csr::sat_itr_rdlat3               */
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_OFFSET 0x311ac
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_BYTE_OFFSET 0xc46b0
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_WRITE_MASK 0xffffffff
/* Wide Register member: elb_pxb_csr.cnt_itr_rdlat_accum3                  */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum3        */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum3    */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_OFFSET 0x311ae
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_BYTE_OFFSET 0xc46b8
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum3.cnt_itr_rdlat_accum3_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_0_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_OFFSET 0x311ae
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BYTE_OFFSET 0xc46b8
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_rdlat_accum3.cnt_itr_rdlat_accum3_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_1_2 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_OFFSET 0x311af
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BYTE_OFFSET 0xc46bc
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_WRITE_MASK 0x0003ffff
/* Register member: elb_pxb_csr.sat_itr_wrlat                              */
/* Register type referenced: elb_pxb_csr::sat_itr_wrlat                    */
/* Register template referenced: elb_pxb_csr::sat_itr_wrlat                */
#define ELB_PXB_CSR_SAT_ITR_WRLAT_OFFSET 0x311b0
#define ELB_PXB_CSR_SAT_ITR_WRLAT_BYTE_OFFSET 0xc46c0
#define ELB_PXB_CSR_SAT_ITR_WRLAT_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_WRLAT_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_WRLAT_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_SAT_ITR_WRLAT_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_WRLAT_READ_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_WRLAT_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.sta_itr_wrlat_range                        */
/* Register type referenced: elb_pxb_csr::sta_itr_wrlat_range              */
/* Register template referenced: elb_pxb_csr::sta_itr_wrlat_range          */
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_OFFSET 0x311b1
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_BYTE_OFFSET 0xc46c4
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxb_csr.cnt_itr_wrlat_accum                   */
/* Wide Register type referenced: elb_pxb_csr::cnt_itr_wrlat_accum         */
/* Wide Register template referenced: elb_pxb_csr::cnt_itr_wrlat_accum     */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_OFFSET 0x311b2
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_BYTE_OFFSET 0xc46c8
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cnt_itr_wrlat_accum.cnt_itr_wrlat_accum_0_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_0_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_0_2 */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_OFFSET 0x311b2
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BYTE_OFFSET 0xc46c8
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cnt_itr_wrlat_accum.cnt_itr_wrlat_accum_1_2 */
/* Register type referenced: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_1_2 */
/* Register template referenced: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_1_2 */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_OFFSET 0x311b3
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BYTE_OFFSET 0xc46cc
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_RESET_MASK 0xfffc0000
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_WRITE_MASK 0x0003ffff
/* Wide Register member: elb_pxb_csr.sta_itr_axi_err_addr_rd               */
/* Wide Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd     */
/* Wide Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_OFFSET 0x311b4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_BYTE_OFFSET 0xc46d0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_itr_axi_err_addr_rd.sta_itr_axi_err_addr_rd_0_3 */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_0_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_0_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_OFFSET 0x311b4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_BYTE_OFFSET 0xc46d0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_axi_err_addr_rd.sta_itr_axi_err_addr_rd_1_3 */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_1_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_1_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_OFFSET 0x311b5
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_BYTE_OFFSET 0xc46d4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_axi_err_addr_rd.sta_itr_axi_err_addr_rd_2_3 */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_2_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_2_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_OFFSET 0x311b6
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_BYTE_OFFSET 0xc46d8
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_RESET_MASK 0xfffffffe
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cfg_itr_axi_err_addr_rd                    */
/* Register type referenced: elb_pxb_csr::cfg_itr_axi_err_addr_rd          */
/* Register template referenced: elb_pxb_csr::cfg_itr_axi_err_addr_rd      */
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_OFFSET 0x311b8
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_BYTE_OFFSET 0xc46e0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_WRITE_MASK 0x00000001
/* Wide Register member: elb_pxb_csr.sta_itr_axi_err_addr_wr               */
/* Wide Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr     */
/* Wide Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_OFFSET 0x311bc
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_BYTE_OFFSET 0xc46f0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_itr_axi_err_addr_wr.sta_itr_axi_err_addr_wr_0_3 */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_0_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_0_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_OFFSET 0x311bc
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_BYTE_OFFSET 0xc46f0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_axi_err_addr_wr.sta_itr_axi_err_addr_wr_1_3 */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_1_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_1_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_OFFSET 0x311bd
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_BYTE_OFFSET 0xc46f4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_itr_axi_err_addr_wr.sta_itr_axi_err_addr_wr_2_3 */
/* Register type referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_2_3 */
/* Register template referenced: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_2_3 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_OFFSET 0x311be
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_BYTE_OFFSET 0xc46f8
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_RESET_MASK 0xfffffffe
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cfg_itr_axi_err_addr_wr                    */
/* Register type referenced: elb_pxb_csr::cfg_itr_axi_err_addr_wr          */
/* Register template referenced: elb_pxb_csr::cfg_itr_axi_err_addr_wr      */
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_OFFSET 0x311c0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_BYTE_OFFSET 0xc4700
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_WRITE_MASK 0x00000001
/* Wide Register member: elb_pxb_csr.cfg_sram_bist                         */
/* Wide Register type referenced: elb_pxb_csr::cfg_sram_bist               */
/* Wide Register template referenced: elb_pxb_csr::cfg_sram_bist           */
#define ELB_PXB_CSR_CFG_SRAM_BIST_OFFSET 0x311c2
#define ELB_PXB_CSR_CFG_SRAM_BIST_BYTE_OFFSET 0xc4708
#define ELB_PXB_CSR_CFG_SRAM_BIST_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::cfg_sram_bist.cfg_sram_bist_0_2           */
/* Register type referenced: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2 */
/* Register template referenced: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2 */
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_OFFSET 0x311c2
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_BYTE_OFFSET 0xc4708
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::cfg_sram_bist.cfg_sram_bist_1_2           */
/* Register type referenced: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2 */
/* Register template referenced: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2 */
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_OFFSET 0x311c3
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_BYTE_OFFSET 0xc470c
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: elb_pxb_csr.sta_sram_bist                         */
/* Wide Register type referenced: elb_pxb_csr::sta_sram_bist               */
/* Wide Register template referenced: elb_pxb_csr::sta_sram_bist           */
#define ELB_PXB_CSR_STA_SRAM_BIST_OFFSET 0x311c4
#define ELB_PXB_CSR_STA_SRAM_BIST_BYTE_OFFSET 0xc4710
#define ELB_PXB_CSR_STA_SRAM_BIST_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_WRITE_ACCESS 0
/* Register member: elb_pxb_csr::sta_sram_bist.sta_sram_bist_0_3           */
/* Register type referenced: elb_pxb_csr::sta_sram_bist::sta_sram_bist_0_3 */
/* Register template referenced: elb_pxb_csr::sta_sram_bist::sta_sram_bist_0_3 */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_OFFSET 0x311c4
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_BYTE_OFFSET 0xc4710
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_sram_bist.sta_sram_bist_1_3           */
/* Register type referenced: elb_pxb_csr::sta_sram_bist::sta_sram_bist_1_3 */
/* Register template referenced: elb_pxb_csr::sta_sram_bist::sta_sram_bist_1_3 */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_OFFSET 0x311c5
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_BYTE_OFFSET 0xc4714
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::sta_sram_bist.sta_sram_bist_2_3           */
/* Register type referenced: elb_pxb_csr::sta_sram_bist::sta_sram_bist_2_3 */
/* Register template referenced: elb_pxb_csr::sta_sram_bist::sta_sram_bist_2_3 */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_OFFSET 0x311c6
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_BYTE_OFFSET 0xc4718
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cfg_tcam_bist                              */
/* Register type referenced: elb_pxb_csr::cfg_tcam_bist                    */
/* Register template referenced: elb_pxb_csr::cfg_tcam_bist                */
#define ELB_PXB_CSR_CFG_TCAM_BIST_OFFSET 0x311c8
#define ELB_PXB_CSR_CFG_TCAM_BIST_BYTE_OFFSET 0xc4720
#define ELB_PXB_CSR_CFG_TCAM_BIST_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TCAM_BIST_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TCAM_BIST_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_TCAM_BIST_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TCAM_BIST_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TCAM_BIST_WRITE_MASK 0x00000003
/* Register member: elb_pxb_csr.sta_tcam_bist                              */
/* Register type referenced: elb_pxb_csr::sta_tcam_bist                    */
/* Register template referenced: elb_pxb_csr::sta_tcam_bist                */
#define ELB_PXB_CSR_STA_TCAM_BIST_OFFSET 0x311c9
#define ELB_PXB_CSR_STA_TCAM_BIST_BYTE_OFFSET 0xc4724
#define ELB_PXB_CSR_STA_TCAM_BIST_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TCAM_BIST_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TCAM_BIST_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_STA_TCAM_BIST_RESET_MASK 0xfffffff0
#define ELB_PXB_CSR_STA_TCAM_BIST_READ_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TCAM_BIST_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr.cfg_clk                                    */
/* Register type referenced: elb_pxb_csr::cfg_clk                          */
/* Register template referenced: elb_pxb_csr::cfg_clk                      */
#define ELB_PXB_CSR_CFG_CLK_OFFSET 0x311ca
#define ELB_PXB_CSR_CFG_CLK_BYTE_OFFSET 0xc4728
#define ELB_PXB_CSR_CFG_CLK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_CLK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_CLK_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_CLK_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_CLK_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_CLK_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr.csr_intr                                   */
/* Register type referenced: elb_pxb_csr::csr_intr                         */
/* Register template referenced: elb_pxb_csr::csr_intr                     */
#define ELB_PXB_CSR_CSR_INTR_OFFSET 0x311cb
#define ELB_PXB_CSR_CSR_INTR_BYTE_OFFSET 0xc472c
#define ELB_PXB_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_PXB_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_PXB_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_pxb_csr.int_groups                                    */
/* Group type referenced: elb_pxb_csr::int_groups                          */
/* Group template referenced: elb_pxb_csr::intgrp_status                   */
#define ELB_PXB_CSR_INT_GROUPS_OFFSET 0x311cc
#define ELB_PXB_CSR_INT_GROUPS_BYTE_OFFSET 0xc4730
#define ELB_PXB_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_pxb_csr.int_itr_ecc                                   */
/* Group type referenced: elb_pxb_csr::int_itr_ecc                         */
/* Group template referenced: elb_pxb_csr::intgrp                          */
#define ELB_PXB_CSR_INT_ITR_ECC_OFFSET 0x311d0
#define ELB_PXB_CSR_INT_ITR_ECC_BYTE_OFFSET 0xc4740
#define ELB_PXB_CSR_INT_ITR_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_WRITE_ACCESS 1
/* Group member: elb_pxb_csr.int_tgt_ecc                                   */
/* Group type referenced: elb_pxb_csr::int_tgt_ecc                         */
/* Group template referenced: elb_pxb_csr::intgrp                          */
#define ELB_PXB_CSR_INT_TGT_ECC_OFFSET 0x311d4
#define ELB_PXB_CSR_INT_TGT_ECC_BYTE_OFFSET 0xc4750
#define ELB_PXB_CSR_INT_TGT_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_WRITE_ACCESS 1
/* Group member: elb_pxb_csr.int_err                                       */
/* Group type referenced: elb_pxb_csr::int_err                             */
/* Group template referenced: elb_pxb_csr::intgrp                          */
#define ELB_PXB_CSR_INT_ERR_OFFSET 0x311d8
#define ELB_PXB_CSR_INT_ERR_BYTE_OFFSET 0xc4760
#define ELB_PXB_CSR_INT_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_WRITE_ACCESS 1
/* Group member: elb_pxb_csr.int_invf                                      */
/* Group type referenced: elb_pxb_csr::int_invf                            */
/* Group template referenced: elb_pxb_csr::intgrp                          */
#define ELB_PXB_CSR_INT_INVF_OFFSET 0x311dc
#define ELB_PXB_CSR_INT_INVF_BYTE_OFFSET 0xc4770
#define ELB_PXB_CSR_INT_INVF_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_WRITE_ACCESS 1
/* Group member: elb_pxb_csr.int_pxe                                       */
/* Group type referenced: elb_pxb_csr::int_pxe                             */
/* Group template referenced: elb_pxb_csr::intgrp                          */
#define ELB_PXB_CSR_INT_PXE_OFFSET 0x311e0
#define ELB_PXB_CSR_INT_PXE_BYTE_OFFSET 0xc4780
#define ELB_PXB_CSR_INT_PXE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_WRITE_ACCESS 1
/* Register member: elb_pxb_csr.cfg_pxb_spare0                             */
/* Register type referenced: elb_pxb_csr::cfg_pxb_spare0                   */
/* Register template referenced: elb_pxb_csr::cfg_pxb_spare0               */
#define ELB_PXB_CSR_CFG_PXB_SPARE0_OFFSET 0x311e4
#define ELB_PXB_CSR_CFG_PXB_SPARE0_BYTE_OFFSET 0xc4790
#define ELB_PXB_CSR_CFG_PXB_SPARE0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE0_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE0_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE0_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE0_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cfg_pxb_spare1                             */
/* Register type referenced: elb_pxb_csr::cfg_pxb_spare1                   */
/* Register template referenced: elb_pxb_csr::cfg_pxb_spare1               */
#define ELB_PXB_CSR_CFG_PXB_SPARE1_OFFSET 0x311e5
#define ELB_PXB_CSR_CFG_PXB_SPARE1_BYTE_OFFSET 0xc4794
#define ELB_PXB_CSR_CFG_PXB_SPARE1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE1_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE1_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE1_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE1_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cfg_pxb_spare2                             */
/* Register type referenced: elb_pxb_csr::cfg_pxb_spare2                   */
/* Register template referenced: elb_pxb_csr::cfg_pxb_spare2               */
#define ELB_PXB_CSR_CFG_PXB_SPARE2_OFFSET 0x311e6
#define ELB_PXB_CSR_CFG_PXB_SPARE2_BYTE_OFFSET 0xc4798
#define ELB_PXB_CSR_CFG_PXB_SPARE2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE2_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr.cfg_pxb_spare3                             */
/* Register type referenced: elb_pxb_csr::cfg_pxb_spare3                   */
/* Register template referenced: elb_pxb_csr::cfg_pxb_spare3               */
#define ELB_PXB_CSR_CFG_PXB_SPARE3_OFFSET 0x311e7
#define ELB_PXB_CSR_CFG_PXB_SPARE3_BYTE_OFFSET 0xc479c
#define ELB_PXB_CSR_CFG_PXB_SPARE3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE3_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE3_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE3_READ_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE3_WRITE_MASK 0xffffffff
/* Addressmap member: elb_pxb_csr.invm                                     */
/* Addressmap type referenced: elb_pxinvm_csr                              */
/* Addressmap template referenced: elb_pxinvm_csr                          */
#define ELB_PXB_CSR_INVM_OFFSET 0x31800
#define ELB_PXB_CSR_INVM_BYTE_OFFSET 0xc6000
#define ELB_PXB_CSR_INVM_READ_ACCESS 1
#define ELB_PXB_CSR_INVM_WRITE_ACCESS 1
/* Addressmap member: elb_pxb_csr.invf                                     */
/* Addressmap type referenced: elb_pxinvf_csr                              */
/* Addressmap template referenced: elb_pxinvf_csr                          */
#define ELB_PXB_CSR_INVF_OFFSET 0x32000
#define ELB_PXB_CSR_INVF_BYTE_OFFSET 0xc8000
#define ELB_PXB_CSR_INVF_READ_ACCESS 1
#define ELB_PXB_CSR_INVF_WRITE_ACCESS 1
/* Addressmap member: elb_pxb_csr.pxe                                      */
/* Addressmap type referenced: elb_pxe_csr                                 */
/* Addressmap template referenced: elb_pxe_csr                             */
#define ELB_PXB_CSR_PXE_OFFSET 0x32400
#define ELB_PXB_CSR_PXE_BYTE_OFFSET 0xc9000
#define ELB_PXB_CSR_PXE_READ_ACCESS 1
#define ELB_PXB_CSR_PXE_WRITE_ACCESS 1

/* Register type: elb_pxb_csr::base                                        */
/* Register template: elb_pxb_csr::base                                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: elb_pxb_csr::base.scratch_reg                             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_BASE_SCRATCH_REG_MSB 31
#define ELB_PXB_CSR_BASE_SCRATCH_REG_LSB 0
#define ELB_PXB_CSR_BASE_SCRATCH_REG_WIDTH 32
#define ELB_PXB_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define ELB_PXB_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define ELB_PXB_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define ELB_PXB_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::rdintr                                      */
/* Register template: elb_pxb_csr::rdintr                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: elb_pxb_csr::rdintr.ireg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_RDINTR_IREG_MSB 31
#define ELB_PXB_CSR_RDINTR_IREG_LSB 0
#define ELB_PXB_CSR_RDINTR_IREG_WIDTH 32
#define ELB_PXB_CSR_RDINTR_IREG_READ_ACCESS 1
#define ELB_PXB_CSR_RDINTR_IREG_WRITE_ACCESS 1
#define ELB_PXB_CSR_RDINTR_IREG_RESET 0x00000000
#define ELB_PXB_CSR_RDINTR_IREG_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_RDINTR_IREG_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_RDINTR_IREG_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Memory type: elb_pxb_csr::dhs_itr_pcihdrt                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_pcihdrt                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 133 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_SIZE 0x2000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_BYTE_SIZE 0x8000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRIES 0x800
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_MSB 79
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_LSB 0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_WIDTH 80
/* Wide Register member: elb_pxb_csr::dhs_itr_pcihdrt.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry  */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_pcihdrt::entry.entry_0_4          */
/* Register type referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_pcihdrt::entry.entry_1_4          */
/* Register type referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_pcihdrt::entry.entry_2_4          */
/* Register type referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RESET_MASK 0xffff0000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_WRITE_MASK 0x0000ffff
/* Register member: elb_pxb_csr::dhs_itr_pcihdrt::entry.entry_3_4          */
/* Register type referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_pcihdrt::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_pcihdrt::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 141 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4           */
/* Register template: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 141 */
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.pasid_value_10_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_LSB 21
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_WIDTH 11
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_FIELD_MASK 0xffe00000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_GET(x) \
   (((x) & 0xffe00000) >> 21)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_SET(x) \
   (((x) << 21) & 0xffe00000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_VALUE_10_0_MODIFY(r, x) \
   ((((x) << 21) & 0xffe00000) | ((r) & 0x001fffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.pasid_source */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_MSB 20
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_LSB 19
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_FIELD_MASK 0x00180000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_GET(x) \
   (((x) & 0x00180000) >> 19)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_SET(x) \
   (((x) << 19) & 0x00180000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_SOURCE_MODIFY(r, x) \
   ((((x) << 19) & 0x00180000) | ((r) & 0xffe7ffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.pasid_en   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_MSB 18
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_LSB 18
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_PASID_EN_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.td         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_MSB 17
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_LSB 17
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_TD_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.bdf        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_MSB 16
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_LSB 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_WIDTH 16
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_FIELD_MASK 0x0001fffe
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_BDF_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_0_4.valid      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_MSB 0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_LSB 0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_0_4_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4           */
/* Register template: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 141 */
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.rsvd1_4_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_LSB 27
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_WIDTH 5
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_FIELD_MASK 0xf8000000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RSVD1_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ln_rd      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_MSB 26
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_LSB 26
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_RD_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ln_wr      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_MSB 25
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_LSB 25
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_FIELD_MASK 0x02000000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_LN_WR_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.tc         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_MSB 24
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_LSB 22
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_WIDTH 3
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_FIELD_MASK 0x01c00000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_GET(x) \
   (((x) & 0x01c00000) >> 22)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_SET(x) \
   (((x) << 22) & 0x01c00000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_TC_MODIFY(r, x) \
   ((((x) << 22) & 0x01c00000) | ((r) & 0xfe3fffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ats_at_rd  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_MSB 21
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_LSB 20
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_FIELD_MASK 0x00300000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_GET(x) \
   (((x) & 0x00300000) >> 20)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_SET(x) \
   (((x) << 20) & 0x00300000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_RD_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.ats_at_wr  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_MSB 19
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_LSB 18
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_FIELD_MASK 0x000c0000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_GET(x) \
   (((x) & 0x000c0000) >> 18)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_SET(x) \
   (((x) << 18) & 0x000c0000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATS_AT_WR_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000) | ((r) & 0xfff3ffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr0_wr   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_MSB 17
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_LSB 17
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_WR_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr0_rd   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_MSB 16
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_LSB 16
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR0_RD_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.rc_cfg1    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_MSB 15
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_LSB 15
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_RC_CFG1_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr2_1_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_MSB 14
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_LSB 13
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_FIELD_MASK 0x00006000
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_GET(x) \
   (((x) & 0x00006000) >> 13)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_SET(x) \
   (((x) << 13) & 0x00006000)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_WR_MODIFY(r, x) \
   ((((x) << 13) & 0x00006000) | ((r) & 0xffff9fff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.attr2_1_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_MSB 12
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_LSB 11
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_FIELD_MASK 0x00001800
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_GET(x) \
   (((x) & 0x00001800) >> 11)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_SET(x) \
   (((x) << 11) & 0x00001800)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_ATTR2_1_RD_MODIFY(r, x) \
   ((((x) << 11) & 0x00001800) | ((r) & 0xffffe7ff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.pasid_privl */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_MSB 10
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_LSB 10
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_PRIVL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.pasid_exe  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_MSB 9
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_LSB 9
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_EXE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_1_4.pasid_value_19_11 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_MSB 8
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_LSB 0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_WIDTH 9
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_1_4_PASID_VALUE_19_11_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4           */
/* Register template: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 141 */
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_MSB 15
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_LSB 8
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_2_4.rsvd1_12_5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_MSB 7
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_LSB 0
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_WIDTH 8
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_DHS_ITR_PCIHDRT_ENTRY_ENTRY_2_4_RSVD1_12_5_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4           */
/* Register template: elb_pxb_csr::dhs_itr_pcihdrt::entry::entry_3_4       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 141 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_portmap                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_portmap                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 165 */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_SIZE 0x100
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_BYTE_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_MSB 54
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_LSB 0
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_WIDTH 55
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_MASK 0x007fffffffffffff
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_GET(x) ((x) & 0x007fffffffffffff)
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_SET(x) ((x) & 0x007fffffffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_portmap.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_portmap::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_portmap::entry  */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_portmap::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_portmap::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_portmap::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_portmap::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_portmap::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_portmap::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_RESET_MASK 0xff800000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_WRITE_MASK 0x007fffff

/* Wide Register type: elb_pxb_csr::dhs_itr_portmap::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_portmap::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 173 */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_portmap::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_portmap::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 173 */
/* Field member: elb_pxb_csr::dhs_itr_portmap::entry::entry_0_2.dest_31_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_0_2_DEST_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_portmap::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_portmap::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 173 */
/* Field member: elb_pxb_csr::dhs_itr_portmap::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_MSB 22
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_LSB 16
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x007f0000
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_GET(x) \
   (((x) & 0x007f0000) >> 16)
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_SET(x) \
   (((x) << 16) & 0x007f0000)
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x007f0000) | ((r) & 0xff80ffff))
/* Field member: elb_pxb_csr::dhs_itr_portmap::entry::entry_1_2.dest_47_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_MSB 15
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_LSB 0
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_WIDTH 16
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_ITR_PORTMAP_ENTRY_ENTRY_1_2_DEST_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: elb_pxb_csr::dhs_tgt_pmt                              */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_pmt                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 179 */
#define ELB_PXB_CSR_DHS_TGT_PMT_SIZE 0x2000
#define ELB_PXB_CSR_DHS_TGT_PMT_BYTE_SIZE 0x8000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRIES 0x400
#define ELB_PXB_CSR_DHS_TGT_PMT_MSB 128
#define ELB_PXB_CSR_DHS_TGT_PMT_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_WIDTH 129
/* Wide Register member: elb_pxb_csr::dhs_tgt_pmt.entry                    */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry          */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry      */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_0_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_0_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_1_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_1_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_2_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_2_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_3_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_3_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_4_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_4_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffffe
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_5_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_5_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_6_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_6_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_pmt::entry.entry_7_8              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_7_8    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_pmt::entry                     */
/* Wide Register template: elb_pxb_csr::dhs_tgt_pmt::entry                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_0_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_0_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */
/* Field member: elb_pxb_csr::dhs_tgt_pmt::entry::entry_0_8.x_data_31_0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_0_8_X_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_1_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_1_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */
/* Field member: elb_pxb_csr::dhs_tgt_pmt::entry::entry_1_8.x_data_63_32   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_1_8_X_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_2_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_2_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */
/* Field member: elb_pxb_csr::dhs_tgt_pmt::entry::entry_2_8.y_data_31_0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_2_8_Y_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_3_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_3_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */
/* Field member: elb_pxb_csr::dhs_tgt_pmt::entry::entry_3_8.y_data_63_32   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_3_8_Y_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_4_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_4_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */
/* Field member: elb_pxb_csr::dhs_tgt_pmt::entry::entry_4_8.valid          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_MSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_WIDTH 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_TGT_PMT_ENTRY_ENTRY_4_8_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_5_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_5_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_6_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_6_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */

/* Register type: elb_pxb_csr::dhs_tgt_pmt::entry::entry_7_8               */
/* Register template: elb_pxb_csr::dhs_tgt_pmt::entry::entry_7_8           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_pmr                              */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_pmr                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 193 */
#define ELB_PXB_CSR_DHS_TGT_PMR_SIZE 0x1000
#define ELB_PXB_CSR_DHS_TGT_PMR_BYTE_SIZE 0x4000
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRIES 0x400
#define ELB_PXB_CSR_DHS_TGT_PMR_MSB 117
#define ELB_PXB_CSR_DHS_TGT_PMR_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMR_WIDTH 118
/* Wide Register member: elb_pxb_csr::dhs_tgt_pmr.entry                    */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_pmr::entry          */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_pmr::entry      */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_pmr::entry.entry_0_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_0_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_0_4 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_pmr::entry.entry_1_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_1_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_1_4 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_pmr::entry.entry_2_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_2_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_2_4 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_pmr::entry.entry_3_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_3_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmr::entry::entry_3_4 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_WRITE_MASK 0x003fffff

/* Wide Register type: elb_pxb_csr::dhs_tgt_pmr::entry                     */
/* Wide Register template: elb_pxb_csr::dhs_tgt_pmr::entry                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 200 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::dhs_tgt_pmr::entry::entry_0_4               */
/* Register template: elb_pxb_csr::dhs_tgt_pmr::entry::entry_0_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 200 */
/* Field member: elb_pxb_csr::dhs_tgt_pmr::entry::entry_0_4.entry_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_pmr::entry::entry_1_4               */
/* Register template: elb_pxb_csr::dhs_tgt_pmr::entry::entry_1_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 200 */
/* Field member: elb_pxb_csr::dhs_tgt_pmr::entry::entry_1_4.entry_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_pmr::entry::entry_2_4               */
/* Register template: elb_pxb_csr::dhs_tgt_pmr::entry::entry_2_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 200 */
/* Field member: elb_pxb_csr::dhs_tgt_pmr::entry::entry_2_4.entry_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_2_4_ENTRY_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_pmr::entry::entry_3_4               */
/* Register template: elb_pxb_csr::dhs_tgt_pmr::entry::entry_3_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 200 */
/* Field member: elb_pxb_csr::dhs_tgt_pmr::entry::entry_3_4.ecc            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_MSB 21
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_LSB 14
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_WIDTH 8
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_FIELD_MASK 0x003fc000
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ECC_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_pxb_csr::dhs_tgt_pmr::entry::entry_3_4.entry_data_109_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_MSB 13
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_WIDTH 14
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_FIELD_MASK 0x00003fff
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_GET(x) \
   ((x) & 0x00003fff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_SET(x) \
   ((x) & 0x00003fff)
#define ELB_PXB_CSR_DHS_TGT_PMR_ENTRY_ENTRY_3_4_ENTRY_DATA_109_96_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Wide Memory type: elb_pxb_csr::dhs_tgt_prt                              */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_prt                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 206 */
#define ELB_PXB_CSR_DHS_TGT_PRT_SIZE 0x4000
#define ELB_PXB_CSR_DHS_TGT_PRT_BYTE_SIZE 0x10000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRIES 0x1000
#define ELB_PXB_CSR_DHS_TGT_PRT_MSB 92
#define ELB_PXB_CSR_DHS_TGT_PRT_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PRT_WIDTH 93
/* Wide Register member: elb_pxb_csr::dhs_tgt_prt.entry                    */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_prt::entry          */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_prt::entry      */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_prt::entry.entry_0_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_0_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_0_4 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_prt::entry.entry_1_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_1_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_1_4 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_prt::entry.entry_2_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_2_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_2_4 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_RESET_MASK 0xe0000000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_WRITE_MASK 0x1fffffff
/* Register member: elb_pxb_csr::dhs_tgt_prt::entry.entry_3_4              */
/* Register type referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_3_4    */
/* Register template referenced: elb_pxb_csr::dhs_tgt_prt::entry::entry_3_4 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_prt::entry                     */
/* Wide Register template: elb_pxb_csr::dhs_tgt_prt::entry                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 213 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::dhs_tgt_prt::entry::entry_0_4               */
/* Register template: elb_pxb_csr::dhs_tgt_prt::entry::entry_0_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 213 */
/* Field member: elb_pxb_csr::dhs_tgt_prt::entry::entry_0_4.entry_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_0_4_ENTRY_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_prt::entry::entry_1_4               */
/* Register template: elb_pxb_csr::dhs_tgt_prt::entry::entry_1_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 213 */
/* Field member: elb_pxb_csr::dhs_tgt_prt::entry::entry_1_4.entry_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_1_4_ENTRY_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_prt::entry::entry_2_4               */
/* Register template: elb_pxb_csr::dhs_tgt_prt::entry::entry_2_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 213 */
/* Field member: elb_pxb_csr::dhs_tgt_prt::entry::entry_2_4.ecc            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_MSB 28
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_LSB 21
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x1fe00000
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x1fe00000) >> 21)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 21) & 0x1fe00000)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 21) & 0x1fe00000) | ((r) & 0xe01fffff))
/* Field member: elb_pxb_csr::dhs_tgt_prt::entry::entry_2_4.entry_data_84_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_MSB 20
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_WIDTH 21
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_FIELD_MASK 0x001fffff
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_GET(x) \
   ((x) & 0x001fffff)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_SET(x) \
   ((x) & 0x001fffff)
#define ELB_PXB_CSR_DHS_TGT_PRT_ENTRY_ENTRY_2_4_ENTRY_DATA_84_64_MODIFY(r, x) \
   (((x) & 0x001fffff) | ((r) & 0xffe00000))

/* Register type: elb_pxb_csr::dhs_tgt_prt::entry::entry_3_4               */
/* Register template: elb_pxb_csr::dhs_tgt_prt::entry::entry_3_4           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 213 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_rxcrbfr0                         */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_rxcrbfr0                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 219 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_SIZE 0x2000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_BYTE_SIZE 0x8000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRIES 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_MSB 136
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_0_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_1_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_2_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_3_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_4_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_5_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_6_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry.entry_7_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry                */
/* Wide Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_4_8.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_5_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_6_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry::entry_7_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_rxcrbfr1                         */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_rxcrbfr1                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 232 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_SIZE 0x2000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_BYTE_SIZE 0x8000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRIES 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_MSB 136
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_0_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_1_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_2_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_3_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_4_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_5_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_6_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry.entry_7_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry                */
/* Wide Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_4_8.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_5_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_6_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry::entry_7_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_rxcrbfr2                         */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_rxcrbfr2                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 245 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_SIZE 0x2000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_BYTE_SIZE 0x8000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRIES 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_MSB 136
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_0_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_1_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_2_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_3_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_4_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_5_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_6_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry.entry_7_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry                */
/* Wide Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_4_8.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_5_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_6_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry::entry_7_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_rxcrbfr3                         */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_rxcrbfr3                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 258 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_SIZE 0x2000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_BYTE_SIZE 0x8000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRIES 0x400
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_MSB 136
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_0_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_1_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_2_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_3_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_4_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_5_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_6_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry.entry_7_8         */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry                */
/* Wide Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */
/* Field member: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_4_8.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_RXCRBFR3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_5_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_6_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */

/* Register type: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8          */
/* Register template: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry::entry_7_8      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */

/* Memory type: elb_pxb_csr::dhs_tgt_rxinfo                                */
/* Memory template: elb_pxb_csr::dhs_tgt_rxinfo                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 271 */
#define ELB_PXB_CSR_DHS_TGT_RXINFO_SIZE 0x400
#define ELB_PXB_CSR_DHS_TGT_RXINFO_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRIES 0x400
#define ELB_PXB_CSR_DHS_TGT_RXINFO_MSB 21
#define ELB_PXB_CSR_DHS_TGT_RXINFO_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXINFO_WIDTH 22
#define ELB_PXB_CSR_DHS_TGT_RXINFO_MASK 0x003fffff
#define ELB_PXB_CSR_DHS_TGT_RXINFO_GET(x) ((x) & 0x003fffff)
#define ELB_PXB_CSR_DHS_TGT_RXINFO_SET(x) ((x) & 0x003fffff)
/* Register member: elb_pxb_csr::dhs_tgt_rxinfo.entry                      */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rxinfo::entry            */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rxinfo::entry        */
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_RESET_MASK 0xffc00000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_WRITE_MASK 0x003fffff

/* Register type: elb_pxb_csr::dhs_tgt_rxinfo::entry                       */
/* Register template: elb_pxb_csr::dhs_tgt_rxinfo::entry                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 278 */
/* Field member: elb_pxb_csr::dhs_tgt_rxinfo::entry.ecc                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_MSB 21
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_LSB 16
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_WIDTH 6
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_FIELD_MASK 0x003f0000
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_GET(x) \
   (((x) & 0x003f0000) >> 16)
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_SET(x) \
   (((x) << 16) & 0x003f0000)
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000) | ((r) & 0xffc0ffff))
/* Field member: elb_pxb_csr::dhs_tgt_rxinfo::entry.data                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_MSB 15
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_WIDTH 16
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_GET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_SET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_TGT_RXINFO_ENTRY_DATA_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: elb_pxb_csr::dhs_tgt_cplst                            */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_cplst                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 284 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_SIZE 0x200
#define ELB_PXB_CSR_DHS_TGT_CPLST_BYTE_SIZE 0x800
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_CPLST_MSB 107
#define ELB_PXB_CSR_DHS_TGT_CPLST_LSB 0
#define ELB_PXB_CSR_DHS_TGT_CPLST_WIDTH 108
/* Wide Register member: elb_pxb_csr::dhs_tgt_cplst.entry                  */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_cplst::entry        */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_cplst::entry    */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_cplst::entry.entry_0_4            */
/* Register type referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_0_4  */
/* Register template referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_0_4 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_cplst::entry.entry_1_4            */
/* Register type referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_1_4  */
/* Register template referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_1_4 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_cplst::entry.entry_2_4            */
/* Register type referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_2_4  */
/* Register template referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_2_4 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_cplst::entry.entry_3_4            */
/* Register type referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_3_4  */
/* Register template referenced: elb_pxb_csr::dhs_tgt_cplst::entry::entry_3_4 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_RESET_MASK 0xfffff000
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000fff

/* Wide Register type: elb_pxb_csr::dhs_tgt_cplst::entry                   */
/* Wide Register template: elb_pxb_csr::dhs_tgt_cplst::entry               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 291 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::dhs_tgt_cplst::entry::entry_0_4             */
/* Register template: elb_pxb_csr::dhs_tgt_cplst::entry::entry_0_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 291 */
/* Field member: elb_pxb_csr::dhs_tgt_cplst::entry::entry_0_4.data_31_0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_cplst::entry::entry_1_4             */
/* Register template: elb_pxb_csr::dhs_tgt_cplst::entry::entry_1_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 291 */
/* Field member: elb_pxb_csr::dhs_tgt_cplst::entry::entry_1_4.data_63_32   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_cplst::entry::entry_2_4             */
/* Register template: elb_pxb_csr::dhs_tgt_cplst::entry::entry_2_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 291 */
/* Field member: elb_pxb_csr::dhs_tgt_cplst::entry::entry_2_4.data_95_64   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_2_4_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_cplst::entry::entry_3_4             */
/* Register template: elb_pxb_csr::dhs_tgt_cplst::entry::entry_3_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 291 */
/* Field member: elb_pxb_csr::dhs_tgt_cplst::entry::entry_3_4.ecc          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_MSB 11
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_LSB 4
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_WIDTH 8
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_FIELD_MASK 0x00000ff0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_ECC_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_pxb_csr::dhs_tgt_cplst::entry::entry_3_4.data_99_96   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_MSB 3
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_WIDTH 4
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_FIELD_MASK 0x0000000f
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_GET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_SET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_DHS_TGT_CPLST_ENTRY_ENTRY_3_4_DATA_99_96_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Memory type: elb_pxb_csr::dhs_tgt_romask                           */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_romask                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 297 */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_SIZE 0x100
#define ELB_PXB_CSR_DHS_TGT_ROMASK_BYTE_SIZE 0x400
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_ROMASK_MSB 38
#define ELB_PXB_CSR_DHS_TGT_ROMASK_LSB 0
#define ELB_PXB_CSR_DHS_TGT_ROMASK_WIDTH 39
#define ELB_PXB_CSR_DHS_TGT_ROMASK_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_TGT_ROMASK_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_TGT_ROMASK_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_tgt_romask.entry                 */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_romask::entry       */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_romask::entry   */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_romask::entry.entry_0_2           */
/* Register type referenced: elb_pxb_csr::dhs_tgt_romask::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_romask::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_romask::entry.entry_1_2           */
/* Register type referenced: elb_pxb_csr::dhs_tgt_romask::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_romask::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_tgt_romask::entry                  */
/* Wide Register template: elb_pxb_csr::dhs_tgt_romask::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 304 */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_tgt_romask::entry::entry_0_2            */
/* Register template: elb_pxb_csr::dhs_tgt_romask::entry::entry_0_2        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 304 */
/* Field member: elb_pxb_csr::dhs_tgt_romask::entry::entry_0_2.data        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_romask::entry::entry_1_2            */
/* Register template: elb_pxb_csr::dhs_tgt_romask::entry::entry_1_2        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 304 */
/* Field member: elb_pxb_csr::dhs_tgt_romask::entry::entry_1_2.ecc         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_TGT_ROMASK_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_tgt_aximst0                          */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_aximst0                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 310 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_SIZE 0x400
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_MSB 136
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_aximst0.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry  */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_0_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_1_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_2_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_3_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_4_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_5_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_6_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst0::entry.entry_7_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_aximst0::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_tgt_aximst0::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_0_8.data_31_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_4_8.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_5_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_6_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst0::entry::entry_7_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_aximst1                          */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_aximst1                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 322 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_SIZE 0x400
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_MSB 136
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_aximst1.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry  */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_0_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_1_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_2_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_3_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_4_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_5_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_6_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst1::entry.entry_7_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_aximst1::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_tgt_aximst1::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_0_8.data_31_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_4_8.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_5_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_6_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst1::entry::entry_7_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_aximst2                          */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_aximst2                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 334 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_SIZE 0x400
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_MSB 136
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_aximst2.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry  */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_0_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_1_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_2_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_3_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_4_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_5_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_6_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst2::entry.entry_7_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_aximst2::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_tgt_aximst2::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_0_8.data_31_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_4_8.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_5_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_6_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst2::entry::entry_7_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_aximst3                          */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_aximst3                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 346 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_SIZE 0x400
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_MSB 136
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_aximst3.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry  */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_0_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_1_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_2_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_3_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_4_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_5_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_6_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst3::entry.entry_7_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_aximst3::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_tgt_aximst3::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_0_8.data_31_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_4_8.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_5_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_6_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst3::entry::entry_7_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */

/* Wide Memory type: elb_pxb_csr::dhs_tgt_aximst4                          */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_aximst4                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 358 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_SIZE 0x400
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_MSB 136
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_tgt_aximst4.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry  */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_0_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_1_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_2_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_3_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_4_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_5_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_6_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_aximst4::entry.entry_7_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_aximst4::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_tgt_aximst4::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_0_8.data_31_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */
/* Field member: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_4_8.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_TGT_AXIMST4_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_5_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_6_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */

/* Register type: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8           */
/* Register template: elb_pxb_csr::dhs_tgt_aximst4::entry::entry_7_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_wrbfr0                           */
/* Wide Memory template: elb_pxb_csr::dhs_itr_wrbfr0                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 370 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_SIZE 0x4000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_BYTE_SIZE 0x10000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRIES 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_MSB 136
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_itr_wrbfr0.entry                 */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry       */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry   */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_0_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_1_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_2_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_3_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_4_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_5_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_6_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr0::entry.entry_7_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry                  */
/* Wide Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_0_8.data_31_0   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_1_8.data_63_32  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_2_8.data_95_64  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_4_8.ecc         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_5_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_6_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr0::entry::entry_7_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_wrbfr1                           */
/* Wide Memory template: elb_pxb_csr::dhs_itr_wrbfr1                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 382 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_SIZE 0x4000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_BYTE_SIZE 0x10000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRIES 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_MSB 136
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_itr_wrbfr1.entry                 */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry       */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry   */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_0_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_1_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_2_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_3_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_4_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_5_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_6_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr1::entry.entry_7_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry                  */
/* Wide Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_0_8.data_31_0   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_1_8.data_63_32  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_2_8.data_95_64  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_4_8.ecc         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_5_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_6_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr1::entry::entry_7_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_wrbfr2                           */
/* Wide Memory template: elb_pxb_csr::dhs_itr_wrbfr2                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 394 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_SIZE 0x4000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_BYTE_SIZE 0x10000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRIES 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_MSB 136
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_itr_wrbfr2.entry                 */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry       */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry   */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_0_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_1_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_2_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_3_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_4_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_5_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_6_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr2::entry.entry_7_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry                  */
/* Wide Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_0_8.data_31_0   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_1_8.data_63_32  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_2_8.data_95_64  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_4_8.ecc         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_5_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_6_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr2::entry::entry_7_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_wrbfr3                           */
/* Wide Memory template: elb_pxb_csr::dhs_itr_wrbfr3                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 406 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_SIZE 0x4000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_BYTE_SIZE 0x10000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRIES 0x800
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_MSB 136
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_WIDTH 137
/* Wide Register member: elb_pxb_csr::dhs_itr_wrbfr3.entry                 */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry       */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry   */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_0_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_1_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_2_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_3_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_4_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_5_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_6_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_itr_wrbfr3::entry.entry_7_8           */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry                  */
/* Wide Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_0_8.data_31_0   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_1_8.data_63_32  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_2_8.data_95_64  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */
/* Field member: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_4_8.ecc         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_PXB_CSR_DHS_ITR_WRBFR3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_5_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_6_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */

/* Register type: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8            */
/* Register template: elb_pxb_csr::dhs_itr_wrbfr3::entry::entry_7_8        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_wrhdr                            */
/* Wide Memory template: elb_pxb_csr::dhs_itr_wrhdr                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 418 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_SIZE 0x800
#define ELB_PXB_CSR_DHS_ITR_WRHDR_BYTE_SIZE 0x2000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_WRHDR_MSB 87
#define ELB_PXB_CSR_DHS_ITR_WRHDR_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_WIDTH 88
/* Wide Register member: elb_pxb_csr::dhs_itr_wrhdr.entry                  */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_wrhdr::entry        */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_wrhdr::entry    */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_wrhdr::entry.entry_0_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrhdr::entry.entry_1_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_wrhdr::entry.entry_2_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_RESET_MASK 0xff000000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_WRITE_MASK 0x00ffffff
/* Register member: elb_pxb_csr::dhs_itr_wrhdr::entry.entry_3_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_wrhdr::entry                   */
/* Wide Register template: elb_pxb_csr::dhs_itr_wrhdr::entry               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 425 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4             */
/* Register template: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 425 */
/* Field member: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_0_4.data_31_0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4             */
/* Register template: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 425 */
/* Field member: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_1_4.data_63_32   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4             */
/* Register template: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 425 */
/* Field member: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4.ecc          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_MSB 23
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_LSB 16
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_2_4.data_79_64   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_MSB 15
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_LSB 0
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_WIDTH 16
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_ITR_WRHDR_ENTRY_ENTRY_2_4_DATA_79_64_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4             */
/* Register template: elb_pxb_csr::dhs_itr_wrhdr::entry::entry_3_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 425 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_rdhdr                            */
/* Wide Memory template: elb_pxb_csr::dhs_itr_rdhdr                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 431 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_SIZE 0x200
#define ELB_PXB_CSR_DHS_ITR_RDHDR_BYTE_SIZE 0x800
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_ITR_RDHDR_MSB 87
#define ELB_PXB_CSR_DHS_ITR_RDHDR_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_WIDTH 88
/* Wide Register member: elb_pxb_csr::dhs_itr_rdhdr.entry                  */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_rdhdr::entry        */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_rdhdr::entry    */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_rdhdr::entry.entry_0_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_rdhdr::entry.entry_1_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_rdhdr::entry.entry_2_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_RESET_MASK 0xff000000
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_WRITE_MASK 0x00ffffff
/* Register member: elb_pxb_csr::dhs_itr_rdhdr::entry.entry_3_4            */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4  */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_rdhdr::entry                   */
/* Wide Register template: elb_pxb_csr::dhs_itr_rdhdr::entry               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 438 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4             */
/* Register template: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 438 */
/* Field member: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_0_4.data_31_0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4             */
/* Register template: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 438 */
/* Field member: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_1_4.data_63_32   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4             */
/* Register template: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 438 */
/* Field member: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4.ecc          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_MSB 23
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_LSB 16
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_2_4.data_79_64   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_MSB 15
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_WIDTH 16
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_ITR_RDHDR_ENTRY_ENTRY_2_4_DATA_79_64_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4             */
/* Register template: elb_pxb_csr::dhs_itr_rdhdr::entry::entry_3_4         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 438 */

/* Wide Memory type: elb_pxb_csr::dhs_itr_rdcontext                        */
/* Wide Memory template: elb_pxb_csr::dhs_itr_rdcontext                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 444 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_SIZE 0x200
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_BYTE_SIZE 0x800
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_MSB 88
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_WIDTH 89
/* Wide Register member: elb_pxb_csr::dhs_itr_rdcontext.entry              */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_rdcontext::entry    */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_rdcontext::entry */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_rdcontext::entry.entry_0_4        */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_rdcontext::entry.entry_1_4        */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_rdcontext::entry.entry_2_4        */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RESET_MASK 0xfe000000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_WRITE_MASK 0x01ffffff
/* Register member: elb_pxb_csr::dhs_itr_rdcontext::entry.entry_3_4        */
/* Register type referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4 */
/* Register template referenced: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_itr_rdcontext::entry               */
/* Wide Register template: elb_pxb_csr::dhs_itr_rdcontext::entry           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 451 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4         */
/* Register template: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 451 */
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.rsize_2_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_MSB 31
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_LSB 29
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_WIDTH 3
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_FIELD_MASK 0xe0000000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RSIZE_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.raddr    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_MSB 28
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_LSB 20
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_WIDTH 9
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_FIELD_MASK 0x1ff00000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_GET(x) \
   (((x) & 0x1ff00000) >> 20)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_SET(x) \
   (((x) << 20) & 0x1ff00000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_RADDR_MODIFY(r, x) \
   ((((x) << 20) & 0x1ff00000) | ((r) & 0xe00fffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.axi_id   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_MSB 19
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_LSB 13
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_FIELD_MASK 0x000fe000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_GET(x) \
   (((x) & 0x000fe000) >> 13)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_SET(x) \
   (((x) << 13) & 0x000fe000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_AXI_ID_MODIFY(r, x) \
   ((((x) << 13) & 0x000fe000) | ((r) & 0xfff01fff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.tag      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_MSB 12
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_LSB 6
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_FIELD_MASK 0x00001fc0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_GET(x) \
   (((x) & 0x00001fc0) >> 6)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_SET(x) \
   (((x) << 6) & 0x00001fc0)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_TAG_MODIFY(r, x) \
   ((((x) << 6) & 0x00001fc0) | ((r) & 0xffffe03f))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.portid   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_MSB 5
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_LSB 3
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_WIDTH 3
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_FIELD_MASK 0x00000038
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_PORTID_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_0_4.state    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_MSB 2
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_WIDTH 3
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_FIELD_MASK 0x00000007
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_0_4_STATE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4         */
/* Register template: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 451 */
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4.bdf      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_MSB 31
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_LSB 16
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_WIDTH 16
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_FIELD_MASK 0xffff0000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_BDF_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4.timer    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_MSB 15
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_LSB 6
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_WIDTH 10
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_FIELD_MASK 0x0000ffc0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_GET(x) \
   (((x) & 0x0000ffc0) >> 6)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_SET(x) \
   (((x) << 6) & 0x0000ffc0)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_TIMER_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffc0) | ((r) & 0xffff003f))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_1_4.rsize_8_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_MSB 5
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_WIDTH 6
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_FIELD_MASK 0x0000003f
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_GET(x) \
   ((x) & 0x0000003f)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_SET(x) \
   ((x) & 0x0000003f)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_1_4_RSIZE_8_3_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4         */
/* Register template: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 451 */
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.rdcombine_grp */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_MSB 24
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_LSB 24
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_FIELD_MASK 0x01000000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GRP_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.rdcombine */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_MSB 23
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_LSB 22
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_FIELD_MASK 0x00c00000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_SET(x) \
   (((x) << 22) & 0x00c00000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_RDCOMBINE_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.is_narrow */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_MSB 21
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_LSB 21
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NARROW_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.atomic_state */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_MSB 20
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_LSB 19
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_FIELD_MASK 0x00180000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_GET(x) \
   (((x) & 0x00180000) >> 19)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_SET(x) \
   (((x) << 19) & 0x00180000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_ATOMIC_STATE_MODIFY(r, x) \
   ((((x) << 19) & 0x00180000) | ((r) & 0xffe7ffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.is_nonposted_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_MSB 18
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_LSB 18
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_NONPOSTED_WR_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.is_raw   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_MSB 17
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_LSB 17
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_IS_RAW_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.seg_next */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_MSB 16
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_LSB 10
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_FIELD_MASK 0x0001fc00
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_GET(x) \
   (((x) & 0x0001fc00) >> 10)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_NEXT_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.seg_last */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_MSB 9
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_LSB 9
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_LAST_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.seg_first */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_MSB 8
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_LSB 8
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_SEG_FIRST_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.linesize */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_MSB 7
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_LSB 5
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_WIDTH 3
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_FIELD_MASK 0x000000e0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_GET(x) \
   (((x) & 0x000000e0) >> 5)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_SET(x) \
   (((x) << 5) & 0x000000e0)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINESIZE_MODIFY(r, x) \
   ((((x) << 5) & 0x000000e0) | ((r) & 0xffffff1f))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.lineaddr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_MSB 4
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_LSB 3
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_WIDTH 2
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_FIELD_MASK 0x00000018
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_GET(x) \
   (((x) & 0x00000018) >> 3)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_SET(x) \
   (((x) << 3) & 0x00000018)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_LINEADDR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018) | ((r) & 0xffffffe7))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.terr     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_MSB 2
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_LSB 2
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_TERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.derr     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_MSB 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_LSB 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_DERR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_2_4.aerr     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_MSB 0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_LSB 0
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_WIDTH 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_ITR_RDCONTEXT_ENTRY_ENTRY_2_4_AERR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4         */
/* Register template: elb_pxb_csr::dhs_itr_rdcontext::entry::entry_3_4     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 451 */

/* Memory type: elb_pxb_csr::dhs_tgt_rdcontext                             */
/* Memory template: elb_pxb_csr::dhs_tgt_rdcontext                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 477 */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_SIZE 0x80
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_BYTE_SIZE 0x200
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRIES 0x80
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_MSB 6
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_WIDTH 7
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_MASK 0x7f
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_GET(x) ((x) & 0x7f)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_SET(x) ((x) & 0x7f)
/* Register member: elb_pxb_csr::dhs_tgt_rdcontext.entry                   */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rdcontext::entry         */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rdcontext::entry     */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_RESET_VALUE 0x00
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_RESET_MASK 0x80
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_READ_MASK 0xff
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_WRITE_MASK 0x7f

/* Register type: elb_pxb_csr::dhs_tgt_rdcontext::entry                    */
/* Register template: elb_pxb_csr::dhs_tgt_rdcontext::entry                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 484 */
/* Field member: elb_pxb_csr::dhs_tgt_rdcontext::entry.is_posted_wr        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_MSB 6
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_LSB 6
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_WIDTH 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_FIELD_MASK 0x40
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_GET(x) \
   (((x) & 0x40) >> 6)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_SET(x) \
   (((x) << 6) & 0x40)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_POSTED_WR_MODIFY(r, x) \
   ((((x) << 6) & 0x40) | ((r) & 0xbf))
/* Field member: elb_pxb_csr::dhs_tgt_rdcontext::entry.is_nonposted_wr     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_MSB 5
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_LSB 5
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_WIDTH 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_FIELD_MASK 0x20
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_GET(x) \
   (((x) & 0x20) >> 5)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_SET(x) \
   (((x) << 5) & 0x20)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_IS_NONPOSTED_WR_MODIFY(r, x) \
   ((((x) << 5) & 0x20) | ((r) & 0xdf))
/* Field member: elb_pxb_csr::dhs_tgt_rdcontext::entry.portid              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_MSB 4
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_LSB 2
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_WIDTH 3
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_FIELD_MASK 0x1c
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_GET(x) (((x) & 0x1c) >> 2)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_SET(x) \
   (((x) << 2) & 0x1c)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_PORTID_MODIFY(r, x) \
   ((((x) << 2) & 0x1c) | ((r) & 0xe3))
/* Field member: elb_pxb_csr::dhs_tgt_rdcontext::entry.state               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_MSB 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_WIDTH 2
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_FIELD_MASK 0x03
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_GET(x) ((x) & 0x03)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_SET(x) ((x) & 0x03)
#define ELB_PXB_CSR_DHS_TGT_RDCONTEXT_ENTRY_STATE_MODIFY(r, x) \
   (((x) & 0x03) | ((r) & 0xfc))

/* Memory type: elb_pxb_csr::dhs_tgt_rc_bdfmap                             */
/* Memory template: elb_pxb_csr::dhs_tgt_rc_bdfmap                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 492 */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_SIZE 0x40
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_BYTE_SIZE 0x100
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRIES 0x40
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_SET(x) ((x) & 0xffffffff)
/* Register member: elb_pxb_csr::dhs_tgt_rc_bdfmap.entry                   */
/* Register type referenced: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry         */
/* Register template referenced: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry     */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry                    */
/* Register template: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 499 */
/* Field member: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry.adr63               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_MSB 31
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_LSB 31
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_WIDTH 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_ADR63_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry.VFID                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_MSB 30
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_LSB 20
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_WIDTH 11
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_FIELD_MASK 0x7ff00000
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_GET(x) \
   (((x) & 0x7ff00000) >> 20)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_SET(x) \
   (((x) << 20) & 0x7ff00000)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VFID_MODIFY(r, x) \
   ((((x) << 20) & 0x7ff00000) | ((r) & 0x800fffff))
/* Field member: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry.port_id             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_MSB 19
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_LSB 17
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_WIDTH 3
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_FIELD_MASK 0x000e0000
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_GET(x) \
   (((x) & 0x000e0000) >> 17)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_SET(x) \
   (((x) << 17) & 0x000e0000)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_PORT_ID_MODIFY(r, x) \
   ((((x) << 17) & 0x000e0000) | ((r) & 0xfff1ffff))
/* Field member: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry.rc_bdf              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_MSB 16
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_LSB 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_WIDTH 16
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_FIELD_MASK 0x0001fffe
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_RC_BDF_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: elb_pxb_csr::dhs_tgt_rc_bdfmap::entry.valid               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_MSB 0
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_LSB 0
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_WIDTH 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_DHS_TGT_RC_BDFMAP_ENTRY_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr0                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr0                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 508 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr0.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr0::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr0::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr0::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr0::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr0::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr0::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 515 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 515 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 515 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr0::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR0_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr1                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr1                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 520 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr1.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr1::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr1::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr1::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr1::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr1::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr1::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 527 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 527 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 527 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr1::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR1_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr2                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr2                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 532 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr2.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr2::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr2::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr2::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr2::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr2::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr2::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 539 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 539 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 539 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr2::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR2_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr3                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr3                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 544 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr3.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr3::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr3::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr3::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr3::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr3::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr3::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 551 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 551 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 551 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr3::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR3_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr4                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr4                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 556 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr4.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr4::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr4::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr4::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr4::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr4::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr4::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 563 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 563 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 563 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr4::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR4_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr5                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr5                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 568 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr5.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr5::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr5::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr5::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr5::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr5::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr5::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 575 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 575 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 575 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr5::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR5_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr6                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr6                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 580 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr6.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr6::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr6::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr6::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr6::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr6::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr6::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 587 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 587 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 587 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr6::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR6_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr7                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr7                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 592 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr7.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr7::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr7::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr7::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr7::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr7::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr7::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 599 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 599 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 599 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr7::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR7_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr8                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr8                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 604 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr8.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr8::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr8::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr8::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr8::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr8::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr8::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 611 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 611 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 611 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr8::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR8_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr9                          */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr9                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 616 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr9.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr9::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr9::entry  */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr9::entry.entry_0_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr9::entry.entry_1_2          */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr9::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr9::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 623 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 623 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_0_2.data       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2           */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 623 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr9::entry::entry_1_2.ecc        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR9_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr10                         */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr10                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 628 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr10.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr10::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr10::entry */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr10::entry.entry_0_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr10::entry.entry_1_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr10::entry                */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr10::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 635 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 635 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_0_2.data      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 635 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr10::entry::entry_1_2.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR10_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr11                         */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr11                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 640 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr11.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr11::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr11::entry */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr11::entry.entry_0_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr11::entry.entry_1_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr11::entry                */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr11::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 647 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 647 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_0_2.data      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 647 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr11::entry::entry_1_2.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR11_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr12                         */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr12                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 652 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr12.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr12::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr12::entry */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr12::entry.entry_0_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr12::entry.entry_1_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr12::entry                */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr12::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 659 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 659 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_0_2.data      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 659 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr12::entry::entry_1_2.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR12_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr13                         */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr13                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 664 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr13.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr13::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr13::entry */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr13::entry.entry_0_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr13::entry.entry_1_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr13::entry                */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr13::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 671 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 671 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_0_2.data      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 671 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr13::entry::entry_1_2.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR13_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr14                         */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr14                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 676 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr14.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr14::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr14::entry */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr14::entry.entry_0_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr14::entry.entry_1_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr14::entry                */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr14::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 683 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 683 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_0_2.data      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 683 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr14::entry::entry_1_2.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR14_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Memory type: elb_pxb_csr::dhs_itr_cplbfr15                         */
/* Wide Memory template: elb_pxb_csr::dhs_itr_cplbfr15                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 688 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_SIZE 0x400
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_BYTE_SIZE 0x1000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRIES 0x200
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_MSB 38
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_WIDTH 39
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_MASK 0x0000007fffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_GET(x) ((x) & 0x0000007fffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_SET(x) ((x) & 0x0000007fffffffff)
/* Wide Register member: elb_pxb_csr::dhs_itr_cplbfr15.entry               */
/* Wide Register type referenced: elb_pxb_csr::dhs_itr_cplbfr15::entry     */
/* Wide Register template referenced: elb_pxb_csr::dhs_itr_cplbfr15::entry */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_itr_cplbfr15::entry.entry_0_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_itr_cplbfr15::entry.entry_1_2         */
/* Register type referenced: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2 */
/* Register template referenced: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff80
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000007f

/* Wide Register type: elb_pxb_csr::dhs_itr_cplbfr15::entry                */
/* Wide Register template: elb_pxb_csr::dhs_itr_cplbfr15::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 695 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 695 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_0_2.data      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_MSB 31
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_WIDTH 32
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_0_2_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2          */
/* Register template: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 695 */
/* Field member: elb_pxb_csr::dhs_itr_cplbfr15::entry::entry_1_2.ecc       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_MSB 6
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_LSB 0
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_DHS_ITR_CPLBFR15_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Memory type: elb_pxb_csr::dhs_tgt_notify                                */
/* Memory template: elb_pxb_csr::dhs_tgt_notify                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 700 */
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_SIZE 0x8
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_BYTE_SIZE 0x20
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRIES 0x8
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_MSB 31
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_LSB 0
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_SET(x) ((x) & 0xffffffff)
/* Register member: elb_pxb_csr::dhs_tgt_notify.entry                      */
/* Register type referenced: elb_pxb_csr::dhs_tgt_notify::entry            */
/* Register template referenced: elb_pxb_csr::dhs_tgt_notify::entry        */
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_pxb_csr::dhs_tgt_notify::entry                       */
/* Register template: elb_pxb_csr::dhs_tgt_notify::entry                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 706 */
/* Field member: elb_pxb_csr::dhs_tgt_notify::entry.completed              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_MSB 31
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_LSB 16
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_WIDTH 16
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_FIELD_MASK 0xffff0000
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_COMPLETED_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_pxb_csr::dhs_tgt_notify::entry.posted                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_MSB 15
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_LSB 0
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_WIDTH 16
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_GET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_SET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_DHS_TGT_NOTIFY_ENTRY_POSTED_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: elb_pxb_csr::dhs_tgt_ind_rsp                          */
/* Wide Memory template: elb_pxb_csr::dhs_tgt_ind_rsp                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 712 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_SIZE 0x8
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_BYTE_SIZE 0x20
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRIES 0x1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_MSB 141
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_LSB 0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_WIDTH 142
/* Wide Register member: elb_pxb_csr::dhs_tgt_ind_rsp.entry                */
/* Wide Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry      */
/* Wide Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry  */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_0_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_1_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_2_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_3_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_4_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_RESET_MASK 0xffffc000
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_WRITE_MASK 0x00003fff
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_5_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_6_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::dhs_tgt_ind_rsp::entry.entry_7_8          */
/* Register type referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8 */
/* Register template referenced: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry                 */
/* Wide Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_0_8.data0      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_MSB 31
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_LSB 0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_0_8_DATA0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_1_8.data1      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_MSB 31
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_LSB 0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_1_8_DATA1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_2_8.data2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_MSB 31
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_LSB 0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_2_8_DATA2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_3_8.data3      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_MSB 31
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_LSB 0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_WIDTH 32
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_3_8_DATA3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.fetch_rsp  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_MSB 13
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_LSB 13
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_WIDTH 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_FETCH_RSP_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.axi_id     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_MSB 12
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_LSB 6
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_WIDTH 7
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_FIELD_MASK 0x00001fc0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_GET(x) \
   (((x) & 0x00001fc0) >> 6)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_SET(x) \
   (((x) << 6) & 0x00001fc0)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_AXI_ID_MODIFY(r, x) \
   ((((x) << 6) & 0x00001fc0) | ((r) & 0xffffe03f))
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.port_id    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_MSB 5
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_LSB 3
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_WIDTH 3
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_FIELD_MASK 0x00000038
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_PORT_ID_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_4_8.cpl_stat   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_MSB 2
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_LSB 0
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_WIDTH 3
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_FIELD_MASK 0x00000007
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_DHS_TGT_IND_RSP_ENTRY_ENTRY_4_8_CPL_STAT_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_5_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_6_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */

/* Register type: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8           */
/* Register template: elb_pxb_csr::dhs_tgt_ind_rsp::entry::entry_7_8       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */

/* Register type: elb_pxb_csr::cfg_pc_port_type                            */
/* Register template: elb_pxb_csr::cfg_pc_port_type                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 731 */
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc7                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_MSB 7
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_LSB 7
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc6                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_MSB 6
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_LSB 6
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc5                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_MSB 5
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_LSB 5
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc4                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_MSB 4
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_LSB 4
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc3                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_MSB 3
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_LSB 3
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc2                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_MSB 2
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_LSB 2
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc1                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_MSB 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_LSB 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_pc_port_type.host_or_rc0                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_MSB 0
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_LSB 0
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_WIDTH 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_RESET 0x1
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_PC_PORT_TYPE_HOST_OR_RC0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::cfg_itr_port                           */
/* Wide Register template: elb_pxb_csr::cfg_itr_port                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 744 */
#define ELB_PXB_CSR_CFG_ITR_PORT_SIZE 0x4
#define ELB_PXB_CSR_CFG_ITR_PORT_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::cfg_itr_port::cfg_itr_port_0_3              */
/* Register template: elb_pxb_csr::cfg_itr_port::cfg_itr_port_0_3          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 744 */
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_0_3.timer_limit_7_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_MSB 31
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_LSB 24
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_WIDTH 8
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_RESET 0xe8
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_LIMIT_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_0_3.timer_tick    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_MSB 23
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_LSB 8
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_WIDTH 16
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_RESET 0xa216
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_FIELD_MASK 0x00ffff00
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_GET(x) \
   (((x) & 0x00ffff00) >> 8)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_SET(x) \
   (((x) << 8) & 0x00ffff00)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_TIMER_TICK_MODIFY(r, x) \
   ((((x) << 8) & 0x00ffff00) | ((r) & 0xff0000ff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_0_3.rdreq_limit   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_MSB 7
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_LSB 0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_WIDTH 8
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_RESET 0x80
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_0_3_RDREQ_LIMIT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3              */
/* Register template: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 744 */
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.dis_pxpp_cr_cplh */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_MSB 31
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_LSB 31
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_CPLH_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.dis_pxpp_cr_np */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_MSB 30
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_LSB 30
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_FIELD_MASK 0x40000000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_NP_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.dis_pxpp_cr_pd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_MSB 29
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_LSB 29
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_FIELD_MASK 0x20000000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_GET(x) \
   (((x) & 0x20000000) >> 29)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_SET(x) \
   (((x) << 29) & 0x20000000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PD_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.dis_pxpp_cr_ph */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_MSB 28
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_LSB 28
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_FIELD_MASK 0x10000000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_GET(x) \
   (((x) & 0x10000000) >> 28)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_SET(x) \
   (((x) << 28) & 0x10000000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_DIS_PXPP_CR_PH_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.adr_extn_en   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_MSB 27
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_LSB 27
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_RESET 0x1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_FIELD_MASK 0x08000000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ADR_EXTN_EN_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_txfifocnt */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_MSB 26
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_LSB 22
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_WIDTH 5
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_RESET 0x08
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_FIELD_MASK 0x07c00000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_GET(x) \
   (((x) & 0x07c00000) >> 22)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_SET(x) \
   (((x) << 22) & 0x07c00000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TXFIFOCNT_MODIFY(r, x) \
   ((((x) << 22) & 0x07c00000) | ((r) & 0xf83fffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_tagcnt_chk_dis */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_MSB 21
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_LSB 21
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_TAGCNT_CHK_DIS_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_cnxtcnt_chk_dis */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_MSB 20
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_LSB 20
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CNXTCNT_CHK_DIS_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_cr_dis_cpl */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_MSB 19
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_LSB 19
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_RESET 0x1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_CPL_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_cr_dis_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_MSB 18
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_LSB 18
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_RD_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_cr_dis_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_MSB 17
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_LSB 17
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DIS_WR_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_cr_data   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_MSB 16
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_LSB 9
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_WIDTH 8
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_RESET 0x20
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_FIELD_MASK 0x0001fe00
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_GET(x) \
   (((x) & 0x0001fe00) >> 9)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_SET(x) \
   (((x) << 9) & 0x0001fe00)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_DATA_MODIFY(r, x) \
   ((((x) << 9) & 0x0001fe00) | ((r) & 0xfffe01ff))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.arb_cr_hdr    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_MSB 8
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_LSB 3
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_WIDTH 6
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_RESET 0x08
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_FIELD_MASK 0x000001f8
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_GET(x) \
   (((x) & 0x000001f8) >> 3)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_SET(x) \
   (((x) << 3) & 0x000001f8)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_ARB_CR_HDR_MODIFY(r, x) \
   ((((x) << 3) & 0x000001f8) | ((r) & 0xfffffe07))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.bus_adjust    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_MSB 2
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_LSB 2
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_RESET 0x1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_BUS_ADJUST_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_1_3.timer_limit_9_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_MSB 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_LSB 0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_WIDTH 2
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_RESET 0x3
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_GET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_SET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_1_3_TIMER_LIMIT_9_8_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::cfg_itr_port::cfg_itr_port_2_3              */
/* Register template: elb_pxb_csr::cfg_itr_port::cfg_itr_port_2_3          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 744 */
/* Field member: elb_pxb_csr::cfg_itr_port::cfg_itr_port_2_3.dis_pxpp_cr_cpld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_MSB 0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_LSB 0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_PORT_CFG_ITR_PORT_2_3_DIS_PXPP_CR_CPLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_tgt_port                                */
/* Register template: elb_pxb_csr::cfg_tgt_port                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 767 */
/* Field member: elb_pxb_csr::cfg_tgt_port.fence_dis                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_MSB 18
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_LSB 18
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_GET(x) (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_CFG_TGT_PORT_FENCE_DIS_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::cfg_tgt_port.fbe_holes_allow                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_MSB 17
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_LSB 17
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_CFG_TGT_PORT_FBE_HOLES_ALLOW_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::cfg_tgt_port.skip_notify_if_qfull            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_MSB 16
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_LSB 16
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_CFG_TGT_PORT_SKIP_NOTIFY_IF_QFULL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::cfg_tgt_port.depth_thres                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_MSB 15
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_LSB 12
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_RESET 0xc
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_FIELD_MASK 0x0000f000
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_PXB_CSR_CFG_TGT_PORT_DEPTH_THRES_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_pxb_csr::cfg_tgt_port.td_miss                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_MSB 11
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_LSB 11
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_GET(x) (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_SET(x) (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_CFG_TGT_PORT_TD_MISS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::cfg_tgt_port.single_pnd                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_MSB 10
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_LSB 10
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_GET(x) (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_CFG_TGT_PORT_SINGLE_PND_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::cfg_tgt_port.halt                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_MSB 9
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_LSB 9
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_GET(x) (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_SET(x) (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_CFG_TGT_PORT_HALT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::cfg_tgt_port.bus_adjust                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_MSB 8
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_LSB 8
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_GET(x) (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_SET(x) (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_CFG_TGT_PORT_BUS_ADJUST_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::cfg_tgt_port.id_limit                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_MSB 7
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_LSB 0
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_WIDTH 8
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_RESET 0x20
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_CFG_TGT_PORT_ID_LIMIT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::cfg_itr_tx_req                              */
/* Register template: elb_pxb_csr::cfg_itr_tx_req                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 781 */
/* Field member: elb_pxb_csr::cfg_itr_tx_req.atomic_byte_en_rsvd           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_MSB 16
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_LSB 16
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_ATOMIC_BYTE_EN_RSVD_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::cfg_itr_tx_req.cnxt_avl_guardband            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_MSB 15
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_LSB 9
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_WIDTH 7
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_RESET 0x01
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_FIELD_MASK 0x0000fe00
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_GET(x) \
   (((x) & 0x0000fe00) >> 9)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_SET(x) \
   (((x) << 9) & 0x0000fe00)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_CNXT_AVL_GUARDBAND_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: elb_pxb_csr::cfg_itr_tx_req.tag_avl_guardband             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_MSB 8
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_LSB 6
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_WIDTH 3
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_RESET 0x1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_FIELD_MASK 0x000001c0
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_SET(x) \
   (((x) << 6) & 0x000001c0)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_TAG_AVL_GUARDBAND_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: elb_pxb_csr::cfg_itr_tx_req.rd_sgl_pnd                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_MSB 5
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_LSB 5
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_RD_SGL_PND_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::cfg_itr_tx_req.macfifo_thres                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_MSB 4
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_LSB 0
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_WIDTH 5
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_RESET 0x09
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_FIELD_MASK 0x0000001f
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_GET(x) ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_SET(x) ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_ITR_TX_REQ_MACFIFO_THRES_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: elb_pxb_csr::cfg_tgt_req_notify                          */
/* Register template: elb_pxb_csr::cfg_tgt_req_notify                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 792 */
/* Field member: elb_pxb_csr::cfg_tgt_req_notify.base_addr_36_16           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_MSB 20
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_WIDTH 21
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_RESET 0x000000
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_FIELD_MASK 0x001fffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_GET(x) \
   ((x) & 0x001fffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_SET(x) \
   ((x) & 0x001fffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_BASE_ADDR_36_16_MODIFY(r, x) \
   (((x) & 0x001fffff) | ((r) & 0xffe00000))

/* Wide Register type: elb_pxb_csr::cfg_tgt_req_notify_int                 */
/* Wide Register template: elb_pxb_csr::cfg_tgt_req_notify_int             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 798 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_SIZE 0x4
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
/* Register template: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 798 */
/* Field member: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_0_3.intr_data */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_MSB 31
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_0_3_INTR_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
/* Register template: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 798 */
/* Field member: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_1_3.base_addr_36_2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_1_3_BASE_ADDR_36_2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
/* Register template: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 798 */
/* Field member: elb_pxb_csr::cfg_tgt_req_notify_int::cfg_tgt_req_notify_int_2_3.base_addr_36_2_34_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_MSB 2
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_FIELD_MASK 0x00000007
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_INT_CFG_TGT_REQ_NOTIFY_INT_2_3_BASE_ADDR_36_2_34_32_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_pxb_csr::cfg_tgt_req_notify_ring_size                */
/* Register template: elb_pxb_csr::cfg_tgt_req_notify_ring_size            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 805 */
/* Field member: elb_pxb_csr::cfg_tgt_req_notify_ring_size.mask            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_MSB 15
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_WIDTH 16
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_RESET 0x03ff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_NOTIFY_RING_SIZE_MASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_pxb_csr::cfg_tgt_req_indirect_int               */
/* Wide Register template: elb_pxb_csr::cfg_tgt_req_indirect_int           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 811 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_SIZE 0x4
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
/* Register template: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 811 */
/* Field member: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_0_3.intr_data */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_MSB 31
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_0_3_INTR_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
/* Register template: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 811 */
/* Field member: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_1_3.base_addr_36_2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_1_3_BASE_ADDR_36_2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
/* Register template: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 811 */
/* Field member: elb_pxb_csr::cfg_tgt_req_indirect_int::cfg_tgt_req_indirect_int_2_3.base_addr_36_2_34_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_MSB 2
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_LSB 0
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_FIELD_MASK 0x00000007
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_TGT_REQ_INDIRECT_INT_CFG_TGT_REQ_INDIRECT_INT_2_3_BASE_ADDR_36_2_34_32_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_pxb_csr::cfg_tgt_doorbell                            */
/* Register template: elb_pxb_csr::cfg_tgt_doorbell                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 818 */
/* Field member: elb_pxb_csr::cfg_tgt_doorbell.db32_addr_adjust_15_12_for_qid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_MSB 29
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_LSB 26
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_FIELD_MASK 0x3c000000
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_GET(x) \
   (((x) & 0x3c000000) >> 26)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_SET(x) \
   (((x) << 26) & 0x3c000000)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_DB32_ADDR_ADJUST_15_12_FOR_QID_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000) | ((r) & 0xc3ffffff))
/* Field member: elb_pxb_csr::cfg_tgt_doorbell.qtype_offset_for16bit       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_MSB 25
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_LSB 23
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_FIELD_MASK 0x03800000
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_GET(x) \
   (((x) & 0x03800000) >> 23)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_SET(x) \
   (((x) << 23) & 0x03800000)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR16BIT_MODIFY(r, x) \
   ((((x) << 23) & 0x03800000) | ((r) & 0xfc7fffff))
/* Field member: elb_pxb_csr::cfg_tgt_doorbell.qtype_offset_for32bit       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_MSB 22
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_LSB 20
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_FIELD_MASK 0x00700000
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_GET(x) \
   (((x) & 0x00700000) >> 20)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_SET(x) \
   (((x) << 20) & 0x00700000)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR32BIT_MODIFY(r, x) \
   ((((x) << 20) & 0x00700000) | ((r) & 0xff8fffff))
/* Field member: elb_pxb_csr::cfg_tgt_doorbell.qtype_offset_for64bit       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_MSB 19
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_LSB 17
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_FIELD_MASK 0x000e0000
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_GET(x) \
   (((x) & 0x000e0000) >> 17)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_SET(x) \
   (((x) << 17) & 0x000e0000)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_QTYPE_OFFSET_FOR64BIT_MODIFY(r, x) \
   ((((x) << 17) & 0x000e0000) | ((r) & 0xfff1ffff))
/* Field member: elb_pxb_csr::cfg_tgt_doorbell.base_db_32b_sel             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_MSB 16
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_LSB 15
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_WIDTH 2
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_RESET 0x3
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_FIELD_MASK 0x00018000
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_GET(x) \
   (((x) & 0x00018000) >> 15)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_SET(x) \
   (((x) << 15) & 0x00018000)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_32B_SEL_MODIFY(r, x) \
   ((((x) << 15) & 0x00018000) | ((r) & 0xfffe7fff))
/* Field member: elb_pxb_csr::cfg_tgt_doorbell.base_db_host_sel            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_MSB 14
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_LSB 13
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_WIDTH 2
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_FIELD_MASK 0x00006000
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_GET(x) \
   (((x) & 0x00006000) >> 13)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_SET(x) \
   (((x) << 13) & 0x00006000)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_DB_HOST_SEL_MODIFY(r, x) \
   ((((x) << 13) & 0x00006000) | ((r) & 0xffff9fff))
/* Field member: elb_pxb_csr::cfg_tgt_doorbell.base_addr_36_24             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_MSB 12
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_LSB 0
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_WIDTH 13
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_RESET 0x0010
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_FIELD_MASK 0x00001fff
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_GET(x) \
   ((x) & 0x00001fff)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_SET(x) \
   ((x) & 0x00001fff)
#define ELB_PXB_CSR_CFG_TGT_DOORBELL_BASE_ADDR_36_24_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: elb_pxb_csr::cfg_tgt_msg_filter                          */
/* Register template: elb_pxb_csr::cfg_tgt_msg_filter                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 830 */
/* Field member: elb_pxb_csr::cfg_tgt_msg_filter.drop_en2                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_MSB 26
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_LSB 26
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN2_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::cfg_tgt_msg_filter.msg_code2                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_MSB 25
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_LSB 18
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_WIDTH 8
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_RESET 0x00
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_FIELD_MASK 0x03fc0000
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_GET(x) \
   (((x) & 0x03fc0000) >> 18)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_SET(x) \
   (((x) << 18) & 0x03fc0000)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE2_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000) | ((r) & 0xfc03ffff))
/* Field member: elb_pxb_csr::cfg_tgt_msg_filter.drop_en1                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_MSB 17
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_LSB 17
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN1_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::cfg_tgt_msg_filter.msg_code1                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_MSB 16
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_LSB 9
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_WIDTH 8
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_RESET 0x00
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_FIELD_MASK 0x0001fe00
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_GET(x) \
   (((x) & 0x0001fe00) >> 9)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_SET(x) \
   (((x) << 9) & 0x0001fe00)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE1_MODIFY(r, x) \
   ((((x) << 9) & 0x0001fe00) | ((r) & 0xfffe01ff))
/* Field member: elb_pxb_csr::cfg_tgt_msg_filter.drop_en0                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_MSB 8
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_LSB 8
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_DROP_EN0_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::cfg_tgt_msg_filter.msg_code0                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_MSB 7
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_LSB 0
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_WIDTH 8
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_RESET 0x00
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_CFG_TGT_MSG_FILTER_MSG_CODE0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::cfg_tgt_fence_ignore                        */
/* Register template: elb_pxb_csr::cfg_tgt_fence_ignore                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 841 */
/* Field member: elb_pxb_csr::cfg_tgt_fence_ignore.from_mask               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_MSB 15
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_LSB 0
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_WIDTH 16
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_RESET 0x0000
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_GET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_SET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_TGT_FENCE_IGNORE_FROM_MASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr                  */
/* Wide Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_SIZE 0x8
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7 */
/* Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7.adr_base1_8_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_LSB 23
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_WIDTH 9
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_RESET 0x080
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_FIELD_MASK 0xff800000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE1_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7.debug_pop0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_MSB 22
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_LSB 22
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_DEBUG_POP0_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7.rst_rxfifo0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_MSB 21
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_LSB 21
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_RST_RXFIFO0_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7.update0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_MSB 20
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_LSB 20
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_UPDATE0_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7.adr_limit0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_MSB 19
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_LSB 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_RESET 0x07f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_LIMIT0_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_0_7.adr_base0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_MSB 9
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_RESET 0x000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_GET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_SET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_0_7_ADR_BASE0_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7 */
/* Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7.adr_limit2_7_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_LSB 24
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_WIDTH 8
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_RESET 0x7f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT2_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7.adr_base2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_MSB 23
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_LSB 14
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_RESET 0x100
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_FIELD_MASK 0x00ffc000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_GET(x) \
   (((x) & 0x00ffc000) >> 14)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_SET(x) \
   (((x) << 14) & 0x00ffc000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE2_MODIFY(r, x) \
   ((((x) << 14) & 0x00ffc000) | ((r) & 0xff003fff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7.debug_pop1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_MSB 13
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_LSB 13
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_DEBUG_POP1_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7.rst_rxfifo1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_MSB 12
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_LSB 12
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_RST_RXFIFO1_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7.update1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_MSB 11
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_LSB 11
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_UPDATE1_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7.adr_limit1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_MSB 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_LSB 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_RESET 0x0ff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_FIELD_MASK 0x000007fe
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_SET(x) \
   (((x) << 1) & 0x000007fe)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_LIMIT1_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_1_7.adr_base1_9_9 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_MSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_1_7_ADR_BASE1_9_9_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7 */
/* Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.adr_base4_3_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_LSB 28
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_FIELD_MASK 0xf0000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE4_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.debug_pop3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_MSB 27
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_LSB 27
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_FIELD_MASK 0x08000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP3_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.rst_rxfifo3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_MSB 26
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_LSB 26
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO3_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.update3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_MSB 25
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_LSB 25
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_FIELD_MASK 0x02000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE3_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.adr_limit3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_MSB 24
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_LSB 15
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_RESET 0x1ff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_FIELD_MASK 0x01ff8000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_GET(x) \
   (((x) & 0x01ff8000) >> 15)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_SET(x) \
   (((x) << 15) & 0x01ff8000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT3_MODIFY(r, x) \
   ((((x) << 15) & 0x01ff8000) | ((r) & 0xfe007fff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.adr_base3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_MSB 14
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_LSB 5
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_RESET 0x180
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_FIELD_MASK 0x00007fe0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_GET(x) \
   (((x) & 0x00007fe0) >> 5)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_SET(x) \
   (((x) << 5) & 0x00007fe0)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_BASE3_MODIFY(r, x) \
   ((((x) << 5) & 0x00007fe0) | ((r) & 0xffff801f))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.debug_pop2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_MSB 4
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_LSB 4
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_DEBUG_POP2_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.rst_rxfifo2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_MSB 3
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_LSB 3
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_RST_RXFIFO2_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.update2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_MSB 2
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_LSB 2
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_UPDATE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_2_7.adr_limit2_9_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_MSB 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_WIDTH 2
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_GET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_SET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_2_7_ADR_LIMIT2_9_8_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7 */
/* Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7.adr_limit5_2_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_LSB 29
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_RESET 0x7
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_FIELD_MASK 0xe0000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT5_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7.adr_base5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_MSB 28
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_LSB 19
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_RESET 0x280
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_FIELD_MASK 0x1ff80000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_GET(x) \
   (((x) & 0x1ff80000) >> 19)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_SET(x) \
   (((x) << 19) & 0x1ff80000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE5_MODIFY(r, x) \
   ((((x) << 19) & 0x1ff80000) | ((r) & 0xe007ffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7.debug_pop4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_MSB 18
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_LSB 18
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_DEBUG_POP4_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7.rst_rxfifo4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_MSB 17
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_LSB 17
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_RST_RXFIFO4_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7.update4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_MSB 16
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_LSB 16
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_UPDATE4_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7.adr_limit4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_MSB 15
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_LSB 6
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_RESET 0x27f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_FIELD_MASK 0x0000ffc0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_GET(x) \
   (((x) & 0x0000ffc0) >> 6)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_SET(x) \
   (((x) << 6) & 0x0000ffc0)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_LIMIT4_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffc0) | ((r) & 0xffff003f))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_3_7.adr_base4_9_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_MSB 5
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_WIDTH 6
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_RESET 0x20
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_FIELD_MASK 0x0000003f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_GET(x) \
   ((x) & 0x0000003f)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_SET(x) \
   ((x) & 0x0000003f)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_3_7_ADR_BASE4_9_4_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7 */
/* Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.rst_rxfifo6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_LSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO6_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.update6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_MSB 30
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_LSB 30
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_FIELD_MASK 0x40000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE6_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.adr_limit6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_MSB 29
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_LSB 20
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_RESET 0x37f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT6_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.adr_base6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_MSB 19
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_LSB 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_RESET 0x300
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_BASE6_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.debug_pop5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_MSB 9
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_LSB 9
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_DEBUG_POP5_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.rst_rxfifo5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_MSB 8
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_LSB 8
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_RST_RXFIFO5_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.update5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_MSB 7
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_LSB 7
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_UPDATE5_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_4_7.adr_limit5_9_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_MSB 6
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_WIDTH 7
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_RESET 0x5f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_4_7_ADR_LIMIT5_9_3_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7 */
/* Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.pp1_fifo_thres_0_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_LSB 31
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP1_FIFO_THRES_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.pp0_fifo_thres */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_MSB 30
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_LSB 28
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_RESET 0x2
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_FIELD_MASK 0x70000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_GET(x) \
   (((x) & 0x70000000) >> 28)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_SET(x) \
   (((x) << 28) & 0x70000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_PP0_FIFO_THRES_MODIFY(r, x) \
   ((((x) << 28) & 0x70000000) | ((r) & 0x8fffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.afull_thres */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_MSB 27
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_LSB 24
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_RESET 0x8
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_FIELD_MASK 0x0f000000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_SET(x) \
   (((x) << 24) & 0x0f000000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_AFULL_THRES_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.debug_pop7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_MSB 23
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_LSB 23
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP7_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.rst_rxfifo7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_MSB 22
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_LSB 22
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_RST_RXFIFO7_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.update7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_MSB 21
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_LSB 21
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_UPDATE7_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.adr_limit7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_MSB 20
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_LSB 11
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_RESET 0x3ff
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_FIELD_MASK 0x001ff800
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_SET(x) \
   (((x) << 11) & 0x001ff800)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_LIMIT7_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.adr_base7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_MSB 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_LSB 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_RESET 0x380
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_FIELD_MASK 0x000007fe
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_SET(x) \
   (((x) << 1) & 0x000007fe)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_ADR_BASE7_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_5_7.debug_pop6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_MSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_5_7_DEBUG_POP6_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_6_7 */
/* Register template: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_6_7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
/* Field member: elb_pxb_csr::cfg_tgt_rx_credit_bfr::cfg_tgt_rx_credit_bfr_6_7.pp1_fifo_thres_2_1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_MSB 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_WIDTH 2
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_GET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_SET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TGT_RX_CREDIT_BFR_CFG_TGT_RX_CREDIT_BFR_6_7_PP1_FIFO_THRES_2_1_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::cfg_tgt_ind_en                              */
/* Register template: elb_pxb_csr::cfg_tgt_ind_en                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 898 */
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.prt_ecc_err                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_MSB 13
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_LSB 13
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_ECC_ERR_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.pmr_ecc_err                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_MSB 12
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_LSB 12
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_ECC_ERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.cfg_bdf_oor                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_MSB 11
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_LSB 11
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_CFG_BDF_OOR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.vfid_oor                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_MSB 10
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_LSB 10
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_GET(x) (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_VFID_OOR_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.prt_oor                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_MSB 9
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_LSB 9
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_GET(x) (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_SET(x) (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_OOR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.rc_vfid_miss                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_MSB 8
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_LSB 8
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_RC_VFID_MISS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.prt_invalid                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_MSB 7
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_LSB 7
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PRT_INVALID_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.pmr_invalid                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_MSB 6
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_LSB 6
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMR_INVALID_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.pmt_miss                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_MSB 5
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_LSB 5
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_GET(x) (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_SET(x) (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMT_MISS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.atomic                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_MSB 4
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_LSB 4
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_SET(x) (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_ATOMIC_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.unsupp                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_MSB 3
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_LSB 3
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_SET(x) (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_UNSUPP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.db_pmv                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_MSB 2
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_LSB 2
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_SET(x) (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_DB_PMV_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.pmv                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_MSB 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_LSB 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_SET(x) (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_PMV_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_tgt_ind_en.msg                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_MSB 0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_LSB 0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_IND_EN_MSG_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_tgt_notify_en                           */
/* Register template: elb_pxb_csr::cfg_tgt_notify_en                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 917 */
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.prt_ecc_err                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_MSB 13
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_LSB 13
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_ECC_ERR_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.pmr_ecc_err                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_MSB 12
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_LSB 12
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_ECC_ERR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.cfg_bdf_oor                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_MSB 11
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_LSB 11
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_CFG_BDF_OOR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.vfid_oor                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_MSB 10
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_LSB 10
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_VFID_OOR_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.prt_oor                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_MSB 9
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_LSB 9
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_OOR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.rc_vfid_miss               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_MSB 8
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_LSB 8
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_RC_VFID_MISS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.prt_invalid                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_MSB 7
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_LSB 7
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PRT_INVALID_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.pmr_invalid                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_MSB 6
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_LSB 6
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMR_INVALID_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.pmt_miss                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_MSB 5
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_LSB 5
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMT_MISS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.atomic                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_MSB 4
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_LSB 4
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_ATOMIC_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.unsupp                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_MSB 3
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_LSB 3
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_UNSUPP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.db_pmv                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_MSB 2
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_LSB 2
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_DB_PMV_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.pmv                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_MSB 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_LSB 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_SET(x) (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_PMV_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_tgt_notify_en.msg                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_MSB 0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_LSB 0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_NOTIFY_EN_MSG_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::cfg_pmt_tbl_id                         */
/* Wide Register template: elb_pxb_csr::cfg_pmt_tbl_id                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 936 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_SIZE 0x2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2          */
/* Register template: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 936 */
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_MSB 31
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_LSB 30
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_FIELD_MASK 0xc0000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_SET(x) \
   (((x) << 30) & 0xc0000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID3_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_MSB 29
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_LSB 28
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_FIELD_MASK 0x30000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_GET(x) \
   (((x) & 0x30000000) >> 28)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_SET(x) \
   (((x) << 28) & 0x30000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID3_MODIFY(r, x) \
   ((((x) << 28) & 0x30000000) | ((r) & 0xcfffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_MSB 27
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_LSB 26
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_FIELD_MASK 0x0c000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_GET(x) \
   (((x) & 0x0c000000) >> 26)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_SET(x) \
   (((x) << 26) & 0x0c000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID3_MODIFY(r, x) \
   ((((x) << 26) & 0x0c000000) | ((r) & 0xf3ffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_MSB 25
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_LSB 24
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_FIELD_MASK 0x03000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_GET(x) \
   (((x) & 0x03000000) >> 24)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_SET(x) \
   (((x) << 24) & 0x03000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID3_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000) | ((r) & 0xfcffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_MSB 23
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_LSB 22
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_FIELD_MASK 0x00c00000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_SET(x) \
   (((x) << 22) & 0x00c00000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID2_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_MSB 21
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_LSB 20
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_FIELD_MASK 0x00300000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_GET(x) \
   (((x) & 0x00300000) >> 20)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_SET(x) \
   (((x) << 20) & 0x00300000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID2_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_MSB 19
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_LSB 18
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_FIELD_MASK 0x000c0000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_GET(x) \
   (((x) & 0x000c0000) >> 18)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_SET(x) \
   (((x) << 18) & 0x000c0000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID2_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000) | ((r) & 0xfff3ffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_MSB 17
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_LSB 16
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_FIELD_MASK 0x00030000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_GET(x) \
   (((x) & 0x00030000) >> 16)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_SET(x) \
   (((x) << 16) & 0x00030000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID2_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_MSB 15
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_LSB 14
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_FIELD_MASK 0x0000c000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_SET(x) \
   (((x) << 14) & 0x0000c000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID1_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_MSB 13
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_LSB 12
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_FIELD_MASK 0x00003000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_GET(x) \
   (((x) & 0x00003000) >> 12)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_SET(x) \
   (((x) << 12) & 0x00003000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID1_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_MSB 11
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_LSB 10
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_FIELD_MASK 0x00000c00
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_SET(x) \
   (((x) << 10) & 0x00000c00)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID1_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_MSB 9
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_LSB 8
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_FIELD_MASK 0x00000300
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_GET(x) \
   (((x) & 0x00000300) >> 8)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_SET(x) \
   (((x) << 8) & 0x00000300)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID1_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.default_tbl_id0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_MSB 7
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_LSB 6
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_FIELD_MASK 0x000000c0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_SET(x) \
   (((x) << 6) & 0x000000c0)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_DEFAULT_TBL_ID0_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.rc_tbl_id0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_MSB 5
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_LSB 4
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_FIELD_MASK 0x00000030
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_GET(x) \
   (((x) & 0x00000030) >> 4)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_SET(x) \
   (((x) << 4) & 0x00000030)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_RC_TBL_ID0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.cfg_tbl_id0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_MSB 3
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_LSB 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_FIELD_MASK 0x0000000c
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_SET(x) \
   (((x) << 2) & 0x0000000c)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_CFG_TBL_ID0_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_0_2.memio_tbl_id0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_MSB 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_LSB 0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_GET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_SET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_0_2_MEMIO_TBL_ID0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2          */
/* Register template: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 936 */
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_MSB 31
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_LSB 30
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_FIELD_MASK 0xc0000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_SET(x) \
   (((x) << 30) & 0xc0000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID7_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_MSB 29
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_LSB 28
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_FIELD_MASK 0x30000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_GET(x) \
   (((x) & 0x30000000) >> 28)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_SET(x) \
   (((x) << 28) & 0x30000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID7_MODIFY(r, x) \
   ((((x) << 28) & 0x30000000) | ((r) & 0xcfffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_MSB 27
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_LSB 26
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_FIELD_MASK 0x0c000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_GET(x) \
   (((x) & 0x0c000000) >> 26)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_SET(x) \
   (((x) << 26) & 0x0c000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID7_MODIFY(r, x) \
   ((((x) << 26) & 0x0c000000) | ((r) & 0xf3ffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_MSB 25
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_LSB 24
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_FIELD_MASK 0x03000000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_GET(x) \
   (((x) & 0x03000000) >> 24)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_SET(x) \
   (((x) << 24) & 0x03000000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID7_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000) | ((r) & 0xfcffffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_MSB 23
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_LSB 22
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_FIELD_MASK 0x00c00000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_SET(x) \
   (((x) << 22) & 0x00c00000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID6_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_MSB 21
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_LSB 20
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_FIELD_MASK 0x00300000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_GET(x) \
   (((x) & 0x00300000) >> 20)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_SET(x) \
   (((x) << 20) & 0x00300000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID6_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_MSB 19
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_LSB 18
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_FIELD_MASK 0x000c0000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_GET(x) \
   (((x) & 0x000c0000) >> 18)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_SET(x) \
   (((x) << 18) & 0x000c0000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID6_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000) | ((r) & 0xfff3ffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_MSB 17
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_LSB 16
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_FIELD_MASK 0x00030000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_GET(x) \
   (((x) & 0x00030000) >> 16)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_SET(x) \
   (((x) << 16) & 0x00030000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID6_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_MSB 15
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_LSB 14
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_FIELD_MASK 0x0000c000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_SET(x) \
   (((x) << 14) & 0x0000c000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID5_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_MSB 13
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_LSB 12
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_FIELD_MASK 0x00003000
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_GET(x) \
   (((x) & 0x00003000) >> 12)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_SET(x) \
   (((x) << 12) & 0x00003000)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID5_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_MSB 11
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_LSB 10
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_FIELD_MASK 0x00000c00
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_SET(x) \
   (((x) << 10) & 0x00000c00)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID5_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_MSB 9
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_LSB 8
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_FIELD_MASK 0x00000300
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_GET(x) \
   (((x) & 0x00000300) >> 8)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_SET(x) \
   (((x) << 8) & 0x00000300)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID5_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.default_tbl_id4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_MSB 7
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_LSB 6
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_FIELD_MASK 0x000000c0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_SET(x) \
   (((x) << 6) & 0x000000c0)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_DEFAULT_TBL_ID4_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.rc_tbl_id4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_MSB 5
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_LSB 4
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_FIELD_MASK 0x00000030
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_GET(x) \
   (((x) & 0x00000030) >> 4)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_SET(x) \
   (((x) << 4) & 0x00000030)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_RC_TBL_ID4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.cfg_tbl_id4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_MSB 3
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_LSB 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_FIELD_MASK 0x0000000c
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_SET(x) \
   (((x) << 2) & 0x0000000c)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_CFG_TBL_ID4_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: elb_pxb_csr::cfg_pmt_tbl_id::cfg_pmt_tbl_id_1_2.memio_tbl_id4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_MSB 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_LSB 0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_WIDTH 2
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_RESET 0x0
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_GET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_SET(x) \
   ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_PMT_TBL_ID_CFG_PMT_TBL_ID_1_2_MEMIO_TBL_ID4_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::cfg_tgt_rc_key                              */
/* Register template: elb_pxb_csr::cfg_tgt_rc_key                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 973 */
/* Field member: elb_pxb_csr::cfg_tgt_rc_key.sel                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_MSB 1
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_WIDTH 2
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_GET(x) ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_SET(x) ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TGT_RC_KEY_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::cfg_tgt_misc                                */
/* Register template: elb_pxb_csr::cfg_tgt_misc                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 979 */
/* Field member: elb_pxb_csr::cfg_tgt_misc.rx_nullify2cfgreq_en            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_MSB 2
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_LSB 2
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_NULLIFY2CFGREQ_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_tgt_misc.rx_unsupp2cfgreq_en             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_MSB 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_LSB 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_UNSUPP2CFGREQ_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_tgt_misc.rx_ecrc2cfgreq_en               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_MSB 0
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_LSB 0
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_MISC_RX_ECRC2CFGREQ_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::cfg_pcie_local_memaddr_decode          */
/* Wide Register template: elb_pxb_csr::cfg_pcie_local_memaddr_decode      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 987 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_SIZE 0x4
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
/* Register template: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 987 */
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region10_1_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_MSB 31
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_LSB 30
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_WIDTH 2
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_FIELD_MASK 0xc0000000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION10_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region9 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_MSB 29
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_LSB 27
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_FIELD_MASK 0x38000000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_GET(x) \
   (((x) & 0x38000000) >> 27)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_SET(x) \
   (((x) << 27) & 0x38000000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION9_MODIFY(r, x) \
   ((((x) << 27) & 0x38000000) | ((r) & 0xc7ffffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_MSB 26
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_LSB 24
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_FIELD_MASK 0x07000000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_GET(x) \
   (((x) & 0x07000000) >> 24)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_SET(x) \
   (((x) << 24) & 0x07000000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION8_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000) | ((r) & 0xf8ffffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_MSB 23
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_LSB 21
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_FIELD_MASK 0x00e00000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_GET(x) \
   (((x) & 0x00e00000) >> 21)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_SET(x) \
   (((x) << 21) & 0x00e00000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION7_MODIFY(r, x) \
   ((((x) << 21) & 0x00e00000) | ((r) & 0xff1fffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_MSB 20
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_LSB 18
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_FIELD_MASK 0x001c0000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_GET(x) \
   (((x) & 0x001c0000) >> 18)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_SET(x) \
   (((x) << 18) & 0x001c0000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION6_MODIFY(r, x) \
   ((((x) << 18) & 0x001c0000) | ((r) & 0xffe3ffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_MSB 17
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_LSB 15
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_FIELD_MASK 0x00038000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_GET(x) \
   (((x) & 0x00038000) >> 15)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_SET(x) \
   (((x) << 15) & 0x00038000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION5_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_MSB 14
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_LSB 12
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_FIELD_MASK 0x00007000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_GET(x) \
   (((x) & 0x00007000) >> 12)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_SET(x) \
   (((x) << 12) & 0x00007000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION4_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_MSB 11
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_LSB 9
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_FIELD_MASK 0x00000e00
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_SET(x) \
   (((x) << 9) & 0x00000e00)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION3_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_MSB 8
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_LSB 6
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_FIELD_MASK 0x000001c0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_SET(x) \
   (((x) << 6) & 0x000001c0)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION2_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_MSB 5
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_LSB 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_FIELD_MASK 0x00000038
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION1_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_0_4.region0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_MSB 2
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_LSB 0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_FIELD_MASK 0x00000007
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_0_4_REGION0_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
/* Register template: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 987 */
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.atomic_page_id_7_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_MSB 31
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_LSB 24
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_WIDTH 8
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_RESET 0xff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_PAGE_ID_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.rc_cfg */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_MSB 23
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_LSB 20
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_WIDTH 4
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_RESET 0xf
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_FIELD_MASK 0x00f00000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_SET(x) \
   (((x) << 20) & 0x00f00000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_RC_CFG_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.atomic */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_MSB 19
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_LSB 16
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_WIDTH 4
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_RESET 0xf
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_FIELD_MASK 0x000f0000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_SET(x) \
   (((x) << 16) & 0x000f0000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_ATOMIC_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region15 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_MSB 15
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_LSB 13
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_FIELD_MASK 0x0000e000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_GET(x) \
   (((x) & 0x0000e000) >> 13)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_SET(x) \
   (((x) << 13) & 0x0000e000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION15_MODIFY(r, x) \
   ((((x) << 13) & 0x0000e000) | ((r) & 0xffff1fff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region14 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_MSB 12
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_LSB 10
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_FIELD_MASK 0x00001c00
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_GET(x) \
   (((x) & 0x00001c00) >> 10)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_SET(x) \
   (((x) << 10) & 0x00001c00)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION14_MODIFY(r, x) \
   ((((x) << 10) & 0x00001c00) | ((r) & 0xffffe3ff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region13 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_MSB 9
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_LSB 7
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_FIELD_MASK 0x00000380
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_GET(x) \
   (((x) & 0x00000380) >> 7)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_SET(x) \
   (((x) << 7) & 0x00000380)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION13_MODIFY(r, x) \
   ((((x) << 7) & 0x00000380) | ((r) & 0xfffffc7f))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region12 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_MSB 6
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_LSB 4
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_FIELD_MASK 0x00000070
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_GET(x) \
   (((x) & 0x00000070) >> 4)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_SET(x) \
   (((x) << 4) & 0x00000070)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION12_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region11 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_MSB 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_LSB 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_WIDTH 3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_FIELD_MASK 0x0000000e
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_GET(x) \
   (((x) & 0x0000000e) >> 1)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_SET(x) \
   (((x) << 1) & 0x0000000e)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION11_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_1_4.region10_2_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_MSB 0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_LSB 0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_WIDTH 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_RESET 0x0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_1_4_REGION10_2_2_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
/* Register template: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 987 */
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4.rc_io64k_1_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_MSB 31
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_LSB 30
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_WIDTH 2
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_RESET 0x3
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_FIELD_MASK 0xc0000000
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_IO64K_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4.rc_cfg_page_id */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_MSB 29
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_LSB 11
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_WIDTH 19
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_RESET 0x7ffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_FIELD_MASK 0x3ffff800
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_GET(x) \
   (((x) & 0x3ffff800) >> 11)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_SET(x) \
   (((x) << 11) & 0x3ffff800)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_RC_CFG_PAGE_ID_MODIFY(r, x) \
   ((((x) << 11) & 0x3ffff800) | ((r) & 0xc00007ff))
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_2_4.atomic_page_id_18_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_MSB 10
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_LSB 0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_WIDTH 11
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_RESET 0x7ff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_FIELD_MASK 0x000007ff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_GET(x) \
   ((x) & 0x000007ff)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_SET(x) \
   ((x) & 0x000007ff)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_2_4_ATOMIC_PAGE_ID_18_8_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
/* Register template: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 987 */
/* Field member: elb_pxb_csr::cfg_pcie_local_memaddr_decode::cfg_pcie_local_memaddr_decode_3_4.rc_io64k_18_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_MSB 16
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_LSB 0
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_WIDTH 17
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_RESET 0x1ffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_FIELD_MASK 0x0001ffff
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_GET(x) \
   ((x) & 0x0001ffff)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_SET(x) \
   ((x) & 0x0001ffff)
#define ELB_PXB_CSR_CFG_PCIE_LOCAL_MEMADDR_DECODE_CFG_PCIE_LOCAL_MEMADDR_DECODE_3_4_RC_IO64K_18_2_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr             */
/* Wide Register template: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1013 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_SIZE 0x2
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
/* Register template: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1013 */
/* Field member: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_0_2.base_36_2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_0_2_BASE_36_2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
/* Register template: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1013 */
/* Field member: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr::cfg_tgt_rc_legacy_int_addr_1_2.base_36_2_34_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_MSB 2
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_FIELD_MASK 0x00000007
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_ADDR_CFG_TGT_RC_LEGACY_INT_ADDR_1_2_BASE_36_2_34_32_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_pxb_csr::cfg_tgt_rc_legacy_int_data                  */
/* Register template: elb_pxb_csr::cfg_tgt_rc_legacy_int_data              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1019 */
/* Field member: elb_pxb_csr::cfg_tgt_rc_legacy_int_data.val               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_MSB 31
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_LSB 0
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_RC_LEGACY_INT_DATA_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_pmt_grst                            */
/* Register template: elb_pxb_csr::cfg_tgt_pmt_grst                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1025 */
/* Field member: elb_pxb_csr::cfg_tgt_pmt_grst.vld                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_MSB 0
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_LSB 0
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_PMT_GRST_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_tgt_pmt_vbe                             */
/* Register template: elb_pxb_csr::cfg_tgt_pmt_vbe                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1032 */
/* Field member: elb_pxb_csr::cfg_tgt_pmt_vbe.mask                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_MSB 15
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_LSB 0
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_WIDTH 16
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_RESET 0xffff
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_GET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_SET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_VBE_MASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_pxb_csr::cfg_tgt_pmt_ind                        */
/* Wide Register template: elb_pxb_csr::cfg_tgt_pmt_ind                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1038 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_SIZE 0x4
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4        */
/* Register template: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1038 */
/* Field member: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_0_4.key_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_LSB 0
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_0_4_KEY_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4        */
/* Register template: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1038 */
/* Field member: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_1_4.key_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_MSB 31
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_LSB 0
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_1_4_KEY_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4        */
/* Register template: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1038 */
/* Field member: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_2_4.mask_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_MSB 31
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_LSB 0
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_2_4_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4        */
/* Register template: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1038 */
/* Field member: elb_pxb_csr::cfg_tgt_pmt_ind::cfg_tgt_pmt_ind_3_4.mask_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_MSB 31
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_LSB 0
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_WIDTH 32
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_RESET 0x00000000
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_TGT_PMT_IND_CFG_TGT_PMT_IND_3_4_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_tgt_pmt_ind                             */
/* Register template: elb_pxb_csr::sta_tgt_pmt_ind                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1045 */
/* Field member: elb_pxb_csr::sta_tgt_pmt_ind.hit_addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_MSB 10
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_LSB 1
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_FIELD_MASK 0x000007fe
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_GET(x) (((x) & 0x000007fe) >> 1)
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_SET(x) \
   (((x) << 1) & 0x000007fe)
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_ADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: elb_pxb_csr::sta_tgt_pmt_ind.hit                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_MSB 0
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_LSB 0
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_PMT_IND_HIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_pxb_csr::dhs_tgt_pmt_ind                               */
/* Memory template: elb_pxb_csr::dhs_tgt_pmt_ind                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1051 */
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_SIZE 0x1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_BYTE_SIZE 0x4
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRIES 0x1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_MSB 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_WIDTH 2
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_MASK 0x03
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_GET(x) ((x) & 0x03)
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_SET(x) ((x) & 0x03)
/* Register member: elb_pxb_csr::dhs_tgt_pmt_ind.entry                     */
/* Register type referenced: elb_pxb_csr::dhs_tgt_pmt_ind::entry           */
/* Register template referenced: elb_pxb_csr::dhs_tgt_pmt_ind::entry       */
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_RESET_VALUE 0x00
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_RESET_MASK 0xfc
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_READ_MASK 0xff
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_WRITE_MASK 0x03

/* Register type: elb_pxb_csr::dhs_tgt_pmt_ind::entry                      */
/* Register template: elb_pxb_csr::dhs_tgt_pmt_ind::entry                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1058 */
/* Field member: elb_pxb_csr::dhs_tgt_pmt_ind::entry.cmd                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_MSB 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_LSB 0
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_WIDTH 2
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_READ_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_WRITE_ACCESS 1
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_FIELD_MASK 0x03
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_GET(x) ((x) & 0x03)
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_SET(x) ((x) & 0x03)
#define ELB_PXB_CSR_DHS_TGT_PMT_IND_ENTRY_CMD_MODIFY(r, x) \
   (((x) & 0x03) | ((r) & 0xfc))

/* Register type: elb_pxb_csr::cfg_itr_ecc_disable                         */
/* Register template: elb_pxb_csr::cfg_itr_ecc_disable                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1063 */
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wid_map_det              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_MSB 23
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_LSB 23
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_DET_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wid_map_cor              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_MSB 22
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_LSB 22
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WID_MAP_COR_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrptr_det                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_MSB 21
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_LSB 21
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_DET_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrptr_cor                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_MSB 20
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_LSB 20
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRPTR_COR_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.cplbfr_dhs               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_MSB 19
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_LSB 19
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DHS_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.cplbfr_det               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_MSB 18
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_LSB 18
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_DET_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.cplbfr_cor               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_MSB 17
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_LSB 17
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_CPLBFR_COR_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.rdhdr_dhs                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_MSB 16
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_LSB 16
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DHS_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.rdhdr_det                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_MSB 15
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_LSB 15
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_DET_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.rdhdr_cor                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_MSB 14
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_LSB 14
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_RDHDR_COR_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrhdr_dhs                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_MSB 13
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_LSB 13
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DHS_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrhdr_det                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_MSB 12
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_LSB 12
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_DET_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrhdr_cor                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_MSB 11
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_LSB 11
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRHDR_COR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrbfr_dhs                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_MSB 10
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_LSB 10
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DHS_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrbfr_det                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_MSB 9
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_LSB 9
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_DET_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.wrbfr_cor                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_MSB 8
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_LSB 8
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_WRBFR_COR_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.portmap_dhs              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_MSB 7
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_LSB 7
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DHS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.portmap_det              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_MSB 6
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_LSB 6
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_DET_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.portmap_cor              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_MSB 5
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_LSB 5
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PORTMAP_COR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.nocrdfifo_mem_det        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_MSB 4
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_LSB 4
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_DET_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.nocrdfifo_mem_cor        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_MSB 3
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_LSB 3
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_NOCRDFIFO_MEM_COR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.pcihdrt_dhs              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_MSB 2
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_LSB 2
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.pcihdrt_det              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_MSB 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_LSB 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_itr_ecc_disable.pcihdrt_cor              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_MSB 0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_LSB 0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_ECC_DISABLE_PCIHDRT_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_tgt_ecc_disable                         */
/* Register template: elb_pxb_csr::cfg_tgt_ecc_disable                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1092 */
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.rxcrbfr_dhs              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_MSB 29
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_LSB 26
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_FIELD_MASK 0x3c000000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_GET(x) \
   (((x) & 0x3c000000) >> 26)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_SET(x) \
   (((x) << 26) & 0x3c000000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DHS_MODIFY(r, x) \
   ((((x) << 26) & 0x3c000000) | ((r) & 0xc3ffffff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.rxcrbfr_det              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_MSB 25
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_LSB 22
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_FIELD_MASK 0x03c00000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_SET(x) \
   (((x) << 22) & 0x03c00000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_DET_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.rxcrbfr_cor              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_MSB 21
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_LSB 18
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_FIELD_MASK 0x003c0000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_GET(x) \
   (((x) & 0x003c0000) >> 18)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_SET(x) \
   (((x) << 18) & 0x003c0000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXCRBFR_COR_MODIFY(r, x) \
   ((((x) << 18) & 0x003c0000) | ((r) & 0xffc3ffff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.romask_dhs               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_MSB 17
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_LSB 17
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DHS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.romask_det               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_MSB 16
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_LSB 16
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_DET_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.romask_cor               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_MSB 15
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_LSB 15
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_ROMASK_COR_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.aximst_dhs               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_MSB 14
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_LSB 14
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DHS_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.aximst_det               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_MSB 13
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_LSB 13
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_DET_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.aximst_cor               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_MSB 12
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_LSB 12
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_AXIMST_COR_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.cplst_dhs                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_MSB 11
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_LSB 11
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DHS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.cplst_det                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_MSB 10
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_LSB 10
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_DET_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.cplst_cor                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_MSB 9
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_LSB 9
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_CPLST_COR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.prt_dhs                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_MSB 8
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_LSB 8
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DHS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.prt_det                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_MSB 7
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_LSB 7
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_DET_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.prt_cor                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_MSB 6
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_LSB 6
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PRT_COR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.pmr_dhs                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_MSB 5
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_LSB 5
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DHS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.pmr_det                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_MSB 4
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_LSB 4
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_DET_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.pmr_cor                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_MSB 3
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_LSB 3
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_PMR_COR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.rxinfo_dhs               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_MSB 2
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_LSB 2
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.rxinfo_det               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_MSB 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_LSB 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_tgt_ecc_disable.rxinfo_cor               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_MSB 0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_LSB 0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_ECC_DISABLE_RXINFO_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_wrbfr_0                         */
/* Register template: elb_pxb_csr::sta_itr_ecc_wrbfr_0                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1119 */
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_0.addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_MSB 21
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_LSB 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_WIDTH 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_FIELD_MASK 0x003ff800
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_0.syndrome                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_0.correctable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_0.uncorrectable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_wrbfr_1                         */
/* Register template: elb_pxb_csr::sta_itr_ecc_wrbfr_1                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1127 */
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_1.addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_MSB 21
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_LSB 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_WIDTH 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_FIELD_MASK 0x003ff800
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_1.syndrome                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_1.correctable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_1.uncorrectable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_wrbfr_2                         */
/* Register template: elb_pxb_csr::sta_itr_ecc_wrbfr_2                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1135 */
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_2.addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_MSB 21
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_LSB 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_WIDTH 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_FIELD_MASK 0x003ff800
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_2.syndrome                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_2.correctable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_2.uncorrectable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_wrbfr_3                         */
/* Register template: elb_pxb_csr::sta_itr_ecc_wrbfr_3                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1143 */
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_3.addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_MSB 21
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_LSB 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_WIDTH 11
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_FIELD_MASK 0x003ff800
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_3.syndrome                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_3.correctable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrbfr_3.uncorrectable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRBFR_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_pcihdrt                         */
/* Register template: elb_pxb_csr::sta_itr_ecc_pcihdrt                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1151 */
/* Field member: elb_pxb_csr::sta_itr_ecc_pcihdrt.addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_MSB 20
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_LSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_WIDTH 11
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_FIELD_MASK 0x001ffc00
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_GET(x) \
   (((x) & 0x001ffc00) >> 10)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_SET(x) \
   (((x) << 10) & 0x001ffc00)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x001ffc00) | ((r) & 0xffe003ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_pcihdrt.syndrome                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_MSB 9
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::sta_itr_ecc_pcihdrt.correctable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_pcihdrt.uncorrectable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_PCIHDRT_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_portmap                         */
/* Register template: elb_pxb_csr::sta_itr_ecc_portmap                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1160 */
/* Field member: elb_pxb_csr::sta_itr_ecc_portmap.addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_MSB 15
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_LSB 9
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_FIELD_MASK 0x0000fe00
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_GET(x) (((x) & 0x0000fe00) >> 9)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_SET(x) \
   (((x) << 9) & 0x0000fe00)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_portmap.syndrome                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_MSB 8
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_WIDTH 7
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_FIELD_MASK 0x000001fc
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: elb_pxb_csr::sta_itr_ecc_portmap.correctable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_portmap.uncorrectable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_PORTMAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_wrhdr                           */
/* Register template: elb_pxb_csr::sta_itr_ecc_wrhdr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1169 */
/* Field member: elb_pxb_csr::sta_itr_ecc_wrhdr.addr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_MSB 17
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_LSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_FIELD_MASK 0x0003fc00
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrhdr.syndrome                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_MSB 9
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrhdr.correctable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrhdr.uncorrectable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRHDR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_rdhdr                           */
/* Register template: elb_pxb_csr::sta_itr_ecc_rdhdr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1178 */
/* Field member: elb_pxb_csr::sta_itr_ecc_rdhdr.addr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_MSB 16
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_LSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_FIELD_MASK 0x0001fc00
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_GET(x) (((x) & 0x0001fc00) >> 10)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_rdhdr.syndrome                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_MSB 9
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::sta_itr_ecc_rdhdr.correctable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_rdhdr.uncorrectable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_RDHDR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_cplbfr                          */
/* Register template: elb_pxb_csr::sta_itr_ecc_cplbfr                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1187 */
/* Field member: elb_pxb_csr::sta_itr_ecc_cplbfr.addr                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_MSB 21
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_LSB 9
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_WIDTH 13
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_FIELD_MASK 0x003ffe00
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_GET(x) (((x) & 0x003ffe00) >> 9)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_SET(x) (((x) << 9) & 0x003ffe00)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x003ffe00) | ((r) & 0xffc001ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_cplbfr.syndrome                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_MSB 8
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_WIDTH 7
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_FIELD_MASK 0x000001fc
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: elb_pxb_csr::sta_itr_ecc_cplbfr.correctable               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_cplbfr.uncorrectable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_CPLBFR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_wrptr                           */
/* Register template: elb_pxb_csr::sta_itr_ecc_wrptr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1196 */
/* Field member: elb_pxb_csr::sta_itr_ecc_wrptr.addr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_MSB 18
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_LSB 7
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_WIDTH 12
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_FIELD_MASK 0x0007ff80
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_GET(x) (((x) & 0x0007ff80) >> 7)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_SET(x) (((x) << 7) & 0x0007ff80)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_ADDR_MODIFY(r, x) \
   ((((x) << 7) & 0x0007ff80) | ((r) & 0xfff8007f))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrptr.syndrome                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_MSB 6
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_WIDTH 5
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_FIELD_MASK 0x0000007c
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_GET(x) \
   (((x) & 0x0000007c) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_SET(x) \
   (((x) << 2) & 0x0000007c)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x0000007c) | ((r) & 0xffffff83))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrptr.correctable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_wrptr.uncorrectable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WRPTR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_wid_map                         */
/* Register template: elb_pxb_csr::sta_itr_ecc_wid_map                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1205 */
/* Field member: elb_pxb_csr::sta_itr_ecc_wid_map.addr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_MSB 15
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_LSB 7
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_WIDTH 9
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_FIELD_MASK 0x0000ff80
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_GET(x) (((x) & 0x0000ff80) >> 7)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_SET(x) \
   (((x) << 7) & 0x0000ff80)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_ADDR_MODIFY(r, x) \
   ((((x) << 7) & 0x0000ff80) | ((r) & 0xffff007f))
/* Field member: elb_pxb_csr::sta_itr_ecc_wid_map.syndrome                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_MSB 6
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_WIDTH 5
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_FIELD_MASK 0x0000007c
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_GET(x) \
   (((x) & 0x0000007c) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x0000007c)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x0000007c) | ((r) & 0xffffff83))
/* Field member: elb_pxb_csr::sta_itr_ecc_wid_map.correctable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_wid_map.uncorrectable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_WID_MAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem                   */
/* Register template: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1214 */
/* Field member: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem.addr               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_MSB 16
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_LSB 10
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_FIELD_MASK 0x0001fc00
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_GET(x) \
   (((x) & 0x0001fc00) >> 10)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem.syndrome           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_MSB 9
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem.correctable        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_ecc_nocrdfifo_mem.uncorrectable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_ECC_NOCRDFIFO_MEM_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0                       */
/* Register template: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1223 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0.addr                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_MSB 20
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_FIELD_MASK 0x001ff800
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0.syndrome               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0.correctable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_0.uncorrectable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1                       */
/* Register template: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1231 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1.addr                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_MSB 20
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_FIELD_MASK 0x001ff800
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1.syndrome               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1.correctable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_1.uncorrectable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2                       */
/* Register template: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1239 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2.addr                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_MSB 20
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_FIELD_MASK 0x001ff800
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2.syndrome               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2.correctable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_2.uncorrectable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3                       */
/* Register template: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1247 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3.addr                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_MSB 20
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_FIELD_MASK 0x001ff800
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3.syndrome               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3.correctable            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxcrbfr_3.uncorrectable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXCRBFR_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_aximst_0                        */
/* Register template: elb_pxb_csr::sta_tgt_ecc_aximst_0                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1255 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_0.addr                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_MSB 17
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_FIELD_MASK 0x0003f800
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_0.syndrome                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_0.correctable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_0.uncorrectable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_aximst_1                        */
/* Register template: elb_pxb_csr::sta_tgt_ecc_aximst_1                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1263 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_1.addr                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_MSB 17
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_FIELD_MASK 0x0003f800
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_1.syndrome                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_1.correctable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_1.uncorrectable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_aximst_2                        */
/* Register template: elb_pxb_csr::sta_tgt_ecc_aximst_2                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1271 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_2.addr                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_MSB 17
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_FIELD_MASK 0x0003f800
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_2.syndrome                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_2.correctable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_2.uncorrectable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_aximst_3                        */
/* Register template: elb_pxb_csr::sta_tgt_ecc_aximst_3                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1279 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_3.addr                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_MSB 17
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_FIELD_MASK 0x0003f800
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_3.syndrome                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_3.correctable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_3.uncorrectable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_aximst_4                        */
/* Register template: elb_pxb_csr::sta_tgt_ecc_aximst_4                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1287 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_4.addr                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_MSB 17
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_LSB 11
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_FIELD_MASK 0x0003f800
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_GET(x) \
   (((x) & 0x0003f800) >> 11)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_SET(x) \
   (((x) << 11) & 0x0003f800)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x0003f800) | ((r) & 0xfffc07ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_4.syndrome                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_MSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_WIDTH 9
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_4.correctable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_aximst_4.uncorrectable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_AXIMST_4_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_rxinfo                          */
/* Register template: elb_pxb_csr::sta_tgt_ecc_rxinfo                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1295 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxinfo.addr                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_MSB 17
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_LSB 8
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_FIELD_MASK 0x0003ff00
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_GET(x) (((x) & 0x0003ff00) >> 8)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_SET(x) (((x) << 8) & 0x0003ff00)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_ADDR_MODIFY(r, x) \
   ((((x) << 8) & 0x0003ff00) | ((r) & 0xfffc00ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxinfo.syndrome                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_MSB 7
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_WIDTH 6
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_FIELD_MASK 0x000000fc
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_SET(x) \
   (((x) << 2) & 0x000000fc)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxinfo.correctable               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_rxinfo.uncorrectable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_RXINFO_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_cplst                           */
/* Register template: elb_pxb_csr::sta_tgt_ecc_cplst                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1303 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_cplst.addr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_MSB 16
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_FIELD_MASK 0x0001fc00
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_GET(x) (((x) & 0x0001fc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_SET(x) \
   (((x) << 10) & 0x0001fc00)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0001fc00) | ((r) & 0xfffe03ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_cplst.syndrome                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_MSB 9
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::sta_tgt_ecc_cplst.correctable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_cplst.uncorrectable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_CPLST_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_pmr                             */
/* Register template: elb_pxb_csr::sta_tgt_ecc_pmr                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1311 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_pmr.addr                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_GET(x) (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_SET(x) (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_pmr.syndrome                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_MSB 9
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_GET(x) (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::sta_tgt_ecc_pmr.correctable                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_pmr.uncorrectable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_PMR_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_prt                             */
/* Register template: elb_pxb_csr::sta_tgt_ecc_prt                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1319 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_prt.addr                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_MSB 21
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_WIDTH 12
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_FIELD_MASK 0x003ffc00
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_GET(x) (((x) & 0x003ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_SET(x) (((x) << 10) & 0x003ffc00)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x003ffc00) | ((r) & 0xffc003ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_prt.syndrome                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_MSB 9
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_GET(x) (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::sta_tgt_ecc_prt.correctable                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_prt.uncorrectable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_PRT_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_ecc_romask                          */
/* Register template: elb_pxb_csr::sta_tgt_ecc_romask                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1327 */
/* Field member: elb_pxb_csr::sta_tgt_ecc_romask.addr                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_MSB 15
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_LSB 9
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_FIELD_MASK 0x0000fe00
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_GET(x) (((x) & 0x0000fe00) >> 9)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_SET(x) (((x) << 9) & 0x0000fe00)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: elb_pxb_csr::sta_tgt_ecc_romask.syndrome                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_MSB 8
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_LSB 2
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_FIELD_MASK 0x000001fc
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: elb_pxb_csr::sta_tgt_ecc_romask.correctable               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_MSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_LSB 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_ecc_romask.uncorrectable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_MSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_LSB 0
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_ECC_ROMASK_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::sat_tgt_rx_drop                        */
/* Wide Register template: elb_pxb_csr::sat_tgt_rx_drop                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1335 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SIZE 0x2
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2        */
/* Register template: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1335 */
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port3   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_MSB 31
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_LSB 24
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port2   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_MSB 23
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_LSB 16
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port1   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_MSB 15
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_LSB 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_0_2.port0   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_MSB 7
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_LSB 0
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_0_2_PORT0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2        */
/* Register template: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1335 */
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port7   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_MSB 31
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_LSB 24
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port6   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_MSB 23
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_LSB 16
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port5   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_MSB 15
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_LSB 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_tgt_rx_drop::sat_tgt_rx_drop_1_2.port4   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_MSB 7
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_LSB 0
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_RX_DROP_SAT_TGT_RX_DROP_1_2_PORT4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cfg_tgt_vf_cfg_stride                  */
/* Wide Register template: elb_pxb_csr::cfg_tgt_vf_cfg_stride              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1347 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_SIZE 0x2
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2 */
/* Register template: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1347 */
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2.b_stride_en */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_MSB 31
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_LSB 31
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_STRIDE_EN_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2.p_stride_en */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_MSB 30
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_LSB 30
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_FIELD_MASK 0x40000000
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_STRIDE_EN_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2.resource_dwsize */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_MSB 29
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_LSB 20
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_WIDTH 10
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_RESET 0x3ff
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_RESOURCE_DWSIZE_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2.f_shift */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_MSB 19
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_LSB 15
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_WIDTH 5
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_RESET 0x0a
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_FIELD_MASK 0x000f8000
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_GET(x) \
   (((x) & 0x000f8000) >> 15)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_SET(x) \
   (((x) << 15) & 0x000f8000)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_F_SHIFT_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000) | ((r) & 0xfff07fff))
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2.d_shift */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_MSB 14
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_LSB 10
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_WIDTH 5
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_RESET 0x0d
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_FIELD_MASK 0x00007c00
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_GET(x) \
   (((x) & 0x00007c00) >> 10)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_SET(x) \
   (((x) << 10) & 0x00007c00)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_D_SHIFT_MODIFY(r, x) \
   ((((x) << 10) & 0x00007c00) | ((r) & 0xffff83ff))
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2.b_shift */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_MSB 9
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_LSB 5
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_WIDTH 5
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_RESET 0x12
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_FIELD_MASK 0x000003e0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_GET(x) \
   (((x) & 0x000003e0) >> 5)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_SET(x) \
   (((x) << 5) & 0x000003e0)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_B_SHIFT_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0) | ((r) & 0xfffffc1f))
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_0_2.p_shift */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_MSB 4
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_LSB 0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_WIDTH 5
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_RESET 0x1a
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_FIELD_MASK 0x0000001f
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_GET(x) \
   ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_SET(x) \
   ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_0_2_P_SHIFT_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_1_2 */
/* Register template: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1347 */
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_1_2.f_stride_en */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_MSB 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_LSB 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_F_STRIDE_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_tgt_vf_cfg_stride::cfg_tgt_vf_cfg_stride_1_2.d_stride_en */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_MSB 0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_LSB 0
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_VF_CFG_STRIDE_CFG_TGT_VF_CFG_STRIDE_1_2_D_STRIDE_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_tgt_bar_host_stride                     */
/* Register template: elb_pxb_csr::cfg_tgt_bar_host_stride                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1361 */
/* Field member: elb_pxb_csr::cfg_tgt_bar_host_stride.stride_en_mask       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_MSB 12
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_LSB 5
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_WIDTH 8
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_RESET 0x00
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_FIELD_MASK 0x00001fe0
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_GET(x) \
   (((x) & 0x00001fe0) >> 5)
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_SET(x) \
   (((x) << 5) & 0x00001fe0)
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_STRIDE_EN_MASK_MODIFY(r, x) \
   ((((x) << 5) & 0x00001fe0) | ((r) & 0xffffe01f))
/* Field member: elb_pxb_csr::cfg_tgt_bar_host_stride.shift_val            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_MSB 4
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_LSB 0
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_WIDTH 5
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_RESET 0x00
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_FIELD_MASK 0x0000001f
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_GET(x) \
   ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_SET(x) \
   ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_TGT_BAR_HOST_STRIDE_SHIFT_VAL_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Register type: elb_pxb_csr::sta_tgt_axi_pending                    */
/* Wide Register template: elb_pxb_csr::sta_tgt_axi_pending                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1368 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_SIZE 0x2
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
/* Register template: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1368 */
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_MSB 31
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_LSB 24
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_MSB 23
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_LSB 16
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_MSB 15
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_LSB 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_0_2.ids_p0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_MSB 7
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_LSB 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_0_2_IDS_P0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
/* Register template: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1368 */
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_MSB 31
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_LSB 24
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_MSB 23
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_LSB 16
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_MSB 15
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_LSB 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sta_tgt_axi_pending::sta_tgt_axi_pending_1_2.ids_p4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_MSB 7
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_LSB 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_TGT_AXI_PENDING_STA_TGT_AXI_PENDING_1_2_IDS_P4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_tgt_ind_info                            */
/* Register template: elb_pxb_csr::sta_tgt_ind_info                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1380 */
/* Field member: elb_pxb_csr::sta_tgt_ind_info.ramaddr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_MSB 7
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_LSB 1
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_WIDTH 7
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_FIELD_MASK 0x000000fe
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_GET(x) (((x) & 0x000000fe) >> 1)
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_SET(x) \
   (((x) << 1) & 0x000000fe)
#define ELB_PXB_CSR_STA_TGT_IND_INFO_RAMADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x000000fe) | ((r) & 0xffffff01))
/* Field member: elb_pxb_csr::sta_tgt_ind_info.pending                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_MSB 0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_LSB 0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_IND_INFO_PENDING_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::cnt_itr_tot_axi_wr                     */
/* Wide Register template: elb_pxb_csr::cnt_itr_tot_axi_wr                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1386 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2  */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1386 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2  */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1386 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_wr::cnt_itr_tot_axi_wr_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_WR_CNT_ITR_TOT_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_itr_axi_wr64                       */
/* Wide Register template: elb_pxb_csr::cnt_itr_axi_wr64                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1393 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2      */
/* Register template: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1393 */
/* Field member: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2      */
/* Register template: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1393 */
/* Field member: elb_pxb_csr::cnt_itr_axi_wr64::cnt_itr_axi_wr64_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR64_CNT_ITR_AXI_WR64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_itr_axi_wr256                      */
/* Wide Register template: elb_pxb_csr::cnt_itr_axi_wr256                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1400 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2    */
/* Register template: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1400 */
/* Field member: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2    */
/* Register template: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1400 */
/* Field member: elb_pxb_csr::cnt_itr_axi_wr256::cnt_itr_axi_wr256_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR256_CNT_ITR_AXI_WR256_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_itr_tot_axi_payload_rd             */
/* Wide Register template: elb_pxb_csr::cnt_itr_tot_axi_payload_rd         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1407 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1407 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_0_2.num_bytes_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1407 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_payload_rd::cnt_itr_tot_axi_payload_rd_1_2.num_bytes_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_MSB 17
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_RD_CNT_ITR_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: elb_pxb_csr::cnt_itr_tot_axi_payload_wr             */
/* Wide Register template: elb_pxb_csr::cnt_itr_tot_axi_payload_wr         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1413 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1413 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_0_2.num_bytes_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1413 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_payload_wr::cnt_itr_tot_axi_payload_wr_1_2.num_bytes_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_MSB 17
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_PAYLOAD_WR_CNT_ITR_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: elb_pxb_csr::cnt_itr_tot_axi_rd                     */
/* Wide Register template: elb_pxb_csr::cnt_itr_tot_axi_rd                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1419 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2  */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1419 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2  */
/* Register template: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1419 */
/* Field member: elb_pxb_csr::cnt_itr_tot_axi_rd::cnt_itr_tot_axi_rd_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_AXI_RD_CNT_ITR_TOT_AXI_RD_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_itr_axi_rd64                       */
/* Wide Register template: elb_pxb_csr::cnt_itr_axi_rd64                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1426 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2      */
/* Register template: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1426 */
/* Field member: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2      */
/* Register template: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1426 */
/* Field member: elb_pxb_csr::cnt_itr_axi_rd64::cnt_itr_axi_rd64_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD64_CNT_ITR_AXI_RD64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_itr_axi_rd256                      */
/* Wide Register template: elb_pxb_csr::cnt_itr_axi_rd256                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1433 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2    */
/* Register template: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1433 */
/* Field member: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2    */
/* Register template: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1433 */
/* Field member: elb_pxb_csr::cnt_itr_axi_rd256::cnt_itr_axi_rd256_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_AXI_RD256_CNT_ITR_AXI_RD256_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_tot_axi_wr                     */
/* Wide Register template: elb_pxb_csr::cnt_tgt_tot_axi_wr                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1440 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2  */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1440 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2  */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1440 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_wr::cnt_tgt_tot_axi_wr_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_WR_CNT_TGT_TOT_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_axi_wr64                       */
/* Wide Register template: elb_pxb_csr::cnt_tgt_axi_wr64                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1447 */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2      */
/* Register template: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1447 */
/* Field member: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2      */
/* Register template: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1447 */
/* Field member: elb_pxb_csr::cnt_tgt_axi_wr64::cnt_tgt_axi_wr64_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_AXI_WR64_CNT_TGT_AXI_WR64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_db64_axi_wr                    */
/* Wide Register template: elb_pxb_csr::cnt_tgt_db64_axi_wr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1454 */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
/* Register template: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1454 */
/* Field member: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
/* Register template: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1454 */
/* Field member: elb_pxb_csr::cnt_tgt_db64_axi_wr::cnt_tgt_db64_axi_wr_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_DB64_AXI_WR_CNT_TGT_DB64_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_db32_axi_wr                    */
/* Wide Register template: elb_pxb_csr::cnt_tgt_db32_axi_wr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1461 */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
/* Register template: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1461 */
/* Field member: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
/* Register template: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1461 */
/* Field member: elb_pxb_csr::cnt_tgt_db32_axi_wr::cnt_tgt_db32_axi_wr_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_DB32_AXI_WR_CNT_TGT_DB32_AXI_WR_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_db_bypass                      */
/* Wide Register template: elb_pxb_csr::cnt_tgt_db_bypass                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1468 */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_0_2    */
/* Register template: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1468 */
/* Field member: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_1_2    */
/* Register template: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1468 */
/* Field member: elb_pxb_csr::cnt_tgt_db_bypass::cnt_tgt_db_bypass_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_DB_BYPASS_CNT_TGT_DB_BYPASS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_wqe_bypass                     */
/* Wide Register template: elb_pxb_csr::cnt_tgt_wqe_bypass                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1475 */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_0_2  */
/* Register template: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1475 */
/* Field member: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_1_2  */
/* Register template: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1475 */
/* Field member: elb_pxb_csr::cnt_tgt_wqe_bypass::cnt_tgt_wqe_bypass_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_WQE_BYPASS_CNT_TGT_WQE_BYPASS_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_rsp_ca_ur                      */
/* Wide Register template: elb_pxb_csr::cnt_tgt_rsp_ca_ur                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1482 */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2    */
/* Register template: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1482 */
/* Field member: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_0_2.cnt_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_0_2_CNT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2    */
/* Register template: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1482 */
/* Field member: elb_pxb_csr::cnt_tgt_rsp_ca_ur::cnt_tgt_rsp_ca_ur_1_2.cnt_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_RSP_CA_UR_CNT_TGT_RSP_CA_UR_1_2_CNT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_tot_axi_rd                     */
/* Wide Register template: elb_pxb_csr::cnt_tgt_tot_axi_rd                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1489 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2  */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1489 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2  */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1489 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_rd::cnt_tgt_tot_axi_rd_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_RD_CNT_TGT_TOT_AXI_RD_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_axi_rd64                       */
/* Wide Register template: elb_pxb_csr::cnt_tgt_axi_rd64                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1496 */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2      */
/* Register template: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1496 */
/* Field member: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_0_2.req_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_0_2_REQ_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2      */
/* Register template: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1496 */
/* Field member: elb_pxb_csr::cnt_tgt_axi_rd64::cnt_tgt_axi_rd64_1_2.req_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_MSB 7
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_TGT_AXI_RD64_CNT_TGT_AXI_RD64_1_2_REQ_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd             */
/* Wide Register template: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1503 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_0_2 */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1503 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_0_2.num_bytes_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_1_2 */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1503 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd::cnt_tgt_tot_axi_payload_rd_1_2.num_bytes_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_MSB 17
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_RD_CNT_TGT_TOT_AXI_PAYLOAD_RD_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr             */
/* Wide Register template: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1509 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_SIZE 0x2
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_0_2 */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1509 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_0_2.num_bytes_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_MSB 31
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_0_2_NUM_BYTES_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_1_2 */
/* Register template: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1509 */
/* Field member: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr::cnt_tgt_tot_axi_payload_wr_1_2.num_bytes_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_MSB 17
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_LSB 0
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_TGT_TOT_AXI_PAYLOAD_WR_CNT_TGT_TOT_AXI_PAYLOAD_WR_1_2_NUM_BYTES_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_pxb_csr::sta_itr_axi_wr_num_ids                      */
/* Register template: elb_pxb_csr::sta_itr_axi_wr_num_ids                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1515 */
/* Field member: elb_pxb_csr::sta_itr_axi_wr_num_ids.pending               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_MSB 9
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_itr_axi_wr_num_ids_pending_per_slv      */
/* Register template: elb_pxb_csr::sta_itr_axi_wr_num_ids_pending_per_slv  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1520 */
/* Field member: elb_pxb_csr::sta_itr_axi_wr_num_ids_pending_per_slv.nxpx  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_MSB 29
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_LSB 20
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_NXPX_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_itr_axi_wr_num_ids_pending_per_slv.tdpx  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_MSB 19
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_LSB 10
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_TDPX_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_itr_axi_wr_num_ids_pending_per_slv.prpx  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_MSB 9
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_GET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_SET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_NUM_IDS_PENDING_PER_SLV_PRPX_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_itr_axi_wr_uid_num_ids                  */
/* Register template: elb_pxb_csr::sta_itr_axi_wr_uid_num_ids              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1527 */
/* Field member: elb_pxb_csr::sta_itr_axi_wr_uid_num_ids.pending           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_MSB 9
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_GET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_SET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_AXI_WR_UID_NUM_IDS_PENDING_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_itr_axi_rd_num_ids                      */
/* Register template: elb_pxb_csr::sta_itr_axi_rd_num_ids                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1532 */
/* Field member: elb_pxb_csr::sta_itr_axi_rd_num_ids.pending               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_MSB 7
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_itr_axi_rd_num_ids_pending_per_slv      */
/* Register template: elb_pxb_csr::sta_itr_axi_rd_num_ids_pending_per_slv  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1537 */
/* Field member: elb_pxb_csr::sta_itr_axi_rd_num_ids_pending_per_slv.nxpx  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_MSB 23
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_LSB 16
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_NXPX_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sta_itr_axi_rd_num_ids_pending_per_slv.tdpx  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_MSB 15
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_LSB 8
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_TDPX_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sta_itr_axi_rd_num_ids_pending_per_slv.prpx  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_MSB 7
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_AXI_RD_NUM_IDS_PENDING_PER_SLV_PRPX_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::sta_itr_cpl_err_header                 */
/* Wide Register template: elb_pxb_csr::sta_itr_cpl_err_header             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1544 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_SIZE 0x4
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_0_4 */
/* Register template: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_0_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1544 */
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_0_4.dw0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_MSB 31
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_LSB 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_0_4_DW0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_1_4 */
/* Register template: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_1_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1544 */
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_1_4.dw1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_MSB 31
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_LSB 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_1_4_DW1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_2_4 */
/* Register template: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_2_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1544 */
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_2_4.dw2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_MSB 31
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_LSB 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_2_4_DW2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4 */
/* Register template: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1544 */
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4.ecrc_ep_err */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_MSB 6
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_LSB 6
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_ECRC_EP_ERR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4.bytecnt_len_err */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_MSB 5
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_LSB 5
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_BYTECNT_LEN_ERR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4.stat_err */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_MSB 4
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_LSB 4
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_STAT_ERR_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4.unexp */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_MSB 3
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_LSB 3
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_UNEXP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::sta_itr_cpl_err_header::sta_itr_cpl_err_header_3_4.rx_port */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_MSB 2
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_LSB 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_WIDTH 3
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_FIELD_MASK 0x00000007
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXB_CSR_STA_ITR_CPL_ERR_HEADER_STA_ITR_CPL_ERR_HEADER_3_4_RX_PORT_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: elb_pxb_csr::cnt_itr_axi_wr_id_uid_overflow              */
/* Register template: elb_pxb_csr::cnt_itr_axi_wr_id_uid_overflow          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1556 */
/* Field member: elb_pxb_csr::cnt_itr_axi_wr_id_uid_overflow.num           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_MSB 31
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_LSB 0
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_RESET 0x00000000
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_AXI_WR_ID_UID_OVERFLOW_NUM_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_pxb_csr::cnt_itr_tot_msg                        */
/* Wide Register template: elb_pxb_csr::cnt_itr_tot_msg                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1562 */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2        */
/* Register template: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1562 */
/* Field member: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_0_2.sent_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_0_2_SENT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2        */
/* Register template: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1562 */
/* Field member: elb_pxb_csr::cnt_itr_tot_msg::cnt_itr_tot_msg_1_2.sent_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_MSG_CNT_ITR_TOT_MSG_1_2_SENT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_itr_intx_assert_msg                */
/* Wide Register template: elb_pxb_csr::cnt_itr_intx_assert_msg            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1569 */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1569 */
/* Field member: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_0_2.sent_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_0_2_SENT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1569 */
/* Field member: elb_pxb_csr::cnt_itr_intx_assert_msg::cnt_itr_intx_assert_msg_1_2.sent_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_INTX_ASSERT_MSG_CNT_ITR_INTX_ASSERT_MSG_1_2_SENT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::cnt_itr_tot_atomic_req                 */
/* Wide Register template: elb_pxb_csr::cnt_itr_tot_atomic_req             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1576 */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1576 */
/* Field member: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_0_2.sent_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_0_2_SENT_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1576 */
/* Field member: elb_pxb_csr::cnt_itr_tot_atomic_req::cnt_itr_tot_atomic_req_1_2.sent_39_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_MSB 7
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_WIDTH 8
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_CNT_ITR_TOT_ATOMIC_REQ_CNT_ITR_TOT_ATOMIC_REQ_1_2_SENT_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_tgt_marker_rx                           */
/* Register template: elb_pxb_csr::sta_tgt_marker_rx                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1583 */
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port7                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_MSB 7
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_LSB 7
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_GET(x) (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_SET(x) (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port6                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_MSB 6
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_LSB 6
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_GET(x) (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_SET(x) (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port5                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_MSB 5
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_LSB 5
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_GET(x) (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_SET(x) (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port4                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_MSB 4
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_LSB 4
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_GET(x) (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_SET(x) (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port3                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_MSB 3
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_LSB 3
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_GET(x) (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_SET(x) (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port2                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_MSB 2
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_LSB 2
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_SET(x) (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port1                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_MSB 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_LSB 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_SET(x) (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_marker_rx.port0                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_MSB 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_LSB 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_MARKER_RX_PORT0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::sta_tgt_req_debug                      */
/* Wide Register template: elb_pxb_csr::sta_tgt_req_debug                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1595 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_SIZE 0x4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4    */
/* Register template: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1595 */
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.axi_fifo_rdy_3_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_MSB 31
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_LSB 28
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_FIELD_MASK 0xf0000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_AXI_FIFO_RDY_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.tgt_req_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_MSB 27
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_LSB 20
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_FIELD_MASK 0x0ff00000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_GET(x) \
   (((x) & 0x0ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_SET(x) \
   (((x) << 20) & 0x0ff00000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_TGT_REQ_VLD_MODIFY(r, x) \
   ((((x) << 20) & 0x0ff00000) | ((r) & 0xf00fffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg9_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_MSB 19
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_LSB 19
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_RDY_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg8_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_MSB 18
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_LSB 18
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_RDY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg7_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_MSB 17
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_LSB 17
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_RDY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg6_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_MSB 16
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_LSB 16
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_RDY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg5_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_MSB 15
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_LSB 15
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_RDY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg4_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_MSB 14
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_LSB 14
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_RDY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg3_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_MSB 13
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_LSB 13
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_RDY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg2_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_MSB 12
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_LSB 12
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_RDY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg1_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_MSB 11
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_LSB 11
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_RDY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg0_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_MSB 10
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_LSB 10
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_RDY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg9_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_MSB 9
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_LSB 9
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG9_VLD_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg8_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_MSB 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_LSB 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG8_VLD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg7_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_MSB 7
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_LSB 7
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG7_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg6_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_MSB 6
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_LSB 6
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG6_VLD_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg5_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_MSB 5
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_LSB 5
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG5_VLD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg4_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_MSB 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_LSB 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG4_VLD_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg3_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_MSB 3
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_LSB 3
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG3_VLD_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg2_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_MSB 2
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_LSB 2
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG2_VLD_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg1_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_MSB 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_LSB 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG1_VLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_0_4.stg0_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_MSB 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_LSB 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_0_4_STG0_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4    */
/* Register template: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1595 */
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.m_axi_arvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_MSB 31
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_LSB 31
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_ARVALID_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.m_axi_awvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_MSB 30
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_LSB 30
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_FIELD_MASK 0x40000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_M_AXI_AWVALID_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.hw_rsp_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_MSB 29
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_LSB 29
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_FIELD_MASK 0x20000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_GET(x) \
   (((x) & 0x20000000) >> 29)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_SET(x) \
   (((x) << 29) & 0x20000000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_HW_RSP_RDY_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.rxcfg0_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_MSB 28
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_LSB 28
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_FIELD_MASK 0x10000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_GET(x) \
   (((x) & 0x10000000) >> 28)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_SET(x) \
   (((x) << 28) & 0x10000000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_RXCFG0_VLD_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.tgt_cnxt_xn_pnd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_MSB 27
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_LSB 20
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_FIELD_MASK 0x0ff00000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_GET(x) \
   (((x) & 0x0ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_SET(x) \
   (((x) << 20) & 0x0ff00000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_TGT_CNXT_XN_PND_MODIFY(r, x) \
   ((((x) << 20) & 0x0ff00000) | ((r) & 0xf00fffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.notify_full */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_MSB 19
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_LSB 12
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_FIELD_MASK 0x000ff000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_SET(x) \
   (((x) << 12) & 0x000ff000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_NOTIFY_FULL_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.axi_fifo_notempty */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_MSB 11
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_LSB 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_FIELD_MASK 0x00000ff0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_NOTEMPTY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_1_4.axi_fifo_rdy_7_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_MSB 3
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_LSB 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_FIELD_MASK 0x0000000f
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_GET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_SET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_1_4_AXI_FIFO_RDY_7_4_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4    */
/* Register template: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1595 */
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state5_2_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_MSB 31
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_LSB 29
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_WIDTH 3
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_FIELD_MASK 0xe0000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE5_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_MSB 28
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_LSB 25
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_FIELD_MASK 0x1e000000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_GET(x) \
   (((x) & 0x1e000000) >> 25)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_SET(x) \
   (((x) << 25) & 0x1e000000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE4_MODIFY(r, x) \
   ((((x) << 25) & 0x1e000000) | ((r) & 0xe1ffffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_MSB 24
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_LSB 21
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_FIELD_MASK 0x01e00000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_GET(x) \
   (((x) & 0x01e00000) >> 21)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_SET(x) \
   (((x) << 21) & 0x01e00000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE3_MODIFY(r, x) \
   ((((x) << 21) & 0x01e00000) | ((r) & 0xfe1fffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_MSB 20
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_LSB 17
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_FIELD_MASK 0x001e0000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_SET(x) \
   (((x) << 17) & 0x001e0000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE2_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_MSB 16
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_LSB 13
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_FIELD_MASK 0x0001e000
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_GET(x) \
   (((x) & 0x0001e000) >> 13)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_SET(x) \
   (((x) << 13) & 0x0001e000)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE1_MODIFY(r, x) \
   ((((x) << 13) & 0x0001e000) | ((r) & 0xfffe1fff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.s7_ax_state0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_MSB 12
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_LSB 9
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_FIELD_MASK 0x00001e00
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_GET(x) \
   (((x) & 0x00001e00) >> 9)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_SET(x) \
   (((x) << 9) & 0x00001e00)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_S7_AX_STATE0_MODIFY(r, x) \
   ((((x) << 9) & 0x00001e00) | ((r) & 0xffffe1ff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.tgt_rsp_tx_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_MSB 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_LSB 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_TGT_RSP_TX_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_bready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_MSB 7
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_LSB 7
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BREADY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_bvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_MSB 6
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_LSB 6
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_BVALID_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_rready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_MSB 5
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_LSB 5
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RREADY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_rvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_MSB 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_LSB 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_RVALID_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_wready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_MSB 3
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_LSB 3
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WREADY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_arready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_MSB 2
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_LSB 2
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_ARREADY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_awready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_MSB 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_LSB 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_AWREADY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_2_4.m_axi_wvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_MSB 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_LSB 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_2_4_M_AXI_WVALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4    */
/* Register template: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1595 */
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.expr_bus_drdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_MSB 10
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_LSB 10
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_DRDY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.expr_bus_srdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_MSB 9
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_LSB 9
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_EXPR_BUS_SRDY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.s7_ax_state7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_MSB 8
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_LSB 5
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_FIELD_MASK 0x000001e0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_SET(x) \
   (((x) << 5) & 0x000001e0)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE7_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.s7_ax_state6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_MSB 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_LSB 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_WIDTH 4
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_FIELD_MASK 0x0000001e
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_GET(x) \
   (((x) & 0x0000001e) >> 1)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_SET(x) \
   (((x) << 1) & 0x0000001e)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE6_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: elb_pxb_csr::sta_tgt_req_debug::sta_tgt_req_debug_3_4.s7_ax_state5_3_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_MSB 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_LSB 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_TGT_REQ_DEBUG_STA_TGT_REQ_DEBUG_3_4_S7_AX_STATE5_3_3_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::sta_itr_req_debug                      */
/* Wide Register template: elb_pxb_csr::sta_itr_req_debug                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1647 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_SIZE 0x4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3    */
/* Register template: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1647 */
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.tx_wrcnt_req_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_MSB 31
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_LSB 31
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_TX_WRCNT_REQ_STALL_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.s5_seg_state */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_MSB 30
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_LSB 28
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_WIDTH 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_FIELD_MASK 0x70000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_GET(x) \
   (((x) & 0x70000000) >> 28)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_SET(x) \
   (((x) << 28) & 0x70000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_SEG_STATE_MODIFY(r, x) \
   ((((x) << 28) & 0x70000000) | ((r) & 0x8fffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.s5_req_fifo_depth */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_MSB 27
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_LSB 25
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_WIDTH 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_FIELD_MASK 0x0e000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_GET(x) \
   (((x) & 0x0e000000) >> 25)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_SET(x) \
   (((x) << 25) & 0x0e000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S5_REQ_FIFO_DEPTH_MODIFY(r, x) \
   ((((x) << 25) & 0x0e000000) | ((r) & 0xf1ffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.itr_cnxt_free_avl1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_MSB 24
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_LSB 24
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_FIELD_MASK 0x01000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL1_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.itr_cnxt_free_avl0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_MSB 23
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_LSB 23
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_ITR_CNXT_FREE_AVL0_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.s0_tag_avl_vec */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_MSB 22
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_LSB 15
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_FIELD_MASK 0x007f8000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_GET(x) \
   (((x) & 0x007f8000) >> 15)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_SET(x) \
   (((x) << 15) & 0x007f8000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_TAG_AVL_VEC_MODIFY(r, x) \
   ((((x) << 15) & 0x007f8000) | ((r) & 0xff807fff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.s0_port_space_avl_vec */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_MSB 14
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_LSB 7
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_FIELD_MASK 0x00007f80
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_GET(x) \
   (((x) & 0x00007f80) >> 7)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_SET(x) \
   (((x) << 7) & 0x00007f80)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_PORT_SPACE_AVL_VEC_MODIFY(r, x) \
   ((((x) << 7) & 0x00007f80) | ((r) & 0xffff807f))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.s0_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_MSB 6
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_LSB 6
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_S0_RDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.stg5_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_MSB 5
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_LSB 5
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG5_VLD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.stg4_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_MSB 4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_LSB 4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG4_VLD_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.stg3_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_MSB 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_LSB 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG3_VLD_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.stg2_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_MSB 2
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_LSB 2
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG2_VLD_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.stg1_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_MSB 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_LSB 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG1_VLD_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_0_3.stg0_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_MSB 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_LSB 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_0_3_STG0_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3    */
/* Register template: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1647 */
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.prpx_b_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_MSB 31
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_LSB 31
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_FIELD_MASK 0x80000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_B_STALL_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.prpx_w_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_MSB 30
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_LSB 30
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_FIELD_MASK 0x40000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_SET(x) \
   (((x) << 30) & 0x40000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_W_STALL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.prpx_aw_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_MSB 29
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_LSB 29
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_FIELD_MASK 0x20000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_GET(x) \
   (((x) & 0x20000000) >> 29)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_SET(x) \
   (((x) << 29) & 0x20000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_PRPX_AW_STALL_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.tdpx_r_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_MSB 28
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_LSB 28
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_FIELD_MASK 0x10000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_GET(x) \
   (((x) & 0x10000000) >> 28)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_SET(x) \
   (((x) << 28) & 0x10000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_R_STALL_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.tdpx_ar_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_MSB 27
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_LSB 27
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_FIELD_MASK 0x08000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AR_STALL_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.tdpx_b_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_MSB 26
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_LSB 26
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_B_STALL_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.tdpx_w_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_MSB 25
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_LSB 25
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_FIELD_MASK 0x02000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_W_STALL_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.tdpx_aw_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_MSB 24
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_LSB 24
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_FIELD_MASK 0x01000000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TDPX_AW_STALL_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.nxpx_a60_r_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_MSB 23
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_LSB 23
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_R_STALL_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.nxpx_a60_ar_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_MSB 22
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_LSB 22
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AR_STALL_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.nxpx_a60_b_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_MSB 21
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_LSB 21
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_B_STALL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.nxpx_a60_w_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_MSB 20
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_LSB 20
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_W_STALL_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.nxpx_a60_aw_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_MSB 19
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_LSB 19
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_NXPX_A60_AW_STALL_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.rready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_MSB 18
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_LSB 18
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RREADY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.rvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_MSB 17
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_LSB 17
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RVALID_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.arready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_MSB 16
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_LSB 16
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARREADY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.arvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_MSB 15
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_LSB 15
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_ARVALID_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.wready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_MSB 14
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_LSB 14
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WREADY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.wvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_MSB 13
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_LSB 13
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_WVALID_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.awready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_MSB 12
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_LSB 12
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWREADY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.awvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_MSB 11
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_LSB 11
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_AWVALID_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.bready */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_MSB 10
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_LSB 10
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BREADY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.bvalid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_MSB 9
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_LSB 9
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_BVALID_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.cpl_tx_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_MSB 8
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_LSB 8
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_RDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.cpl_tx_vld */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_MSB 7
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_LSB 7
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_TX_VLD_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.raw_cmd_pnd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_MSB 6
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_LSB 6
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_RAW_CMD_PND_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.req_eop_pnd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_MSB 5
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_LSB 5
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_REQ_EOP_PND_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.cpl_eop_pnd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_MSB 4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_LSB 4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_CPL_EOP_PND_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.s5_is_msg */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_MSB 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_LSB 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_MSG_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.s5_is_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_MSB 2
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_LSB 2
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_S5_IS_WR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.tx_wrcnt_raw_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_MSB 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_LSB 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_RAW_STALL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_1_3.tx_wrcnt_cpl_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_MSB 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_LSB 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_1_3_TX_WRCNT_CPL_STALL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3    */
/* Register template: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1647 */
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3.int_rid_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_MSB 4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_LSB 4
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_RID_RDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3.int_uid_wid_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_MSB 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_LSB 3
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_UID_WID_RDY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3.int_nxpx_wid_rdy */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_MSB 2
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_LSB 2
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_INT_NXPX_WID_RDY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3.prpx_r_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_MSB 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_LSB 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_R_STALL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::sta_itr_req_debug::sta_itr_req_debug_2_3.prpx_ar_stall */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_MSB 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_LSB 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_REQ_DEBUG_STA_ITR_REQ_DEBUG_2_3_PRPX_AR_STALL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::sta_itr_cr_debug                            */
/* Register template: elb_pxb_csr::sta_itr_cr_debug                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1705 */
/* Field member: elb_pxb_csr::sta_itr_cr_debug.cd                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_MSB 29
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_LSB 24
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_WIDTH 6
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_FIELD_MASK 0x3f000000
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_GET(x) (((x) & 0x3f000000) >> 24)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_SET(x) (((x) << 24) & 0x3f000000)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CD_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000) | ((r) & 0xc0ffffff))
/* Field member: elb_pxb_csr::sta_itr_cr_debug.ch                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_MSB 23
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_LSB 18
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_WIDTH 6
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_FIELD_MASK 0x00fc0000
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_GET(x) (((x) & 0x00fc0000) >> 18)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_SET(x) (((x) << 18) & 0x00fc0000)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_CH_MODIFY(r, x) \
   ((((x) << 18) & 0x00fc0000) | ((r) & 0xff03ffff))
/* Field member: elb_pxb_csr::sta_itr_cr_debug.nph                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_MSB 17
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_LSB 12
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_WIDTH 6
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_FIELD_MASK 0x0003f000
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_GET(x) (((x) & 0x0003f000) >> 12)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_SET(x) (((x) << 12) & 0x0003f000)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_NPH_MODIFY(r, x) \
   ((((x) << 12) & 0x0003f000) | ((r) & 0xfffc0fff))
/* Field member: elb_pxb_csr::sta_itr_cr_debug.pd                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_MSB 11
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_LSB 6
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_WIDTH 6
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_FIELD_MASK 0x00000fc0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_GET(x) (((x) & 0x00000fc0) >> 6)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_SET(x) (((x) << 6) & 0x00000fc0)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PD_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: elb_pxb_csr::sta_itr_cr_debug.ph                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_MSB 5
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_LSB 0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_WIDTH 6
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_FIELD_MASK 0x0000003f
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_GET(x) ((x) & 0x0000003f)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_SET(x) ((x) & 0x0000003f)
#define ELB_PXB_CSR_STA_ITR_CR_DEBUG_PH_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: elb_pxb_csr::sta_itr_tx_stall                            */
/* Register template: elb_pxb_csr::sta_itr_tx_stall                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1714 */
/* Field member: elb_pxb_csr::sta_itr_tx_stall.rd_resources                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_MSB 23
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_LSB 16
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_STA_ITR_TX_STALL_RD_RESOURCES_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sta_itr_tx_stall.wr_portfifo                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_MSB 15
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_LSB 8
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_PORTFIFO_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sta_itr_tx_stall.wr_credits                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_MSB 7
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_LSB 0
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_TX_STALL_WR_CREDITS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::sta_tgt_rx_req                         */
/* Wide Register template: elb_pxb_csr::sta_tgt_rx_req                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1721 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_SIZE 0x8
#define ELB_PXB_CSR_STA_TGT_RX_REQ_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_0_5          */
/* Register template: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_0_5      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1721 */
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_0_5.dw0       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_MSB 31
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_LSB 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_WIDTH 32
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_0_5_DW0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_1_5          */
/* Register template: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_1_5      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1721 */
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_1_5.dw1       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_MSB 31
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_LSB 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_WIDTH 32
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_1_5_DW1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_2_5          */
/* Register template: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_2_5      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1721 */
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_2_5.dw2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_MSB 31
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_LSB 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_WIDTH 32
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_2_5_DW2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_3_5          */
/* Register template: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_3_5      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1721 */
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_3_5.dw3       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_MSB 31
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_LSB 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_WIDTH 32
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_3_5_DW3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5          */
/* Register template: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1721 */
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5.eotfifo_empty */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_MSB 11
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_LSB 11
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOTFIFO_EMPTY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5.reqfifo_empty */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_MSB 10
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_LSB 10
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_REQFIFO_EMPTY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5.eop       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_MSB 9
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_LSB 9
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_EOP_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5.sop       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_MSB 8
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_LSB 8
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_WIDTH 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_SOP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::sta_tgt_rx_req::sta_tgt_rx_req_4_5.attr      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_MSB 7
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_WIDTH 8
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_TGT_RX_REQ_STA_TGT_RX_REQ_4_5_ATTR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_0                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_0                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1734 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_0.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_0.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_0.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_0_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_1                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_1                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1740 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_1.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_1.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_1.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_1_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_2                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_2                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1746 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_2.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_2.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_2.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_2_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_3                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_3                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1752 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_3.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_3.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_3.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_3_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_4                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_4                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1758 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_4.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_4.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_4.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_4_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_5                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_5                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1764 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_5.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_5.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_5.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_5_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_6                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_6                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1770 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_6.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_6.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_6.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_6_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_tgt_rxcrbfr_debug_7                     */
/* Register template: elb_pxb_csr::sta_tgt_rxcrbfr_debug_7                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1776 */
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_7.depth                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_MSB 29
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_LSB 20
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_FIELD_MASK 0x3ff00000
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_GET(x) \
   (((x) & 0x3ff00000) >> 20)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_SET(x) \
   (((x) << 20) & 0x3ff00000)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_DEPTH_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000) | ((r) & 0xc00fffff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_7.raddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_MSB 19
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_LSB 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_FIELD_MASK 0x000ffc00
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: elb_pxb_csr::sta_tgt_rxcrbfr_debug_7.waddr                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_MSB 9
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_LSB 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_WIDTH 10
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_TGT_RXCRBFR_DEBUG_7_WADDR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Wide Register type: elb_pxb_csr::cfg_itr_raw_tlp                        */
/* Wide Register template: elb_pxb_csr::cfg_itr_raw_tlp                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_SIZE 0x10
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_BYTE_SIZE 0x40

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_0_12.dw0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_0_12_DW0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_1_12.dw1    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_1_12_DW1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_2_12.dw2    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_2_12_DW2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_3_12.dw3    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_3_12_DW3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_4_12.dw4    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_4_12_DW4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_5_12.dw5    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_5_12_DW5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_6_12.dw6    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_6_12_DW6_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_7_12.dw7    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_7_12_DW7_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_8_12.dw8    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_8_12_DW8_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12       */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_9_12.dw9    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_9_12_DW9_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12      */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_10_12.dw10  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_10_12_DW10_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12      */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp::cfg_itr_raw_tlp_11_12.dw11  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CFG_ITR_RAW_TLP_11_12_DW11_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_raw_tlp_cmd                         */
/* Register template: elb_pxb_csr::cfg_itr_raw_tlp_cmd                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1799 */
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp_cmd.cmd_go                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_MSB 7
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_LSB 7
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_CMD_GO_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp_cmd.port_id                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_MSB 6
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_LSB 4
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_WIDTH 3
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_FIELD_MASK 0x00000070
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_GET(x) \
   (((x) & 0x00000070) >> 4)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_SET(x) \
   (((x) << 4) & 0x00000070)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_PORT_ID_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: elb_pxb_csr::cfg_itr_raw_tlp_cmd.dw_cnt                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_MSB 3
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_WIDTH 4
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_FIELD_MASK 0x0000000f
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_GET(x) ((x) & 0x0000000f)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_SET(x) ((x) & 0x0000000f)
#define ELB_PXB_CSR_CFG_ITR_RAW_TLP_CMD_DW_CNT_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: elb_pxb_csr::sta_itr_raw_tlp_data                   */
/* Wide Register template: elb_pxb_csr::sta_itr_raw_tlp_data               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_SIZE 0x8
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_0_8.resp0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_0_8_RESP0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_1_8.resp1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_1_8_RESP1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_2_8.resp2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_2_8_RESP2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_3_8.resp3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_3_8_RESP3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_4_8.resp4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_4_8_RESP4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_5_8.resp5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_5_8_RESP5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_6_8.resp6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_6_8_RESP6_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp_data::sta_itr_raw_tlp_data_7_8.resp7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_MSB 31
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_DATA_STA_ITR_RAW_TLP_DATA_7_8_RESP7_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_raw_tlp                             */
/* Register template: elb_pxb_csr::sta_itr_raw_tlp                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1820 */
/* Field member: elb_pxb_csr::sta_itr_raw_tlp.req_err                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_MSB 6
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_LSB 6
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_GET(x) (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_SET(x) (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_REQ_ERR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::sta_itr_raw_tlp.cpl_timeout_err              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_MSB 5
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_LSB 5
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_TIMEOUT_ERR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::sta_itr_raw_tlp.cpl_data_err                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_MSB 4
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_LSB 4
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_DATA_ERR_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::sta_itr_raw_tlp.cpl_stat                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_MSB 3
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_LSB 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_WIDTH 3
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_FIELD_MASK 0x0000000e
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_GET(x) (((x) & 0x0000000e) >> 1)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_SET(x) \
   (((x) << 1) & 0x0000000e)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_CPL_STAT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: elb_pxb_csr::sta_itr_raw_tlp.resp_rdy                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_MSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_LSB 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_RAW_TLP_RESP_RDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::sta_itr_tags_pending                   */
/* Wide Register template: elb_pxb_csr::sta_itr_tags_pending               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1829 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_SIZE 0x2
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
/* Register template: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1829 */
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_MSB 31
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_LSB 24
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_MSB 23
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_LSB 16
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_MSB 15
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_LSB 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_0_2.port0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_MSB 7
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_LSB 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_0_2_PORT0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
/* Register template: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1829 */
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port7 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_MSB 31
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_LSB 24
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_MSB 23
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_LSB 16
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_MSB 15
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_LSB 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sta_itr_tags_pending::sta_itr_tags_pending_1_2.port4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_MSB 7
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_LSB 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_TAGS_PENDING_STA_ITR_TAGS_PENDING_1_2_PORT4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxb_csr::sta_itr_portfifo_depth                 */
/* Wide Register template: elb_pxb_csr::sta_itr_portfifo_depth             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1841 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_SIZE 0x8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_BYTE_SIZE 0x20

/* Register type: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5 */
/* Register template: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1841 */
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5.port1_rd_3_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_MSB 31
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_LSB 28
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_WIDTH 4
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_FIELD_MASK 0xf0000000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_RD_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5.port1_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_MSB 27
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_LSB 18
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_FIELD_MASK 0x0ffc0000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_GET(x) \
   (((x) & 0x0ffc0000) >> 18)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_SET(x) \
   (((x) << 18) & 0x0ffc0000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT1_WR_MODIFY(r, x) \
   ((((x) << 18) & 0x0ffc0000) | ((r) & 0xf003ffff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5.port0_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_MSB 17
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_LSB 10
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_FIELD_MASK 0x0003fc00
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_GET(x) \
   (((x) & 0x0003fc00) >> 10)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_RD_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_0_5.port0_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_MSB 9
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_LSB 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_GET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_SET(x) \
   ((x) & 0x000003ff)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_0_5_PORT0_WR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5 */
/* Register template: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1841 */
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5.port3_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_MSB 31
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_LSB 22
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_FIELD_MASK 0xffc00000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_SET(x) \
   (((x) << 22) & 0xffc00000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT3_WR_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5.port2_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_MSB 21
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_LSB 14
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_FIELD_MASK 0x003fc000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_GET(x) \
   (((x) & 0x003fc000) >> 14)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_SET(x) \
   (((x) << 14) & 0x003fc000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_RD_MODIFY(r, x) \
   ((((x) << 14) & 0x003fc000) | ((r) & 0xffc03fff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5.port2_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_MSB 13
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_LSB 4
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_FIELD_MASK 0x00003ff0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_GET(x) \
   (((x) & 0x00003ff0) >> 4)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_SET(x) \
   (((x) << 4) & 0x00003ff0)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT2_WR_MODIFY(r, x) \
   ((((x) << 4) & 0x00003ff0) | ((r) & 0xffffc00f))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_1_5.port1_rd_7_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_MSB 3
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_LSB 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_WIDTH 4
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_FIELD_MASK 0x0000000f
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_GET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_SET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_1_5_PORT1_RD_7_4_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5 */
/* Register template: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1841 */
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5.port5_wr_5_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_MSB 31
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_LSB 26
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_WIDTH 6
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_FIELD_MASK 0xfc000000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT5_WR_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5.port4_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_MSB 25
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_LSB 18
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_FIELD_MASK 0x03fc0000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_GET(x) \
   (((x) & 0x03fc0000) >> 18)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_SET(x) \
   (((x) << 18) & 0x03fc0000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_RD_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000) | ((r) & 0xfc03ffff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5.port4_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_MSB 17
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_LSB 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_FIELD_MASK 0x0003ff00
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_GET(x) \
   (((x) & 0x0003ff00) >> 8)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_SET(x) \
   (((x) << 8) & 0x0003ff00)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT4_WR_MODIFY(r, x) \
   ((((x) << 8) & 0x0003ff00) | ((r) & 0xfffc00ff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_2_5.port3_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_MSB 7
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_LSB 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_2_5_PORT3_RD_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5 */
/* Register template: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1841 */
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5.port7_wr_1_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_MSB 31
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_LSB 30
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_WIDTH 2
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_FIELD_MASK 0xc0000000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT7_WR_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5.port6_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_MSB 29
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_LSB 22
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_FIELD_MASK 0x3fc00000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_GET(x) \
   (((x) & 0x3fc00000) >> 22)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_SET(x) \
   (((x) << 22) & 0x3fc00000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_RD_MODIFY(r, x) \
   ((((x) << 22) & 0x3fc00000) | ((r) & 0xc03fffff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5.port6_wr */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_MSB 21
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_LSB 12
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_WIDTH 10
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_FIELD_MASK 0x003ff000
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_GET(x) \
   (((x) & 0x003ff000) >> 12)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_SET(x) \
   (((x) << 12) & 0x003ff000)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT6_WR_MODIFY(r, x) \
   ((((x) << 12) & 0x003ff000) | ((r) & 0xffc00fff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5.port5_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_MSB 11
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_LSB 4
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_FIELD_MASK 0x00000ff0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_RD_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_3_5.port5_wr_9_6 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_MSB 3
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_LSB 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_WIDTH 4
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_FIELD_MASK 0x0000000f
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_GET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_SET(x) \
   ((x) & 0x0000000f)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_3_5_PORT5_WR_9_6_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_4_5 */
/* Register template: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_4_5 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1841 */
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_4_5.port7_rd */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_MSB 15
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_LSB 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_RD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sta_itr_portfifo_depth::sta_itr_portfifo_depth_4_5.port7_wr_9_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_MSB 7
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_LSB 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_PORTFIFO_DEPTH_STA_ITR_PORTFIFO_DEPTH_4_5_PORT7_WR_9_2_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sta_itr_atomic_seq_cnt                      */
/* Register template: elb_pxb_csr::sta_itr_atomic_seq_cnt                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1861 */
/* Field member: elb_pxb_csr::sta_itr_atomic_seq_cnt.err_mask              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_MSB 31
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_LSB 0
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_ATOMIC_SEQ_CNT_ERR_MASK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_cnxt_pending                        */
/* Register template: elb_pxb_csr::sta_itr_cnxt_pending                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1866 */
/* Field member: elb_pxb_csr::sta_itr_cnxt_pending.num                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_MSB 7
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_LSB 0
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_WIDTH 8
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_STA_ITR_CNXT_PENDING_NUM_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::cfg_itr_atomic_seq_cnt                      */
/* Register template: elb_pxb_csr::cfg_itr_atomic_seq_cnt                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1871 */
/* Field member: elb_pxb_csr::cfg_itr_atomic_seq_cnt.rst_mask              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_MSB 31
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_LSB 0
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_WIDTH 32
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_RESET 0x00000000
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_ITR_ATOMIC_SEQ_CNT_RST_MASK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_itr_axi_resp_order                      */
/* Register template: elb_pxb_csr::cfg_itr_axi_resp_order                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1876 */
/* Field member: elb_pxb_csr::cfg_itr_axi_resp_order.tx_inflight_limit     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_MSB 13
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_LSB 10
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_WIDTH 4
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_RESET 0x6
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_FIELD_MASK 0x00003c00
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_GET(x) \
   (((x) & 0x00003c00) >> 10)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_SET(x) \
   (((x) << 10) & 0x00003c00)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_TX_INFLIGHT_LIMIT_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00) | ((r) & 0xffffc3ff))
/* Field member: elb_pxb_csr::cfg_itr_axi_resp_order.rd_id_limit           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_MSB 9
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_LSB 2
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_WIDTH 8
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_RESET 0x80
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_FIELD_MASK 0x000003fc
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_SET(x) \
   (((x) << 2) & 0x000003fc)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_ID_LIMIT_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: elb_pxb_csr::cfg_itr_axi_resp_order.wr_strict             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_MSB 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_LSB 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_WR_STRICT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_itr_axi_resp_order.rd_strict             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_MSB 0
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_LSB 0
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_AXI_RESP_ORDER_RD_STRICT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_itr_axi_rdcombiner                      */
/* Register template: elb_pxb_csr::cfg_itr_axi_rdcombiner                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1884 */
/* Field member: elb_pxb_csr::cfg_itr_axi_rdcombiner.source_en             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_MSB 28
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_LSB 26
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_WIDTH 3
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_FIELD_MASK 0x1c000000
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_GET(x) \
   (((x) & 0x1c000000) >> 26)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_SET(x) \
   (((x) << 26) & 0x1c000000)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SOURCE_EN_MODIFY(r, x) \
   ((((x) << 26) & 0x1c000000) | ((r) & 0xe3ffffff))
/* Field member: elb_pxb_csr::cfg_itr_axi_rdcombiner.split_1k_en           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_MSB 25
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_LSB 18
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_WIDTH 8
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_RESET 0x00
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_FIELD_MASK 0x03fc0000
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_GET(x) \
   (((x) & 0x03fc0000) >> 18)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_SET(x) \
   (((x) << 18) & 0x03fc0000)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_SPLIT_1K_EN_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000) | ((r) & 0xfc03ffff))
/* Field member: elb_pxb_csr::cfg_itr_axi_rdcombiner.enable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_MSB 17
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_LSB 10
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_WIDTH 8
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_RESET 0x00
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_FIELD_MASK 0x0003fc00
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_GET(x) \
   (((x) & 0x0003fc00) >> 10)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: elb_pxb_csr::cfg_itr_axi_rdcombiner.timer                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_MSB 9
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_LSB 0
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_WIDTH 10
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_RESET 0x0ff
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_FIELD_MASK 0x000003ff
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_GET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_SET(x) ((x) & 0x000003ff)
#define ELB_PXB_CSR_CFG_ITR_AXI_RDCOMBINER_TIMER_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: elb_pxb_csr::cnt_itr_rdcombine_1k                        */
/* Register template: elb_pxb_csr::cnt_itr_rdcombine_1k                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1892 */
/* Field member: elb_pxb_csr::cnt_itr_rdcombine_1k.num                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_RESET 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_1K_NUM_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_rdcombine_768                       */
/* Register template: elb_pxb_csr::cnt_itr_rdcombine_768                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1896 */
/* Field member: elb_pxb_csr::cnt_itr_rdcombine_768.num                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_RESET 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_768_NUM_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_rdcombine_512                       */
/* Register template: elb_pxb_csr::cnt_itr_rdcombine_512                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1900 */
/* Field member: elb_pxb_csr::cnt_itr_rdcombine_512.num                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_RESET 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_512_NUM_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_rdcombine_tmout                     */
/* Register template: elb_pxb_csr::cnt_itr_rdcombine_tmout                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1904 */
/* Field member: elb_pxb_csr::cnt_itr_rdcombine_tmout.num                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 154 */
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_RESET 0x00000000
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDCOMBINE_TMOUT_NUM_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_axi_rdcombine                       */
/* Register template: elb_pxb_csr::sta_itr_axi_rdcombine                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1908 */
/* Field member: elb_pxb_csr::sta_itr_axi_rdcombine.in_progress_cnt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_MSB 6
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_WIDTH 7
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_FIELD_MASK 0x0000007f
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_GET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_SET(x) \
   ((x) & 0x0000007f)
#define ELB_PXB_CSR_STA_ITR_AXI_RDCOMBINE_IN_PROGRESS_CNT_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: elb_pxb_csr::sat_tgt_ind_reason                     */
/* Wide Register template: elb_pxb_csr::sat_tgt_ind_reason                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1913 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SIZE 0x4
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4  */
/* Register template: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1913 */
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.atomic */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_MSB 31
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_LSB 24
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_ATOMIC_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.msg */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_MSB 23
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_LSB 16
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_MSG_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.prt_force */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_MSB 15
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_LSB 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PRT_FORCE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_0_4.pmr_force */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_MSB 7
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_LSB 0
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_0_4_PMR_FORCE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4  */
/* Register template: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1913 */
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.db_pmv */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_MSB 31
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_LSB 24
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_DB_PMV_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.pmv */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_MSB 23
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_LSB 16
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_PMV_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.unsupp */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_MSB 15
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_LSB 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_UNSUPP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_1_4.poisoned */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_MSB 7
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_LSB 0
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_1_4_POISONED_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4  */
/* Register template: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1913 */
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.prt_oor */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_MSB 31
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_LSB 24
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PRT_OOR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.pmr_prt_miss */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_MSB 23
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_LSB 16
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMR_PRT_MISS_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.rc_vfid_miss */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_MSB 15
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_LSB 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_RC_VFID_MISS_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_2_4.pmt_miss */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_MSB 7
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_LSB 0
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_2_4_PMT_MISS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4  */
/* Register template: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1913 */
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4.vfid_oor */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_MSB 15
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_LSB 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_VFID_OOR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_tgt_ind_reason::sat_tgt_ind_reason_3_4.bdf_wcard_oor */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_MSB 7
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_LSB 0
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_IND_REASON_SAT_TGT_IND_REASON_3_4_BDF_WCARD_OOR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_itr_req_err                             */
/* Register template: elb_pxb_csr::sat_itr_req_err                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1931 */
/* Field member: elb_pxb_csr::sat_itr_req_err.bus_master_dis               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_MSB 31
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_LSB 24
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_BUS_MASTER_DIS_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_itr_req_err.pcihdrt_miss                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_MSB 23
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_LSB 16
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_PCIHDRT_MISS_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_itr_req_err.unsupp_rd                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_MSB 15
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_LSB 8
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_RD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_itr_req_err.unsupp_wr                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_MSB 7
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_LSB 0
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_REQ_ERR_UNSUPP_WR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_itr_xfer_unexpected                     */
/* Register template: elb_pxb_csr::sat_itr_xfer_unexpected                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1939 */
/* Field member: elb_pxb_csr::sat_itr_xfer_unexpected.rd_narrow            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_MSB 31
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_LSB 24
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD_NARROW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_itr_xfer_unexpected.wr_narrow            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_MSB 23
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_LSB 16
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR_NARROW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_itr_xfer_unexpected.rd256x               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_MSB 15
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_LSB 8
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_RD256X_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_itr_xfer_unexpected.wr256x               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_MSB 7
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_LSB 0
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_XFER_UNEXPECTED_WR256X_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_itr_cpl_err                             */
/* Register template: elb_pxb_csr::sat_itr_cpl_err                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1947 */
/* Field member: elb_pxb_csr::sat_itr_cpl_err.unexpected                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_MSB 31
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_LSB 24
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_FIELD_MASK 0xff000000
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_UNEXPECTED_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxb_csr::sat_itr_cpl_err.cpl_stat                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_MSB 23
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_LSB 16
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_CPL_STAT_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_itr_cpl_err.rxbuf_ecc                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_MSB 15
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_LSB 8
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_RXBUF_ECC_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_itr_cpl_err.ecrc                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_MSB 7
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_LSB 0
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_CPL_ERR_ECRC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_itr_rsp_err                             */
/* Register template: elb_pxb_csr::sat_itr_rsp_err                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1956 */
/* Field member: elb_pxb_csr::sat_itr_rsp_err.cpl_timeout                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_MSB 15
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_LSB 8
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_CPL_TIMEOUT_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_itr_rsp_err.axi                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_MSB 7
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_LSB 0
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_WIDTH 8
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_RESET 0x00
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_GET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_SET(x) ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_ITR_RSP_ERR_AXI_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::sat_itr_req_portgate                        */
/* Register template: elb_pxb_csr::sat_itr_req_portgate                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1962 */
/* Field member: elb_pxb_csr::sat_itr_req_portgate.closed                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_MSB 15
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_LSB 0
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_WIDTH 16
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_RESET 0x0000
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_GET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_SET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_SAT_ITR_REQ_PORTGATE_CLOSED_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxb_csr::sat_tgt_rsp_err                             */
/* Register template: elb_pxb_csr::sat_tgt_rsp_err                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1967 */
/* Field member: elb_pxb_csr::sat_tgt_rsp_err.bresp_err                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_MSB 23
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_LSB 16
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_RESET 0x00
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_FIELD_MASK 0x00ff0000
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_BRESP_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: elb_pxb_csr::sat_tgt_rsp_err.rresp_err                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_MSB 15
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_LSB 8
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_RESET 0x00
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_FIELD_MASK 0x0000ff00
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_RRESP_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: elb_pxb_csr::sat_tgt_rsp_err.ind_cnxt_mismatch            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_MSB 7
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_LSB 0
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_WIDTH 8
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_RESET 0x00
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_FIELD_MASK 0x000000ff
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXB_CSR_SAT_TGT_RSP_ERR_IND_CNXT_MISMATCH_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxb_csr::cfg_tgt_axi_attr                            */
/* Register template: elb_pxb_csr::cfg_tgt_axi_attr                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1974 */
/* Field member: elb_pxb_csr::cfg_tgt_axi_attr.lock                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_MSB 15
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_LSB 15
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_GET(x) (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_SET(x) (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::cfg_tgt_axi_attr.qos                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_MSB 14
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_LSB 11
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_RESET 0x0
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_FIELD_MASK 0x00007800
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_GET(x) (((x) & 0x00007800) >> 11)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_SET(x) (((x) << 11) & 0x00007800)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: elb_pxb_csr::cfg_tgt_axi_attr.prot                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_MSB 10
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_LSB 8
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_WIDTH 3
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_RESET 0x2
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_FIELD_MASK 0x00000700
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_GET(x) (((x) & 0x00000700) >> 8)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_SET(x) (((x) << 8) & 0x00000700)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: elb_pxb_csr::cfg_tgt_axi_attr.awcache                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_MSB 7
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_LSB 4
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_RESET 0xf
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_FIELD_MASK 0x000000f0
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_GET(x) (((x) & 0x000000f0) >> 4)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_pxb_csr::cfg_tgt_axi_attr.arcache                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_MSB 3
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_LSB 0
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_WIDTH 4
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_RESET 0xf
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_FIELD_MASK 0x0000000f
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_GET(x) ((x) & 0x0000000f)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_SET(x) ((x) & 0x0000000f)
#define ELB_PXB_CSR_CFG_TGT_AXI_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_pxb_csr::cfg_debug_port                              */
/* Register template: elb_pxb_csr::cfg_debug_port                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2001 */
/* Field member: elb_pxb_csr::cfg_debug_port.tgt_req_rd_port_sel           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_MSB 12
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_LSB 10
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_WIDTH 3
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_RESET 0x0
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_FIELD_MASK 0x00001c00
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_GET(x) \
   (((x) & 0x00001c00) >> 10)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_SET(x) \
   (((x) << 10) & 0x00001c00)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_TGT_REQ_RD_PORT_SEL_MODIFY(r, x) \
   ((((x) << 10) & 0x00001c00) | ((r) & 0xffffe3ff))
/* Field member: elb_pxb_csr::cfg_debug_port.itr_cr_rd_port_sel            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_MSB 9
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_LSB 7
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_WIDTH 3
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_RESET 0x0
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_FIELD_MASK 0x00000380
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_GET(x) \
   (((x) & 0x00000380) >> 7)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_SET(x) \
   (((x) << 7) & 0x00000380)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ITR_CR_RD_PORT_SEL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000380) | ((r) & 0xfffffc7f))
/* Field member: elb_pxb_csr::cfg_debug_port.ext_trig_en                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_MSB 6
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_LSB 6
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_RESET 0x0
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_EXT_TRIG_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::cfg_debug_port.enable                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_MSB 5
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_LSB 5
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::cfg_debug_port.select                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_MSB 4
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_LSB 0
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 5
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x00
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x0000001f
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_GET(x) ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_SET(x) ((x) & 0x0000001f)
#define ELB_PXB_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: elb_pxb_csr::cfg_diag_spare0                             */
/* Register template: elb_pxb_csr::cfg_diag_spare0                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2011 */
/* Field member: elb_pxb_csr::cfg_diag_spare0.data                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_MSB 31
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_LSB 0
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_DIAG_SPARE0_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_diag_spare0                             */
/* Register template: elb_pxb_csr::sta_diag_spare0                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2017 */
/* Field member: elb_pxb_csr::sta_diag_spare0.data                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_MSB 31
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_LSB 0
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_WIDTH 32
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_DIAG_SPARE0_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_diag_spare1                             */
/* Register template: elb_pxb_csr::cfg_diag_spare1                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2021 */
/* Field member: elb_pxb_csr::cfg_diag_spare1.data                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_MSB 31
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_LSB 0
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_DIAG_SPARE1_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_diag_spare1                             */
/* Register template: elb_pxb_csr::sta_diag_spare1                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2027 */
/* Field member: elb_pxb_csr::sta_diag_spare1.data                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_MSB 31
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_LSB 0
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_WIDTH 32
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_DIAG_SPARE1_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tgt_filter_axi_id_remap                 */
/* Register template: elb_pxb_csr::cfg_tgt_filter_axi_id_remap             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2031 */
/* Field member: elb_pxb_csr::cfg_tgt_filter_axi_id_remap.enable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_MSB 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_LSB 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::cfg_tgt_filter_axi_id_remap.stall_on_same_id */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_MSB 0
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_LSB 0
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_WIDTH 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_RESET 0x1
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_TGT_FILTER_AXI_ID_REMAP_STALL_ON_SAME_ID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::cfg_itr_rdlat_measure                  */
/* Wide Register template: elb_pxb_csr::cfg_itr_rdlat_measure              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2039 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_SIZE 0x2
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
/* Register template: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2039 */
/* Field member: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2.thres1 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_MSB 31
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_LSB 16
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_WIDTH 16
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_RESET 0x0258
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_FIELD_MASK 0xffff0000
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_0_2.thres2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_MSB 15
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_WIDTH 16
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_RESET 0x03e8
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_0_2_THRES2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
/* Register template: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2039 */
/* Field member: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2.all_ports */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_MSB 19
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_LSB 19
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_RESET 0x1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_ALL_PORTS_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2.portid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_MSB 18
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_LSB 16
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_WIDTH 3
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_FIELD_MASK 0x00070000
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_GET(x) \
   (((x) & 0x00070000) >> 16)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_SET(x) \
   (((x) << 16) & 0x00070000)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_PORTID_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000) | ((r) & 0xfff8ffff))
/* Field member: elb_pxb_csr::cfg_itr_rdlat_measure::cfg_itr_rdlat_measure_1_2.thres0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_MSB 15
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_LSB 0
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_WIDTH 16
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_RESET 0x0190
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_ITR_RDLAT_MEASURE_CFG_ITR_RDLAT_MEASURE_1_2_THRES0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxb_csr::sat_itr_rdlat0                              */
/* Register template: elb_pxb_csr::sat_itr_rdlat0                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2049 */
/* Field member: elb_pxb_csr::sat_itr_rdlat0.num_samples                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_MSB 31
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_LSB 0
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_WIDTH 32
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_RESET 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT0_NUM_SAMPLES_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_pxb_csr::cnt_itr_rdlat_accum0                   */
/* Wide Register template: elb_pxb_csr::cnt_itr_rdlat_accum0               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2054 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2054 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_0_2.bucket_total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_0_2_BUCKET_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2054 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum0::cnt_itr_rdlat_accum0_1_2.bucket_total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_MSB 17
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM0_CNT_ITR_RDLAT_ACCUM0_1_2_BUCKET_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_pxb_csr::sat_itr_rdlat1                              */
/* Register template: elb_pxb_csr::sat_itr_rdlat1                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2060 */
/* Field member: elb_pxb_csr::sat_itr_rdlat1.num_samples                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_MSB 31
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_LSB 0
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_WIDTH 32
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_RESET 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT1_NUM_SAMPLES_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_pxb_csr::cnt_itr_rdlat_accum1                   */
/* Wide Register template: elb_pxb_csr::cnt_itr_rdlat_accum1               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2065 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2065 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_0_2.bucket_total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_0_2_BUCKET_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2065 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum1::cnt_itr_rdlat_accum1_1_2.bucket_total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_MSB 17
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM1_CNT_ITR_RDLAT_ACCUM1_1_2_BUCKET_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_pxb_csr::sat_itr_rdlat2                              */
/* Register template: elb_pxb_csr::sat_itr_rdlat2                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2071 */
/* Field member: elb_pxb_csr::sat_itr_rdlat2.num_samples                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_MSB 31
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_LSB 0
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_WIDTH 32
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_RESET 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT2_NUM_SAMPLES_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_pxb_csr::cnt_itr_rdlat_accum2                   */
/* Wide Register template: elb_pxb_csr::cnt_itr_rdlat_accum2               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2076 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2076 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_0_2.bucket_total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_0_2_BUCKET_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2076 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum2::cnt_itr_rdlat_accum2_1_2.bucket_total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_MSB 17
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM2_CNT_ITR_RDLAT_ACCUM2_1_2_BUCKET_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_pxb_csr::sat_itr_rdlat3                              */
/* Register template: elb_pxb_csr::sat_itr_rdlat3                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2082 */
/* Field member: elb_pxb_csr::sat_itr_rdlat3.num_samples                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_MSB 31
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_LSB 0
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_WIDTH 32
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_RESET 0x00000000
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_RDLAT3_NUM_SAMPLES_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_pxb_csr::cnt_itr_rdlat_accum3                   */
/* Wide Register template: elb_pxb_csr::cnt_itr_rdlat_accum3               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2087 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2087 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_0_2.bucket_total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_0_2_BUCKET_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2087 */
/* Field member: elb_pxb_csr::cnt_itr_rdlat_accum3::cnt_itr_rdlat_accum3_1_2.bucket_total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_MSB 17
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_RDLAT_ACCUM3_CNT_ITR_RDLAT_ACCUM3_1_2_BUCKET_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_pxb_csr::sat_itr_wrlat                               */
/* Register template: elb_pxb_csr::sat_itr_wrlat                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2093 */
/* Field member: elb_pxb_csr::sat_itr_wrlat.num_samples                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 182 */
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_MSB 31
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_LSB 0
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_WIDTH 32
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_READ_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_WRITE_ACCESS 1
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_RESET 0x00000000
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_SAT_ITR_WRLAT_NUM_SAMPLES_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_wrlat_range                         */
/* Register template: elb_pxb_csr::sta_itr_wrlat_range                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2098 */
/* Field member: elb_pxb_csr::sta_itr_wrlat_range.max_value                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_MSB 31
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_LSB 16
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_WIDTH 16
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_FIELD_MASK 0xffff0000
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MAX_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_pxb_csr::sta_itr_wrlat_range.min_value                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_MSB 15
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_LSB 0
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_WIDTH 16
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_GET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_SET(x) ((x) & 0x0000ffff)
#define ELB_PXB_CSR_STA_ITR_WRLAT_RANGE_MIN_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_pxb_csr::cnt_itr_wrlat_accum                    */
/* Wide Register template: elb_pxb_csr::cnt_itr_wrlat_accum                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2105 */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_SIZE 0x2
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_0_2 */
/* Register template: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_0_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2105 */
/* Field member: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_0_2.bucket_total_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_MSB 31
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_LSB 0
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_WIDTH 32
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_0_2_BUCKET_TOTAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_1_2 */
/* Register template: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_1_2 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2105 */
/* Field member: elb_pxb_csr::cnt_itr_wrlat_accum::cnt_itr_wrlat_accum_1_2.bucket_total_49_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 168 */
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_MSB 17
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_LSB 0
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_WIDTH 18
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_READ_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_FIELD_MASK 0x0003ffff
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXB_CSR_CNT_ITR_WRLAT_ACCUM_CNT_ITR_WRLAT_ACCUM_1_2_BUCKET_TOTAL_49_32_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: elb_pxb_csr::sta_itr_axi_err_addr_rd                */
/* Wide Register template: elb_pxb_csr::sta_itr_axi_err_addr_rd            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2112 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_SIZE 0x4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_0_3 */
/* Register template: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_0_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2112 */
/* Field member: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_0_3.addr_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_MSB 31
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_0_3_ADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_1_3 */
/* Register template: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_1_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2112 */
/* Field member: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_1_3.addr_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_MSB 31
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_1_3_ADDR_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_2_3 */
/* Register template: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_2_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2112 */
/* Field member: elb_pxb_csr::sta_itr_axi_err_addr_rd::sta_itr_axi_err_addr_rd_2_3.valid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_MSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_RD_STA_ITR_AXI_ERR_ADDR_RD_2_3_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_itr_axi_err_addr_rd                     */
/* Register template: elb_pxb_csr::cfg_itr_axi_err_addr_rd                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2118 */
/* Field member: elb_pxb_csr::cfg_itr_axi_err_addr_rd.read_en              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_MSB 0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_LSB 0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_RD_READ_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::sta_itr_axi_err_addr_wr                */
/* Wide Register template: elb_pxb_csr::sta_itr_axi_err_addr_wr            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2124 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_SIZE 0x4
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_0_3 */
/* Register template: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_0_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2124 */
/* Field member: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_0_3.addr_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_MSB 31
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_0_3_ADDR_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_1_3 */
/* Register template: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_1_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2124 */
/* Field member: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_1_3.addr_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_MSB 31
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_WIDTH 32
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_1_3_ADDR_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_2_3 */
/* Register template: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_2_3 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2124 */
/* Field member: elb_pxb_csr::sta_itr_axi_err_addr_wr::sta_itr_axi_err_addr_wr_2_3.valid */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_MSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_LSB 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_WIDTH 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_READ_ACCESS 1
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_STA_ITR_AXI_ERR_ADDR_WR_STA_ITR_AXI_ERR_ADDR_WR_2_3_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_itr_axi_err_addr_wr                     */
/* Register template: elb_pxb_csr::cfg_itr_axi_err_addr_wr                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2130 */
/* Field member: elb_pxb_csr::cfg_itr_axi_err_addr_wr.read_en              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_MSB 0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_LSB 0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_WIDTH 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_RESET 0x0
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_ITR_AXI_ERR_ADDR_WR_READ_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_pxb_csr::cfg_sram_bist                          */
/* Wide Register template: elb_pxb_csr::cfg_sram_bist                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2136 */
#define ELB_PXB_CSR_CFG_SRAM_BIST_SIZE 0x2
#define ELB_PXB_CSR_CFG_SRAM_BIST_BYTE_SIZE 0x8

/* Register type: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2            */
/* Register template: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2136 */
/* Field member: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_0_2.run_31_0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_MSB 31
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_LSB 0
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_WIDTH 32
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_RESET 0x00000000
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_0_2_RUN_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2            */
/* Register template: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2136 */
/* Field member: elb_pxb_csr::cfg_sram_bist::cfg_sram_bist_1_2.run_47_32   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_MSB 15
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_LSB 0
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_WIDTH 16
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_RESET 0x0000
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_CFG_SRAM_BIST_CFG_SRAM_BIST_1_2_RUN_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: elb_pxb_csr::sta_sram_bist                          */
/* Wide Register template: elb_pxb_csr::sta_sram_bist                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2142 */
#define ELB_PXB_CSR_STA_SRAM_BIST_SIZE 0x4
#define ELB_PXB_CSR_STA_SRAM_BIST_BYTE_SIZE 0x10

/* Register type: elb_pxb_csr::sta_sram_bist::sta_sram_bist_0_3            */
/* Register template: elb_pxb_csr::sta_sram_bist::sta_sram_bist_0_3        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2142 */
/* Field member: elb_pxb_csr::sta_sram_bist::sta_sram_bist_0_3.done_pass_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_MSB 31
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_LSB 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_WIDTH 32
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_0_3_DONE_PASS_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::sta_sram_bist::sta_sram_bist_1_3            */
/* Register template: elb_pxb_csr::sta_sram_bist::sta_sram_bist_1_3        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2142 */
/* Field member: elb_pxb_csr::sta_sram_bist::sta_sram_bist_1_3.done_fail_15_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_MSB 31
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_LSB 16
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_WIDTH 16
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_FIELD_MASK 0xffff0000
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_FAIL_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_pxb_csr::sta_sram_bist::sta_sram_bist_1_3.done_pass_47_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_MSB 15
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_LSB 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_WIDTH 16
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_FIELD_MASK 0x0000ffff
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_1_3_DONE_PASS_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxb_csr::sta_sram_bist::sta_sram_bist_2_3            */
/* Register template: elb_pxb_csr::sta_sram_bist::sta_sram_bist_2_3        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2142 */
/* Field member: elb_pxb_csr::sta_sram_bist::sta_sram_bist_2_3.done_fail_47_16 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_MSB 31
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_LSB 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_WIDTH 32
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_READ_ACCESS 1
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXB_CSR_STA_SRAM_BIST_STA_SRAM_BIST_2_3_DONE_FAIL_47_16_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_tcam_bist                               */
/* Register template: elb_pxb_csr::cfg_tcam_bist                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2149 */
/* Field member: elb_pxb_csr::cfg_tcam_bist.run                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_MSB 1
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_LSB 0
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_WIDTH 2
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_RESET 0x0
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_GET(x) ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_SET(x) ((x) & 0x00000003)
#define ELB_PXB_CSR_CFG_TCAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::sta_tcam_bist                               */
/* Register template: elb_pxb_csr::sta_tcam_bist                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2155 */
/* Field member: elb_pxb_csr::sta_tcam_bist.done_fail                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_MSB 3
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_LSB 2
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_WIDTH 2
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_FIELD_MASK 0x0000000c
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_GET(x) (((x) & 0x0000000c) >> 2)
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_SET(x) (((x) << 2) & 0x0000000c)
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: elb_pxb_csr::sta_tcam_bist.done_pass                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_MSB 1
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_LSB 0
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_WIDTH 2
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_READ_ACCESS 1
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_FIELD_MASK 0x00000003
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_GET(x) ((x) & 0x00000003)
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_SET(x) ((x) & 0x00000003)
#define ELB_PXB_CSR_STA_TCAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxb_csr::cfg_clk                                     */
/* Register template: elb_pxb_csr::cfg_clk                                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2163 */
/* Field member: elb_pxb_csr::cfg_clk.dis                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_CLK_DIS_MSB 0
#define ELB_PXB_CSR_CFG_CLK_DIS_LSB 0
#define ELB_PXB_CSR_CFG_CLK_DIS_WIDTH 1
#define ELB_PXB_CSR_CFG_CLK_DIS_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_CLK_DIS_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_CLK_DIS_RESET 0x0
#define ELB_PXB_CSR_CFG_CLK_DIS_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CFG_CLK_DIS_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_CLK_DIS_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CFG_CLK_DIS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::csr_intr                                    */
/* Register template: elb_pxb_csr::csr_intr                                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 116 */
/* Field member: elb_pxb_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::csr_intr.dowstream                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxb_csr::int_groups                                     */
/* Group template: elb_pxb_csr::intgrp_status                              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 100 */
#define ELB_PXB_CSR_INT_GROUPS_SIZE 0x4
#define ELB_PXB_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_pxb_csr::intgrp_status.intreg                      */
/* Register type referenced: elb_pxb_csr::int_groups::intreg               */
/* Register template referenced: elb_pxb_csr::intreg_status                */
#define ELB_PXB_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffffe0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_pxb_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: elb_pxb_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x0000001f
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0000001f
/* Register member: elb_pxb_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: elb_pxb_csr::int_groups::int_rw_reg           */
/* Register template referenced: elb_pxb_csr::intreg_status                */
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffffe0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_pxb_csr::int_groups::intreg                          */
/* Register template: elb_pxb_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 50 */
/* Field member: elb_pxb_csr::intreg_status.int_pxe_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_PXE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_status.int_invf_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_status.int_itr_ecc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_ITR_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_status.int_tgt_ecc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_GROUPS_INTREG_INT_TGT_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_groups::int_enable_rw_reg               */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.int_pxe_enable                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_MSB 4
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_LSB 4
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PXE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_enable.int_invf_enable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_MSB 3
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_LSB 3
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_enable.int_err_enable                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MSB 2
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_LSB 2
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_enable.int_itr_ecc_enable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_MSB 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_LSB 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ITR_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_enable.int_tgt_ecc_enable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TGT_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_groups::int_rw_reg                      */
/* Register template: elb_pxb_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 50 */
/* Field member: elb_pxb_csr::intreg_status.int_pxe_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_PXE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_status.int_invf_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_status.int_itr_ecc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_ITR_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_status.int_tgt_ecc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_GROUPS_INT_RW_REG_INT_TGT_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxb_csr::int_itr_ecc                                    */
/* Group template: elb_pxb_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 79 */
#define ELB_PXB_CSR_INT_ITR_ECC_SIZE 0x4
#define ELB_PXB_CSR_INT_ITR_ECC_BYTE_SIZE 0x10
/* Register member: elb_pxb_csr::intgrp.intreg                             */
/* Register type referenced: elb_pxb_csr::int_itr_ecc::intreg              */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_OFFSET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRITE_MASK 0x00ffffff
/* Register member: elb_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: elb_pxb_csr::int_itr_ecc::int_test_set        */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_OFFSET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRITE_MASK 0x00ffffff
/* Register member: elb_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: elb_pxb_csr::int_itr_ecc::int_enable_set      */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_OFFSET 0x2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RESET_VALUE 0x00ffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRITE_MASK 0x00ffffff
/* Register member: elb_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: elb_pxb_csr::int_itr_ecc::int_enable_clear    */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00ffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x00ffffff

/* Register type: elb_pxb_csr::int_itr_ecc::intreg                         */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.cplbfr_correctable_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_MSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_LSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg.cplbfr_uncorrectable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_MSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_LSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_CPLBFR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg.wrptr_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_MSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_LSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg.wrptr_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_MSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_LSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRPTR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg.nocrdfifo_mem_correctable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_MSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_LSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg.nocrdfifo_mem_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_MSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_LSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg.wid_map_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_MSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_LSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg.wid_map_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_MSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_LSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WID_MAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg.wrbfr_3_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_MSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_LSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg.wrbfr_3_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg.wrbfr_2_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_MSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_LSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg.wrbfr_2_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg.wrbfr_1_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_MSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_LSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg.wrbfr_1_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg.wrbfr_0_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_MSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_LSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg.wrbfr_0_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg.rdhdr_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_MSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_LSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg.rdhdr_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_MSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_LSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_RDHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg.wrhdr_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_MSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_LSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg.wrhdr_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_WRHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg.portmap_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg.portmap_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PORTMAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg.pcihdrt_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg.pcihdrt_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INTREG_PCIHDRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_itr_ecc::int_test_set                   */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.cplbfr_correctable_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_MSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_LSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg.cplbfr_uncorrectable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_MSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_LSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_CPLBFR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg.wrptr_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_MSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_LSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg.wrptr_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_MSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_LSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRPTR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg.nocrdfifo_mem_correctable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_MSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_LSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg.nocrdfifo_mem_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_MSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_LSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_NOCRDFIFO_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg.wid_map_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_MSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_LSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg.wid_map_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_MSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_LSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WID_MAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg.wrbfr_3_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_MSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_LSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg.wrbfr_3_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg.wrbfr_2_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_MSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_LSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg.wrbfr_2_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg.wrbfr_1_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_MSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_LSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg.wrbfr_1_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg.wrbfr_0_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_MSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_LSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg.wrbfr_0_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg.rdhdr_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_MSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_LSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg.rdhdr_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_MSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_LSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_RDHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg.wrhdr_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_MSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_LSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg.wrhdr_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_WRHDR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg.portmap_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg.portmap_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PORTMAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg.pcihdrt_correctable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg.pcihdrt_uncorrectable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_TEST_SET_PCIHDRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_itr_ecc::int_enable_set                 */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.cplbfr_correctable_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_MSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_LSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg_enable.cplbfr_uncorrectable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_MSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_LSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_CPLBFR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg_enable.wrptr_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_MSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_LSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg_enable.wrptr_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_MSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_LSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRPTR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg_enable.nocrdfifo_mem_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_MSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_LSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg_enable.nocrdfifo_mem_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_MSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_LSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg_enable.wid_map_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_MSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_LSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg_enable.wid_map_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_MSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_LSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WID_MAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_3_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_MSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_LSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_3_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_MSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_LSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_2_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_MSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_LSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_2_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_MSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_LSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_1_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_MSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_LSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_1_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_MSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_LSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_0_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_MSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_LSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_0_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_MSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_LSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg_enable.rdhdr_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_MSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_LSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg_enable.rdhdr_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_MSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_LSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_RDHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg_enable.wrhdr_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_MSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_LSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg_enable.wrhdr_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_MSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_LSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_WRHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_enable.portmap_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_MSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_LSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_enable.portmap_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_MSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_LSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PORTMAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_enable.pcihdrt_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_MSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_LSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_enable.pcihdrt_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_SET_PCIHDRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_itr_ecc::int_enable_clear               */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.cplbfr_correctable_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_MSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_LSB 23
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg_enable.cplbfr_uncorrectable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_MSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_LSB 22
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_CPLBFR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg_enable.wrptr_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_MSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_LSB 21
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg_enable.wrptr_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_MSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_LSB 20
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRPTR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg_enable.nocrdfifo_mem_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_MSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_LSB 19
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg_enable.nocrdfifo_mem_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_MSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_LSB 18
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_NOCRDFIFO_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg_enable.wid_map_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_MSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_LSB 17
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg_enable.wid_map_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_MSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_LSB 16
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WID_MAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_3_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_MSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_LSB 15
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_3_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_MSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_LSB 14
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_2_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_MSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_LSB 13
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_2_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_MSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_LSB 12
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_1_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_MSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_LSB 11
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_1_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_MSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_LSB 10
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_0_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_MSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_LSB 9
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg_enable.wrbfr_0_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_MSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_LSB 8
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg_enable.rdhdr_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_MSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_LSB 7
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg_enable.rdhdr_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_MSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_LSB 6
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_RDHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg_enable.wrhdr_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_MSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_LSB 5
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg_enable.wrhdr_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_MSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_LSB 4
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_WRHDR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_enable.portmap_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_MSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_LSB 3
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_enable.portmap_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_MSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_LSB 2
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PORTMAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_enable.pcihdrt_correctable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_MSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_LSB 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_enable.pcihdrt_uncorrectable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ITR_ECC_INT_ENABLE_CLEAR_PCIHDRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxb_csr::int_tgt_ecc                                    */
/* Group template: elb_pxb_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 79 */
#define ELB_PXB_CSR_INT_TGT_ECC_SIZE 0x4
#define ELB_PXB_CSR_INT_TGT_ECC_BYTE_SIZE 0x10
/* Register member: elb_pxb_csr::intgrp.intreg                             */
/* Register type referenced: elb_pxb_csr::int_tgt_ecc::intreg              */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_OFFSET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_WRITE_MASK 0x0fffffff
/* Register member: elb_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: elb_pxb_csr::int_tgt_ecc::int_test_set        */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_OFFSET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_WRITE_MASK 0x0fffffff
/* Register member: elb_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: elb_pxb_csr::int_tgt_ecc::int_enable_set      */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_OFFSET 0x2
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RESET_VALUE 0x0fffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_WRITE_MASK 0x0fffffff
/* Register member: elb_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: elb_pxb_csr::int_tgt_ecc::int_enable_clear    */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x0fffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x0fffffff

/* Register type: elb_pxb_csr::int_tgt_ecc::intreg                         */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.prt_correctable_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_MSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_LSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x08000000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_pxb_csr::intreg.prt_uncorrectable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_MSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_LSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::intreg.pmr_correctable_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_MSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_LSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x02000000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_pxb_csr::intreg.pmr_uncorrectable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_MSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_LSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x01000000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_PMR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_pxb_csr::intreg.romask_correctable_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_MSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_LSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg.romask_uncorrectable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_MSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_LSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_ROMASK_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg.cplst_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_MSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_LSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg.cplst_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_MSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_LSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_CPLST_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg.rxinfo_correctable_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_MSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_LSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg.rxinfo_uncorrectable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_MSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_LSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXINFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_3_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_MSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_LSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_3_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_2_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_MSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_LSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_2_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_1_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_MSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_LSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_1_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_0_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_MSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_LSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_0_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg.aximst_4_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_MSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_LSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg.aximst_4_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_MSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_LSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_4_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg.aximst_3_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_MSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_LSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg.aximst_3_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_MSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_LSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg.aximst_2_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_MSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_LSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg.aximst_2_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg.aximst_1_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg.aximst_1_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg.aximst_0_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg.aximst_0_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INTREG_AXIMST_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_tgt_ecc::int_test_set                   */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.prt_correctable_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_MSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_LSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x08000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_pxb_csr::intreg.prt_uncorrectable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_MSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_LSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PRT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::intreg.pmr_correctable_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_MSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_LSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_FIELD_MASK 0x02000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_pxb_csr::intreg.pmr_uncorrectable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_MSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_LSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x01000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_PMR_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_pxb_csr::intreg.romask_correctable_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_MSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_LSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg.romask_uncorrectable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_MSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_LSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_ROMASK_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg.cplst_correctable_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_MSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_LSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg.cplst_uncorrectable_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_MSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_LSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_CPLST_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg.rxinfo_correctable_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_MSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_LSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg.rxinfo_uncorrectable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_MSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_LSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXINFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_3_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_MSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_LSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_3_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_LSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_2_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_MSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_LSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_2_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_LSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_1_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_MSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_LSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_1_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_LSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_0_correctable_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_MSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_LSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg.rxcrbfr_0_uncorrectable_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_LSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_RXCRBFR_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg.aximst_4_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_MSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_LSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg.aximst_4_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_MSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_LSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_4_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg.aximst_3_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_MSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_LSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg.aximst_3_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_MSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_LSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg.aximst_2_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_MSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_LSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg.aximst_2_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg.aximst_1_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg.aximst_1_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg.aximst_0_correctable_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg.aximst_0_uncorrectable_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_TEST_SET_AXIMST_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_tgt_ecc::int_enable_set                 */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.prt_correctable_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_MSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_LSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_FIELD_MASK 0x08000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_pxb_csr::intreg_enable.prt_uncorrectable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_MSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_LSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::intreg_enable.pmr_correctable_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_MSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_LSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_FIELD_MASK 0x02000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_pxb_csr::intreg_enable.pmr_uncorrectable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_MSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_LSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x01000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_PMR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_pxb_csr::intreg_enable.romask_correctable_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_MSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_LSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg_enable.romask_uncorrectable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_MSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_LSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_ROMASK_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg_enable.cplst_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_MSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_LSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg_enable.cplst_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_MSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_LSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_CPLST_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg_enable.rxinfo_correctable_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_MSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_LSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg_enable.rxinfo_uncorrectable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_MSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_LSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXINFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_3_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_MSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_LSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_3_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_MSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_LSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_2_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_MSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_LSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_2_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_MSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_LSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_1_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_MSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_LSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_1_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_MSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_LSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_0_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_MSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_LSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_0_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_MSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_LSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_RXCRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg_enable.aximst_4_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_MSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_LSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg_enable.aximst_4_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_MSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_LSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_4_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg_enable.aximst_3_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_MSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_LSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg_enable.aximst_3_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_MSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_LSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg_enable.aximst_2_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_MSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_LSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg_enable.aximst_2_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_MSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_LSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_enable.aximst_1_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_MSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_LSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_enable.aximst_1_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_MSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_LSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_enable.aximst_0_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_MSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_LSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_enable.aximst_0_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_SET_AXIMST_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_tgt_ecc::int_enable_clear               */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.prt_correctable_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_MSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_LSB 27
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_FIELD_MASK 0x08000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: elb_pxb_csr::intreg_enable.prt_uncorrectable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_MSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_LSB 26
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x04000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PRT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: elb_pxb_csr::intreg_enable.pmr_correctable_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_MSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_LSB 25
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_FIELD_MASK 0x02000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: elb_pxb_csr::intreg_enable.pmr_uncorrectable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_MSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_LSB 24
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x01000000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_PMR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: elb_pxb_csr::intreg_enable.romask_correctable_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_MSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_LSB 23
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_FIELD_MASK 0x00800000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: elb_pxb_csr::intreg_enable.romask_uncorrectable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_MSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_LSB 22
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_ROMASK_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg_enable.cplst_correctable_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_MSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_LSB 21
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg_enable.cplst_uncorrectable_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_MSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_LSB 20
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_CPLST_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg_enable.rxinfo_correctable_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_MSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_LSB 19
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg_enable.rxinfo_uncorrectable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_MSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_LSB 18
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXINFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_3_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_MSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_LSB 17
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_3_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_MSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_LSB 16
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_2_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_MSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_LSB 15
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_2_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_MSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_LSB 14
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_1_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_MSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_LSB 13
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_1_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_MSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_LSB 12
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_0_correctable_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_MSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_LSB 11
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg_enable.rxcrbfr_0_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_MSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_LSB 10
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_RXCRBFR_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg_enable.aximst_4_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_MSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_LSB 9
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg_enable.aximst_4_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_MSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_LSB 8
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_4_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg_enable.aximst_3_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_MSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_LSB 7
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg_enable.aximst_3_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_MSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_LSB 6
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg_enable.aximst_2_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_MSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_LSB 5
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg_enable.aximst_2_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_MSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_LSB 4
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_enable.aximst_1_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_MSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_LSB 3
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_enable.aximst_1_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_MSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_LSB 2
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_enable.aximst_0_correctable_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_MSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_LSB 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_enable.aximst_0_uncorrectable_enable  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_TGT_ECC_INT_ENABLE_CLEAR_AXIMST_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxb_csr::int_err                                        */
/* Group template: elb_pxb_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 79 */
#define ELB_PXB_CSR_INT_ERR_SIZE 0x4
#define ELB_PXB_CSR_INT_ERR_BYTE_SIZE 0x10
/* Register member: elb_pxb_csr::intgrp.intreg                             */
/* Register type referenced: elb_pxb_csr::int_err::intreg                  */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_ERR_INTREG_OFFSET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_ERR_INTREG_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INTREG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INTREG_WRITE_MASK 0x007fffff
/* Register member: elb_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: elb_pxb_csr::int_err::int_test_set            */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_OFFSET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_WRITE_MASK 0x007fffff
/* Register member: elb_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: elb_pxb_csr::int_err::int_enable_set          */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_OFFSET 0x2
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_RESET_VALUE 0x007fffff
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_WRITE_MASK 0x007fffff
/* Register member: elb_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: elb_pxb_csr::int_err::int_enable_clear        */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_VALUE 0x007fffff
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_MASK 0x007fffff

/* Register type: elb_pxb_csr::int_err::intreg                             */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.itr_crloop_err_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_MSB 22
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_LSB 22
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_CRLOOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg.tgt_rxfifo_overflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_MSB 21
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_LSB 21
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXFIFO_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg.tgt_rxcrbfr_overflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_MSB 20
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_LSB 20
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RXCRBFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg.tgt_ind_notify_axi_resperr_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MSB 19
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_LSB 19
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg.tgt_rmw_axi_resperr_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_MSB 18
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_LSB 18
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_RMW_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg.itr_atomic_resource_err_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MSB 17
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_LSB 17
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg.itr_atomic_seq_err_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MSB 16
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_LSB 16
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg.itr_bus_master_dis_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_MSB 15
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_LSB 15
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_BUS_MASTER_DIS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg.itr_req_msg_align_err_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MSB 14
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_LSB 14
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg.itr_req_axi_unsupp_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_MSB 13
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_LSB 13
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_AXI_UNSUPP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg.itr_req_bdfmiss_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_MSB 12
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_LSB 12
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ERR_INTREG_ITR_REQ_BDFMISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg.tgt_req_4k_err_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_MSB 11
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_LSB 11
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_REQ_4K_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg.tgt_axi_rsp_err_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_MSB 10
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_LSB 10
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg.tgt_axi_rsp_unexp_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_MSB 9
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_LSB 9
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_AXI_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg.tgt_ind_rsp_unexp_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_MSB 8
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_LSB 8
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ERR_INTREG_TGT_IND_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg.cpl_lowaddr_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_MSB 7
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_LSB 7
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LOWADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg.cpl_poison_interrupt                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_MSB 6
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_LSB 6
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_POISON_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg.cpl_len_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_MSB 5
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_LSB 5
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_LEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg.cpl_timeout_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg.cpl_unexp_interrupt                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg.cpl_stat_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_STAT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg.cpl_rxbuf_err_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_RXBUF_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg.cpl_ecrc_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INTREG_CPL_ECRC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_err::int_test_set                       */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.itr_crloop_err_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_MSB 22
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_LSB 22
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_CRLOOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg.tgt_rxfifo_overflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_MSB 21
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_LSB 21
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXFIFO_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg.tgt_rxcrbfr_overflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_MSB 20
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_LSB 20
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RXCRBFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg.tgt_ind_notify_axi_resperr_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MSB 19
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_LSB 19
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_NOTIFY_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg.tgt_rmw_axi_resperr_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_MSB 18
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_LSB 18
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_RMW_AXI_RESPERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg.itr_atomic_resource_err_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MSB 17
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_LSB 17
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_RESOURCE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg.itr_atomic_seq_err_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MSB 16
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_LSB 16
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_ATOMIC_SEQ_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg.itr_bus_master_dis_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_MSB 15
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_LSB 15
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_BUS_MASTER_DIS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg.itr_req_msg_align_err_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MSB 14
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_LSB 14
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_MSG_ALIGN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg.itr_req_axi_unsupp_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_MSB 13
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_LSB 13
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_AXI_UNSUPP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg.itr_req_bdfmiss_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_MSB 12
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_LSB 12
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_ITR_REQ_BDFMISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg.tgt_req_4k_err_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_MSB 11
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_LSB 11
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_REQ_4K_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg.tgt_axi_rsp_err_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_MSB 10
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_LSB 10
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg.tgt_axi_rsp_unexp_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_MSB 9
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_LSB 9
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_AXI_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg.tgt_ind_rsp_unexp_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_MSB 8
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_LSB 8
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_TGT_IND_RSP_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg.cpl_lowaddr_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_MSB 7
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_LSB 7
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LOWADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg.cpl_poison_interrupt                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_MSB 6
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_LSB 6
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_POISON_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg.cpl_len_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_MSB 5
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_LSB 5
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_LEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg.cpl_timeout_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_MSB 4
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_LSB 4
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_TIMEOUT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg.cpl_unexp_interrupt                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_MSB 3
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_LSB 3
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_UNEXP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg.cpl_stat_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_MSB 2
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_LSB 2
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_STAT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg.cpl_rxbuf_err_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_MSB 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_LSB 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_RXBUF_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg.cpl_ecrc_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INT_TEST_SET_CPL_ECRC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_err::int_enable_set                     */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.itr_crloop_err_enable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_MSB 22
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_LSB 22
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_CRLOOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_rxfifo_overflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_MSB 21
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_LSB 21
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXFIFO_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_rxcrbfr_overflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_MSB 20
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_LSB 20
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RXCRBFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_ind_notify_axi_resperr_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MSB 19
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_LSB 19
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_rmw_axi_resperr_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_MSB 18
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_LSB 18
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_RMW_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg_enable.itr_atomic_resource_err_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MSB 17
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_LSB 17
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg_enable.itr_atomic_seq_err_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_MSB 16
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_LSB 16
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_ATOMIC_SEQ_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg_enable.itr_bus_master_dis_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_MSB 15
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_LSB 15
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_BUS_MASTER_DIS_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg_enable.itr_req_msg_align_err_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MSB 14
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_LSB 14
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg_enable.itr_req_axi_unsupp_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_MSB 13
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_LSB 13
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_AXI_UNSUPP_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg_enable.itr_req_bdfmiss_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_MSB 12
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_LSB 12
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_ITR_REQ_BDFMISS_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_req_4k_err_enable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_MSB 11
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_LSB 11
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_REQ_4K_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_axi_rsp_err_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_MSB 10
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_LSB 10
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_axi_rsp_unexp_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_MSB 9
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_LSB 9
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_AXI_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_ind_rsp_unexp_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_MSB 8
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_LSB 8
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_TGT_IND_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg_enable.cpl_lowaddr_enable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_MSB 7
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_LSB 7
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LOWADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg_enable.cpl_poison_enable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_MSB 6
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_LSB 6
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_POISON_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg_enable.cpl_len_enable                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_MSB 5
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_LSB 5
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_LEN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg_enable.cpl_timeout_enable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_MSB 4
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_LSB 4
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_enable.cpl_unexp_enable               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_MSB 3
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_LSB 3
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_enable.cpl_stat_enable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_MSB 2
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_LSB 2
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_STAT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_enable.cpl_rxbuf_err_enable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_MSB 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_LSB 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_RXBUF_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_enable.cpl_ecrc_enable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_SET_CPL_ECRC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_err::int_enable_clear                   */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.itr_crloop_err_enable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_MSB 22
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_LSB 22
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_FIELD_MASK 0x00400000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_CRLOOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_rxfifo_overflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_MSB 21
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_LSB 21
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_FIELD_MASK 0x00200000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXFIFO_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_rxcrbfr_overflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_MSB 20
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_LSB 20
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_FIELD_MASK 0x00100000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RXCRBFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_ind_notify_axi_resperr_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MSB 19
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_LSB 19
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_FIELD_MASK 0x00080000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_NOTIFY_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_rmw_axi_resperr_enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_MSB 18
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_LSB 18
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_FIELD_MASK 0x00040000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_RMW_AXI_RESPERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxb_csr::intreg_enable.itr_atomic_resource_err_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MSB 17
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_LSB 17
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_FIELD_MASK 0x00020000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_RESOURCE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: elb_pxb_csr::intreg_enable.itr_atomic_seq_err_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_MSB 16
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_LSB 16
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_FIELD_MASK 0x00010000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_ATOMIC_SEQ_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: elb_pxb_csr::intreg_enable.itr_bus_master_dis_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_MSB 15
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_LSB 15
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_FIELD_MASK 0x00008000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_BUS_MASTER_DIS_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: elb_pxb_csr::intreg_enable.itr_req_msg_align_err_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MSB 14
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_LSB 14
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_FIELD_MASK 0x00004000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_MSG_ALIGN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_pxb_csr::intreg_enable.itr_req_axi_unsupp_enable      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_MSB 13
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_LSB 13
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_FIELD_MASK 0x00002000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_AXI_UNSUPP_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxb_csr::intreg_enable.itr_req_bdfmiss_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_MSB 12
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_LSB 12
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_FIELD_MASK 0x00001000
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_ITR_REQ_BDFMISS_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_req_4k_err_enable          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_MSB 11
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_LSB 11
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_FIELD_MASK 0x00000800
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_REQ_4K_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_axi_rsp_err_enable         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_MSB 10
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_LSB 10
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_FIELD_MASK 0x00000400
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_axi_rsp_unexp_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_MSB 9
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_LSB 9
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000200
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_AXI_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxb_csr::intreg_enable.tgt_ind_rsp_unexp_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_MSB 8
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_LSB 8
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_FIELD_MASK 0x00000100
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_TGT_IND_RSP_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxb_csr::intreg_enable.cpl_lowaddr_enable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_MSB 7
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_LSB 7
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_FIELD_MASK 0x00000080
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LOWADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_pxb_csr::intreg_enable.cpl_poison_enable              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_MSB 6
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_LSB 6
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_FIELD_MASK 0x00000040
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_POISON_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_pxb_csr::intreg_enable.cpl_len_enable                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_MSB 5
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_LSB 5
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_FIELD_MASK 0x00000020
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_LEN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_pxb_csr::intreg_enable.cpl_timeout_enable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_MSB 4
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_LSB 4
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxb_csr::intreg_enable.cpl_unexp_enable               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_MSB 3
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_LSB 3
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_UNEXP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxb_csr::intreg_enable.cpl_stat_enable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_MSB 2
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_LSB 2
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_STAT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxb_csr::intreg_enable.cpl_rxbuf_err_enable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_MSB 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_LSB 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_RXBUF_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxb_csr::intreg_enable.cpl_ecrc_enable                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_ERR_INT_ENABLE_CLEAR_CPL_ECRC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxb_csr::int_invf                                       */
/* Group template: elb_pxb_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 79 */
#define ELB_PXB_CSR_INT_INVF_SIZE 0x4
#define ELB_PXB_CSR_INT_INVF_BYTE_SIZE 0x10
/* Register member: elb_pxb_csr::intgrp.intreg                             */
/* Register type referenced: elb_pxb_csr::int_invf::intreg                 */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_INVF_INTREG_OFFSET 0x0
#define ELB_PXB_CSR_INT_INVF_INTREG_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_INT_INVF_INTREG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INTREG_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INTREG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_INVF_INTREG_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INTREG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INTREG_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: elb_pxb_csr::int_invf::int_test_set           */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_OFFSET 0x1
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: elb_pxb_csr::int_invf::int_enable_set         */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_OFFSET 0x2
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_RESET_VALUE 0x00000001
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: elb_pxb_csr::int_invf::int_enable_clear       */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_RESET_VALUE 0x00000001
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: elb_pxb_csr::int_invf::intreg                            */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.invf_interrupt                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INTREG_INVF_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_invf::int_test_set                      */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.invf_interrupt                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_invf::int_enable_set                    */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.invf_enable                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_invf::int_enable_clear                  */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.invf_enable                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxb_csr::int_pxe                                        */
/* Group template: elb_pxb_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 79 */
#define ELB_PXB_CSR_INT_PXE_SIZE 0x4
#define ELB_PXB_CSR_INT_PXE_BYTE_SIZE 0x10
/* Register member: elb_pxb_csr::intgrp.intreg                             */
/* Register type referenced: elb_pxb_csr::int_pxe::intreg                  */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_PXE_INTREG_OFFSET 0x0
#define ELB_PXB_CSR_INT_PXE_INTREG_BYTE_OFFSET 0x0
#define ELB_PXB_CSR_INT_PXE_INTREG_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INTREG_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INTREG_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_PXE_INTREG_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INTREG_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INTREG_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr::intgrp.int_test_set                       */
/* Register type referenced: elb_pxb_csr::int_pxe::int_test_set            */
/* Register template referenced: elb_pxb_csr::intreg                       */
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_OFFSET 0x1
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr::intgrp.int_enable_set                     */
/* Register type referenced: elb_pxb_csr::int_pxe::int_enable_set          */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_OFFSET 0x2
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_RESET_VALUE 0x00000001
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: elb_pxb_csr::intgrp.int_enable_clear                   */
/* Register type referenced: elb_pxb_csr::int_pxe::int_enable_clear        */
/* Register template referenced: elb_pxb_csr::intreg_enable                */
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_RESET_VALUE 0x00000001
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: elb_pxb_csr::int_pxe::intreg                             */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.pxe_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INTREG_PXE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_pxe::int_test_set                       */
/* Register template: elb_pxb_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 15 */
/* Field member: elb_pxb_csr::intreg.pxe_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_MSB 0
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_LSB 0
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_WIDTH 1
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_RESET 0x0
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INT_TEST_SET_PXE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_pxe::int_enable_set                     */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.pxe_enable                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_SET_PXE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::int_pxe::int_enable_clear                   */
/* Register template: elb_pxb_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 38 */
/* Field member: elb_pxb_csr::intreg_enable.pxe_enable                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_MSB 0
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_LSB 0
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_WIDTH 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_READ_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_WRITE_ACCESS 1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_RESET 0x1
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXB_CSR_INT_PXE_INT_ENABLE_CLEAR_PXE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxb_csr::cfg_pxb_spare0                              */
/* Register template: elb_pxb_csr::cfg_pxb_spare0                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2247 */
/* Field member: elb_pxb_csr::cfg_pxb_spare0.data                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_MSB 31
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_LSB 0
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE0_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_pxb_spare1                              */
/* Register template: elb_pxb_csr::cfg_pxb_spare1                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2252 */
/* Field member: elb_pxb_csr::cfg_pxb_spare1.data                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_MSB 31
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_LSB 0
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE1_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_pxb_spare2                              */
/* Register template: elb_pxb_csr::cfg_pxb_spare2                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2257 */
/* Field member: elb_pxb_csr::cfg_pxb_spare2.data                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_MSB 31
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_LSB 0
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE2_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxb_csr::cfg_pxb_spare3                              */
/* Register template: elb_pxb_csr::cfg_pxb_spare3                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2262 */
/* Field member: elb_pxb_csr::cfg_pxb_spare3.data                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_MSB 31
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_LSB 0
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_WIDTH 32
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_READ_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_WRITE_ACCESS 1
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_RESET 0x00000000
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_FIELD_MASK 0xffffffff
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_GET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_SET(x) ((x) & 0xffffffff)
#define ELB_PXB_CSR_CFG_PXB_SPARE3_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Addressmap type: elb_pxinvm_csr                                         */
/* Addressmap template: elb_pxinvm_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvm.gcsr, line: 2 */
#define ELB_PXINVM_CSR_SIZE 0x800
#define ELB_PXINVM_CSR_BYTE_SIZE 0x2000
/* Register member: elb_pxinvm_csr.CFG_inval_master                        */
/* Register type referenced: elb_pxinvm_csr::CFG_inval_master              */
/* Register template referenced: elb_pxinvm_csr::CFG_inval_master          */
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_OFFSET 0x0
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_BYTE_OFFSET 0x0
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_READ_ACCESS 1
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_WRITE_ACCESS 1
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_RESET_VALUE 0x00000000
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_RESET_MASK 0xffffffff
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_READ_MASK 0xffffffff
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_WRITE_MASK 0xffffffff
/* Register member: elb_pxinvm_csr.CFG_ring_fifo                           */
/* Register type referenced: elb_pxinvm_csr::CFG_ring_fifo                 */
/* Register template referenced: elb_pxinvm_csr::CFG_ring_fifo             */
#define ELB_PXINVM_CSR_CFG_RING_FIFO_OFFSET 0x1
#define ELB_PXINVM_CSR_CFG_RING_FIFO_BYTE_OFFSET 0x4
#define ELB_PXINVM_CSR_CFG_RING_FIFO_READ_ACCESS 1
#define ELB_PXINVM_CSR_CFG_RING_FIFO_WRITE_ACCESS 1
#define ELB_PXINVM_CSR_CFG_RING_FIFO_RESET_VALUE 0x00000003
#define ELB_PXINVM_CSR_CFG_RING_FIFO_RESET_MASK 0xffffffff
#define ELB_PXINVM_CSR_CFG_RING_FIFO_READ_MASK 0xffffffff
#define ELB_PXINVM_CSR_CFG_RING_FIFO_WRITE_MASK 0x0000001f
/* Wide Memory member: elb_pxinvm_csr.STA_inval_cam                        */
/* Wide Memory type referenced: elb_pxinvm_csr::STA_inval_cam              */
/* Wide Memory template referenced: elb_pxinvm_csr::STA_inval_cam          */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_OFFSET 0x200
#define ELB_PXINVM_CSR_STA_INVAL_CAM_BYTE_OFFSET 0x800
#define ELB_PXINVM_CSR_STA_INVAL_CAM_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_WRITE_ACCESS 0
/* Memory member: elb_pxinvm_csr.dhs_sw_invalidate                         */
/* Memory type referenced: elb_pxinvm_csr::dhs_sw_invalidate               */
/* Memory template referenced: elb_pxinvm_csr::dhs_sw_invalidate           */
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_OFFSET 0x400
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_BYTE_OFFSET 0x1000
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_READ_ACCESS 1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_WRITE_ACCESS 1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_READ_MASK 0x7fffffff
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_WRITE_MASK 0x7fffffff

/* Register type: elb_pxinvm_csr::CFG_inval_master                         */
/* Register template: elb_pxinvm_csr::CFG_inval_master                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 1 */
/* Field member: elb_pxinvm_csr::CFG_inval_master.val                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_MSB 31
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_LSB 0
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_WIDTH 32
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_READ_ACCESS 1
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_WRITE_ACCESS 1
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_RESET 0x00000000
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_FIELD_MASK 0xffffffff
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_GET(x) ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_SET(x) ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_CFG_INVAL_MASTER_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxinvm_csr::CFG_ring_fifo                            */
/* Register template: elb_pxinvm_csr::CFG_ring_fifo                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 10 */
/* Field member: elb_pxinvm_csr::CFG_ring_fifo.threshold                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_MSB 4
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_LSB 0
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_WIDTH 5
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_READ_ACCESS 1
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_WRITE_ACCESS 1
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_RESET 0x03
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_FIELD_MASK 0x0000001f
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_GET(x) ((x) & 0x0000001f)
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_SET(x) ((x) & 0x0000001f)
#define ELB_PXINVM_CSR_CFG_RING_FIFO_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Memory type: elb_pxinvm_csr::STA_inval_cam                         */
/* Wide Memory template: elb_pxinvm_csr::STA_inval_cam                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 20 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_SIZE 0x200
#define ELB_PXINVM_CSR_STA_INVAL_CAM_BYTE_SIZE 0x800
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRIES 0x43
#define ELB_PXINVM_CSR_STA_INVAL_CAM_MSB 127
#define ELB_PXINVM_CSR_STA_INVAL_CAM_LSB 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_WIDTH 128
/* Wide Register member: elb_pxinvm_csr::STA_inval_cam.entry               */
/* Wide Register type referenced: elb_pxinvm_csr::STA_inval_cam::entry     */
/* Wide Register template referenced: elb_pxinvm_csr::STA_inval_cam::entry */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_OFFSET 0x0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_WRITE_ACCESS 0
/* Register member: elb_pxinvm_csr::STA_inval_cam::entry.entry_0_4         */
/* Register type referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_0_4 */
/* Register template referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_0_4 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_WRITE_MASK 0x00000000
/* Register member: elb_pxinvm_csr::STA_inval_cam::entry.entry_1_4         */
/* Register type referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_1_4 */
/* Register template referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_1_4 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_WRITE_MASK 0x00000000
/* Register member: elb_pxinvm_csr::STA_inval_cam::entry.entry_2_4         */
/* Register type referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_2_4 */
/* Register template referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_2_4 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_WRITE_MASK 0x00000000
/* Register member: elb_pxinvm_csr::STA_inval_cam::entry.entry_3_4         */
/* Register type referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_3_4 */
/* Register template referenced: elb_pxinvm_csr::STA_inval_cam::entry::entry_3_4 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxinvm_csr::STA_inval_cam::entry                */
/* Wide Register template: elb_pxinvm_csr::STA_inval_cam::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_SIZE 0x1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_pxinvm_csr::STA_inval_cam::entry::entry_0_4          */
/* Register template: elb_pxinvm_csr::STA_inval_cam::entry::entry_0_4      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_pxinvm_csr::STA_inval_cam::entry::entry_0_4.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxinvm_csr::STA_inval_cam::entry::entry_1_4          */
/* Register template: elb_pxinvm_csr::STA_inval_cam::entry::entry_1_4      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_pxinvm_csr::STA_inval_cam::entry::entry_1_4.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxinvm_csr::STA_inval_cam::entry::entry_2_4          */
/* Register template: elb_pxinvm_csr::STA_inval_cam::entry::entry_2_4      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_pxinvm_csr::STA_inval_cam::entry::entry_2_4.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_MSB 31
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_LSB 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_WIDTH 32
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxinvm_csr::STA_inval_cam::entry::entry_3_4          */
/* Register template: elb_pxinvm_csr::STA_inval_cam::entry::entry_3_4      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_pxinvm_csr::STA_inval_cam::entry::entry_3_4.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_MSB 31
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_LSB 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_WIDTH 32
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_READ_ACCESS 1
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_WRITE_ACCESS 0
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Memory type: elb_pxinvm_csr::dhs_sw_invalidate                          */
/* Memory template: elb_pxinvm_csr::dhs_sw_invalidate                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 32 */
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_SIZE 0x1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_BYTE_SIZE 0x4
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRIES 0x1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_MSB 30
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_LSB 0
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_WIDTH 31
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_MASK 0x7fffffff
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_GET(x) ((x) & 0x7fffffff)
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_pxinvm_csr::dhs_sw_invalidate.entry                */
/* Register type referenced: elb_pxinvm_csr::dhs_sw_invalidate::entry      */
/* Register template referenced: elb_pxinvm_csr::dhs_sw_invalidate::entry  */
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_OFFSET 0x0
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_READ_ACCESS 1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_WRITE_ACCESS 1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_RESET_VALUE 0x00000000
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_RESET_MASK 0x80000000
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_READ_MASK 0xffffffff
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_WRITE_MASK 0x7fffffff

/* Register type: elb_pxinvm_csr::dhs_sw_invalidate::entry                 */
/* Register template: elb_pxinvm_csr::dhs_sw_invalidate::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 38 */
/* Field member: elb_pxinvm_csr::dhs_sw_invalidate::entry.inval_addr       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_MSB 30
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_LSB 0
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_WIDTH 31
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_READ_ACCESS 1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_WRITE_ACCESS 1
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_FIELD_MASK 0x7fffffff
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_GET(x) \
   ((x) & 0x7fffffff)
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_SET(x) \
   ((x) & 0x7fffffff)
#define ELB_PXINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Addressmap type: elb_pxinvf_csr                                         */
/* Addressmap template: elb_pxinvf_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 2 */
#define ELB_PXINVF_CSR_SIZE 0x200
#define ELB_PXINVF_CSR_BYTE_SIZE 0x800
/* Memory member: elb_pxinvf_csr.filter_addr_lo                            */
/* Memory type referenced: elb_pxinvf_csr::filter_addr_lo                  */
/* Memory template referenced: elb_pxinvf_csr::filter_addr_lo              */
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_READ_MASK 0x7fffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_WRITE_MASK 0x7fffffff
/* Memory member: elb_pxinvf_csr.filter_addr_hi                            */
/* Memory type referenced: elb_pxinvf_csr::filter_addr_hi                  */
/* Memory template referenced: elb_pxinvf_csr::filter_addr_hi              */
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_OFFSET 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_READ_MASK 0x7fffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_WRITE_MASK 0x7fffffff
/* Memory member: elb_pxinvf_csr.filter_addr_host                          */
/* Memory type referenced: elb_pxinvf_csr::filter_addr_host                */
/* Memory template referenced: elb_pxinvf_csr::filter_addr_host            */
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_OFFSET 0x40
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_BYTE_OFFSET 0x100
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_READ_MASK 0x3
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_WRITE_MASK 0x3
/* Memory member: elb_pxinvf_csr.filter_addr_pic                           */
/* Memory type referenced: elb_pxinvf_csr::filter_addr_pic                 */
/* Memory template referenced: elb_pxinvf_csr::filter_addr_pic             */
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_OFFSET 0x60
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_BYTE_OFFSET 0x180
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_READ_MASK 0x3
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_WRITE_MASK 0x3
/* Memory member: elb_pxinvf_csr.filter_addr_lif                           */
/* Memory type referenced: elb_pxinvf_csr::filter_addr_lif                 */
/* Memory template referenced: elb_pxinvf_csr::filter_addr_lif             */
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_OFFSET 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_BYTE_OFFSET 0x200
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_READ_MASK 0x3fffff
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_WRITE_MASK 0x3fffff
/* Memory member: elb_pxinvf_csr.filter_src                                */
/* Memory type referenced: elb_pxinvf_csr::filter_src                      */
/* Memory template referenced: elb_pxinvf_csr::filter_src                  */
#define ELB_PXINVF_CSR_FILTER_SRC_OFFSET 0xa0
#define ELB_PXINVF_CSR_FILTER_SRC_BYTE_OFFSET 0x280
#define ELB_PXINVF_CSR_FILTER_SRC_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_READ_MASK 0x3fff
#define ELB_PXINVF_CSR_FILTER_SRC_WRITE_MASK 0x3fff
/* Memory member: elb_pxinvf_csr.filter_axi_prot                           */
/* Memory type referenced: elb_pxinvf_csr::filter_axi_prot                 */
/* Memory template referenced: elb_pxinvf_csr::filter_axi_prot             */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_OFFSET 0xc0
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_BYTE_OFFSET 0x300
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_READ_MASK 0xfffff
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_WRITE_MASK 0xfffff
/* Memory member: elb_pxinvf_csr.filter_axi_cache                          */
/* Memory type referenced: elb_pxinvf_csr::filter_axi_cache                */
/* Memory template referenced: elb_pxinvf_csr::filter_axi_cache            */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_OFFSET 0xe0
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_BYTE_OFFSET 0x380
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_READ_MASK 0x3ffffff
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_WRITE_MASK 0x3ffffff
/* Memory member: elb_pxinvf_csr.filter_acp                                */
/* Memory type referenced: elb_pxinvf_csr::filter_acp                      */
/* Memory template referenced: elb_pxinvf_csr::filter_acp                  */
#define ELB_PXINVF_CSR_FILTER_ACP_OFFSET 0x100
#define ELB_PXINVF_CSR_FILTER_ACP_BYTE_OFFSET 0x400
#define ELB_PXINVF_CSR_FILTER_ACP_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_READ_MASK 0x3ff
#define ELB_PXINVF_CSR_FILTER_ACP_WRITE_MASK 0x3ff
/* Memory member: elb_pxinvf_csr.filter_addr_ctl                           */
/* Memory type referenced: elb_pxinvf_csr::filter_addr_ctl                 */
/* Memory template referenced: elb_pxinvf_csr::filter_addr_ctl             */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_OFFSET 0x120
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0x480
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_READ_MASK 0x3fff
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_WRITE_MASK 0x3fff
/* Register member: elb_pxinvf_csr.filter_freeze_ctl                       */
/* Register type referenced: elb_pxinvf_csr::filter_freeze_ctl             */
/* Register template referenced: elb_pxinvf_csr::filter_freeze_ctl         */
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_OFFSET 0x140
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_BYTE_OFFSET 0x500
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_WRITE_MASK 0x00000001
/* Memory member: elb_pxinvf_csr.filter_hit_count                          */
/* Memory type referenced: elb_pxinvf_csr::filter_hit_count                */
/* Memory template referenced: elb_pxinvf_csr::filter_hit_count            */
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_OFFSET 0x160
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_BYTE_OFFSET 0x580
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_WRITE_MASK 0xffffffff
/* Register member: elb_pxinvf_csr.CNT_read_deny                           */
/* Register type referenced: elb_pxinvf_csr::CNT_read_deny                 */
/* Register template referenced: elb_pxinvf_csr::CNT_read_deny             */
#define ELB_PXINVF_CSR_CNT_READ_DENY_OFFSET 0x180
#define ELB_PXINVF_CSR_CNT_READ_DENY_BYTE_OFFSET 0x600
#define ELB_PXINVF_CSR_CNT_READ_DENY_READ_ACCESS 1
#define ELB_PXINVF_CSR_CNT_READ_DENY_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CNT_READ_DENY_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_CNT_READ_DENY_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_CNT_READ_DENY_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_CNT_READ_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_pxinvf_csr.CNT_write_deny                          */
/* Register type referenced: elb_pxinvf_csr::CNT_write_deny                */
/* Register template referenced: elb_pxinvf_csr::CNT_write_deny            */
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_OFFSET 0x181
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_BYTE_OFFSET 0x604
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_READ_ACCESS 1
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_pxinvf_csr.CFG_clear_filter                        */
/* Register type referenced: elb_pxinvf_csr::CFG_clear_filter              */
/* Register template referenced: elb_pxinvf_csr::CFG_clear_filter          */
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_OFFSET 0x182
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_BYTE_OFFSET 0x608
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_READ_ACCESS 1
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_WRITE_MASK 0x00000001
/* Register member: elb_pxinvf_csr.STA_write_deny                          */
/* Register type referenced: elb_pxinvf_csr::STA_write_deny                */
/* Register template referenced: elb_pxinvf_csr::STA_write_deny            */
#define ELB_PXINVF_CSR_STA_WRITE_DENY_OFFSET 0x183
#define ELB_PXINVF_CSR_STA_WRITE_DENY_BYTE_OFFSET 0x60c
#define ELB_PXINVF_CSR_STA_WRITE_DENY_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_WRITE_DENY_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_WRITE_DENY_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr.STA_read_deny                           */
/* Register type referenced: elb_pxinvf_csr::STA_read_deny                 */
/* Register template referenced: elb_pxinvf_csr::STA_read_deny             */
#define ELB_PXINVF_CSR_STA_READ_DENY_OFFSET 0x184
#define ELB_PXINVF_CSR_STA_READ_DENY_BYTE_OFFSET 0x610
#define ELB_PXINVF_CSR_STA_READ_DENY_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_READ_DENY_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_READ_DENY_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_READ_DENY_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr.STA_reads                               */
/* Register type referenced: elb_pxinvf_csr::STA_reads                     */
/* Register template referenced: elb_pxinvf_csr::STA_reads                 */
#define ELB_PXINVF_CSR_STA_READS_OFFSET 0x185
#define ELB_PXINVF_CSR_STA_READS_BYTE_OFFSET 0x614
#define ELB_PXINVF_CSR_STA_READS_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_READS_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_READS_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_STA_READS_RESET_MASK 0xffffff00
#define ELB_PXINVF_CSR_STA_READS_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_READS_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr.STA_writes                              */
/* Register type referenced: elb_pxinvf_csr::STA_writes                    */
/* Register template referenced: elb_pxinvf_csr::STA_writes                */
#define ELB_PXINVF_CSR_STA_WRITES_OFFSET 0x186
#define ELB_PXINVF_CSR_STA_WRITES_BYTE_OFFSET 0x618
#define ELB_PXINVF_CSR_STA_WRITES_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_WRITES_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_WRITES_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_STA_WRITES_RESET_MASK 0xffffff00
#define ELB_PXINVF_CSR_STA_WRITES_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_WRITES_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxinvf_csr.STA_freeze                         */
/* Wide Register type referenced: elb_pxinvf_csr::STA_freeze               */
/* Wide Register template referenced: elb_pxinvf_csr::STA_freeze           */
#define ELB_PXINVF_CSR_STA_FREEZE_OFFSET 0x188
#define ELB_PXINVF_CSR_STA_FREEZE_BYTE_OFFSET 0x620
#define ELB_PXINVF_CSR_STA_FREEZE_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_WRITE_ACCESS 0
/* Register member: elb_pxinvf_csr::STA_freeze.STA_freeze_0_3              */
/* Register type referenced: elb_pxinvf_csr::STA_freeze::STA_freeze_0_3    */
/* Register template referenced: elb_pxinvf_csr::STA_freeze::STA_freeze_0_3 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_OFFSET 0x188
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_OFFSET 0x620
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr::STA_freeze.STA_freeze_1_3              */
/* Register type referenced: elb_pxinvf_csr::STA_freeze::STA_freeze_1_3    */
/* Register template referenced: elb_pxinvf_csr::STA_freeze::STA_freeze_1_3 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_OFFSET 0x189
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_OFFSET 0x624
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr::STA_freeze.STA_freeze_2_3              */
/* Register type referenced: elb_pxinvf_csr::STA_freeze::STA_freeze_2_3    */
/* Register template referenced: elb_pxinvf_csr::STA_freeze::STA_freeze_2_3 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_OFFSET 0x18a
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_OFFSET 0x628
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_MASK 0xfffffff8
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxinvf_csr.STA_interrupt                      */
/* Wide Register type referenced: elb_pxinvf_csr::STA_interrupt            */
/* Wide Register template referenced: elb_pxinvf_csr::STA_interrupt        */
#define ELB_PXINVF_CSR_STA_INTERRUPT_OFFSET 0x18c
#define ELB_PXINVF_CSR_STA_INTERRUPT_BYTE_OFFSET 0x630
#define ELB_PXINVF_CSR_STA_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_WRITE_ACCESS 0
/* Register member: elb_pxinvf_csr::STA_interrupt.STA_interrupt_0_3        */
/* Register type referenced: elb_pxinvf_csr::STA_interrupt::STA_interrupt_0_3 */
/* Register template referenced: elb_pxinvf_csr::STA_interrupt::STA_interrupt_0_3 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_OFFSET 0x18c
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_OFFSET 0x630
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr::STA_interrupt.STA_interrupt_1_3        */
/* Register type referenced: elb_pxinvf_csr::STA_interrupt::STA_interrupt_1_3 */
/* Register template referenced: elb_pxinvf_csr::STA_interrupt::STA_interrupt_1_3 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_OFFSET 0x18d
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_OFFSET 0x634
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr::STA_interrupt.STA_interrupt_2_3        */
/* Register type referenced: elb_pxinvf_csr::STA_interrupt::STA_interrupt_2_3 */
/* Register template referenced: elb_pxinvf_csr::STA_interrupt::STA_interrupt_2_3 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_OFFSET 0x18e
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_OFFSET 0x638
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_MASK 0xfffffffc
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_pxinvf_csr.filter_trace                       */
/* Wide Register type referenced: elb_pxinvf_csr::filter_trace             */
/* Wide Register template referenced: elb_pxinvf_csr::filter_trace         */
#define ELB_PXINVF_CSR_FILTER_TRACE_OFFSET 0x190
#define ELB_PXINVF_CSR_FILTER_TRACE_BYTE_OFFSET 0x640
#define ELB_PXINVF_CSR_FILTER_TRACE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_WRITE_ACCESS 1
/* Register member: elb_pxinvf_csr::filter_trace.filter_trace_0_3          */
/* Register type referenced: elb_pxinvf_csr::filter_trace::filter_trace_0_3 */
/* Register template referenced: elb_pxinvf_csr::filter_trace::filter_trace_0_3 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_OFFSET 0x190
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_OFFSET 0x640
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_VALUE 0x000001e0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_pxinvf_csr::filter_trace.filter_trace_1_3          */
/* Register type referenced: elb_pxinvf_csr::filter_trace::filter_trace_1_3 */
/* Register template referenced: elb_pxinvf_csr::filter_trace::filter_trace_1_3 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_OFFSET 0x191
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_OFFSET 0x644
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_MASK 0x00001fff
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_MASK 0x00001fff
/* Register member: elb_pxinvf_csr::filter_trace.filter_trace_2_3          */
/* Register type referenced: elb_pxinvf_csr::filter_trace::filter_trace_2_3 */
/* Register template referenced: elb_pxinvf_csr::filter_trace::filter_trace_2_3 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_OFFSET 0x192
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_OFFSET 0x648
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_MASK 0xfffff000
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr.filter_timeout                          */
/* Register type referenced: elb_pxinvf_csr::filter_timeout                */
/* Register template referenced: elb_pxinvf_csr::filter_timeout            */
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_OFFSET 0x194
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_BYTE_OFFSET 0x650
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_WRITE_MASK 0x0000ffff
/* Register member: elb_pxinvf_csr.csr_intr                                */
/* Register type referenced: elb_pxinvf_csr::csr_intr                      */
/* Register template referenced: elb_pxinvf_csr::csr_intr                  */
#define ELB_PXINVF_CSR_CSR_INTR_OFFSET 0x195
#define ELB_PXINVF_CSR_CSR_INTR_BYTE_OFFSET 0x654
#define ELB_PXINVF_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_PXINVF_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_PXINVF_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_pxinvf_csr.int_groups                                 */
/* Group type referenced: elb_pxinvf_csr::int_groups                       */
/* Group template referenced: elb_pxinvf_csr::intgrp_status                */
#define ELB_PXINVF_CSR_INT_GROUPS_OFFSET 0x198
#define ELB_PXINVF_CSR_INT_GROUPS_BYTE_OFFSET 0x660
#define ELB_PXINVF_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_pxinvf_csr.int_filter                                 */
/* Group type referenced: elb_pxinvf_csr::int_filter                       */
/* Group template referenced: elb_pxinvf_csr::intgrp                       */
#define ELB_PXINVF_CSR_INT_FILTER_OFFSET 0x19c
#define ELB_PXINVF_CSR_INT_FILTER_BYTE_OFFSET 0x670
#define ELB_PXINVF_CSR_INT_FILTER_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_WRITE_ACCESS 1

/* Memory type: elb_pxinvf_csr::filter_addr_lo                             */
/* Memory template: elb_pxinvf_csr::filter_addr_lo                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 1 */
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_MSB 30
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_WIDTH 31
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_MASK 0x7fffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x7fffffff)
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_pxinvf_csr::filter_addr_lo.data                    */
/* Register type referenced: elb_pxinvf_csr::filter_addr_lo::data          */
/* Register template referenced: elb_pxinvf_csr::filter_addr_lo::data      */
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0x80000000
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_pxinvf_csr::filter_addr_lo::data                     */
/* Register template: elb_pxinvf_csr::filter_addr_lo::data                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 10 */
/* Field member: elb_pxinvf_csr::filter_addr_lo::data.value                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 30
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 31
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_PXINVF_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_pxinvf_csr::filter_addr_hi                             */
/* Memory template: elb_pxinvf_csr::filter_addr_hi                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 16 */
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_MSB 30
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_WIDTH 31
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_MASK 0x7fffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x7fffffff)
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_pxinvf_csr::filter_addr_hi.data                    */
/* Register type referenced: elb_pxinvf_csr::filter_addr_hi::data          */
/* Register template referenced: elb_pxinvf_csr::filter_addr_hi::data      */
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0x80000000
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_pxinvf_csr::filter_addr_hi::data                     */
/* Register template: elb_pxinvf_csr::filter_addr_hi::data                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 25 */
/* Field member: elb_pxinvf_csr::filter_addr_hi::data.value                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 30
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 31
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_PXINVF_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_pxinvf_csr::filter_addr_host                           */
/* Memory template: elb_pxinvf_csr::filter_addr_host                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 31 */
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_MSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_WIDTH 2
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_MASK 0x03
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_GET(x) ((x) & 0x03)
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_SET(x) ((x) & 0x03)
/* Register member: elb_pxinvf_csr::filter_addr_host.data                  */
/* Register type referenced: elb_pxinvf_csr::filter_addr_host::data        */
/* Register template referenced: elb_pxinvf_csr::filter_addr_host::data    */
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_RESET_VALUE 0x00
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_RESET_MASK 0xfc
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_READ_MASK 0xff
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_WRITE_MASK 0x03

/* Register type: elb_pxinvf_csr::filter_addr_host::data                   */
/* Register template: elb_pxinvf_csr::filter_addr_host::data               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 40 */
/* Field member: elb_pxinvf_csr::filter_addr_host::data.match              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_MSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_LSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_FIELD_MASK 0x02
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_SET(x) \
   (((x) << 1) & 0x02)
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_pxinvf_csr::filter_addr_host::data.mask               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_MSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_FIELD_MASK 0x01
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_PXINVF_CSR_FILTER_ADDR_HOST_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_pxinvf_csr::filter_addr_pic                            */
/* Memory template: elb_pxinvf_csr::filter_addr_pic                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 51 */
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_MSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_WIDTH 2
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_MASK 0x03
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_GET(x) ((x) & 0x03)
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_SET(x) ((x) & 0x03)
/* Register member: elb_pxinvf_csr::filter_addr_pic.data                   */
/* Register type referenced: elb_pxinvf_csr::filter_addr_pic::data         */
/* Register template referenced: elb_pxinvf_csr::filter_addr_pic::data     */
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_RESET_VALUE 0x00
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_RESET_MASK 0xfc
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_READ_MASK 0xff
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_WRITE_MASK 0x03

/* Register type: elb_pxinvf_csr::filter_addr_pic::data                    */
/* Register template: elb_pxinvf_csr::filter_addr_pic::data                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 60 */
/* Field member: elb_pxinvf_csr::filter_addr_pic::data.match               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_MSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_LSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_FIELD_MASK 0x02
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_GET(x) (((x) & 0x02) >> 1)
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_SET(x) (((x) << 1) & 0x02)
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_pxinvf_csr::filter_addr_pic::data.mask                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_MSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_FIELD_MASK 0x01
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_PXINVF_CSR_FILTER_ADDR_PIC_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_pxinvf_csr::filter_addr_lif                            */
/* Memory template: elb_pxinvf_csr::filter_addr_lif                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 71 */
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_MSB 21
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_WIDTH 22
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_MASK 0x003fffff
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_GET(x) ((x) & 0x003fffff)
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_SET(x) ((x) & 0x003fffff)
/* Register member: elb_pxinvf_csr::filter_addr_lif.data                   */
/* Register type referenced: elb_pxinvf_csr::filter_addr_lif::data         */
/* Register template referenced: elb_pxinvf_csr::filter_addr_lif::data     */
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_RESET_MASK 0xffc00000
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_WRITE_MASK 0x003fffff

/* Register type: elb_pxinvf_csr::filter_addr_lif::data                    */
/* Register template: elb_pxinvf_csr::filter_addr_lif::data                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 80 */
/* Field member: elb_pxinvf_csr::filter_addr_lif::data.match               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_MSB 21
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_LSB 11
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_WIDTH 11
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_FIELD_MASK 0x003ff800
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_pxinvf_csr::filter_addr_lif::data.mask                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_MSB 10
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_WIDTH 11
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_FIELD_MASK 0x000007ff
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_GET(x) ((x) & 0x000007ff)
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_SET(x) ((x) & 0x000007ff)
#define ELB_PXINVF_CSR_FILTER_ADDR_LIF_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Memory type: elb_pxinvf_csr::filter_src                                 */
/* Memory template: elb_pxinvf_csr::filter_src                             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 91 */
#define ELB_PXINVF_CSR_FILTER_SRC_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_SRC_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_SRC_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_SRC_MSB 13
#define ELB_PXINVF_CSR_FILTER_SRC_LSB 0
#define ELB_PXINVF_CSR_FILTER_SRC_WIDTH 14
#define ELB_PXINVF_CSR_FILTER_SRC_MASK 0x3fff
#define ELB_PXINVF_CSR_FILTER_SRC_GET(x) ((x) & 0x3fff)
#define ELB_PXINVF_CSR_FILTER_SRC_SET(x) ((x) & 0x3fff)
/* Register member: elb_pxinvf_csr::filter_src.data                        */
/* Register type referenced: elb_pxinvf_csr::filter_src::data              */
/* Register template referenced: elb_pxinvf_csr::filter_src::data          */
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_RESET_VALUE 0x0000
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_RESET_MASK 0xc000
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_READ_MASK 0xffff
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_WRITE_MASK 0x3fff

/* Register type: elb_pxinvf_csr::filter_src::data                         */
/* Register template: elb_pxinvf_csr::filter_src::data                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 100 */
/* Field member: elb_pxinvf_csr::filter_src::data.id_match                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_MSB 13
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_LSB 7
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_WIDTH 7
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_FIELD_MASK 0x3f80
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_GET(x) (((x) & 0x3f80) >> 7)
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_SET(x) (((x) << 7) & 0x3f80)
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MATCH_MODIFY(r, x) \
   ((((x) << 7) & 0x3f80) | ((r) & 0xc07f))
/* Field member: elb_pxinvf_csr::filter_src::data.id_mask                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_MSB 6
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_LSB 0
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_WIDTH 7
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_FIELD_MASK 0x007f
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_GET(x) ((x) & 0x007f)
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_SET(x) ((x) & 0x007f)
#define ELB_PXINVF_CSR_FILTER_SRC_DATA_ID_MASK_MODIFY(r, x) \
   (((x) & 0x007f) | ((r) & 0xff80))

/* Memory type: elb_pxinvf_csr::filter_axi_prot                            */
/* Memory template: elb_pxinvf_csr::filter_axi_prot                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 111 */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_MSB 19
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_LSB 0
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_WIDTH 20
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_MASK 0x000fffff
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_GET(x) ((x) & 0x000fffff)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_SET(x) ((x) & 0x000fffff)
/* Register member: elb_pxinvf_csr::filter_axi_prot.data                   */
/* Register type referenced: elb_pxinvf_csr::filter_axi_prot::data         */
/* Register template referenced: elb_pxinvf_csr::filter_axi_prot::data     */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_RESET_MASK 0xfff00000
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_WRITE_MASK 0x000fffff

/* Register type: elb_pxinvf_csr::filter_axi_prot::data                    */
/* Register template: elb_pxinvf_csr::filter_axi_prot::data                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 121 */
/* Field member: elb_pxinvf_csr::filter_axi_prot::data.arprot_overwrite    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MSB 19
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_LSB 16
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WIDTH 4
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_FIELD_MASK 0x000f0000
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_SET(x) \
   (((x) << 16) & 0x000f0000)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_pxinvf_csr::filter_axi_prot::data.awprot_overwrite    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MSB 15
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_LSB 12
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WIDTH 4
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_FIELD_MASK 0x0000f000
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_pxinvf_csr::filter_axi_prot::data.arprot_match        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MSB 11
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_LSB 9
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WIDTH 3
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_FIELD_MASK 0x00000e00
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_SET(x) \
   (((x) << 9) & 0x00000e00)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: elb_pxinvf_csr::filter_axi_prot::data.arprot_mask         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MSB 8
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_LSB 6
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WIDTH 3
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_FIELD_MASK 0x000001c0
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_SET(x) \
   (((x) << 6) & 0x000001c0)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: elb_pxinvf_csr::filter_axi_prot::data.awprot_match        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MSB 5
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_LSB 3
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WIDTH 3
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_FIELD_MASK 0x00000038
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_pxinvf_csr::filter_axi_prot::data.awprot_mask         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MSB 2
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_LSB 0
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WIDTH 3
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_FIELD_MASK 0x00000007
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXINVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Memory type: elb_pxinvf_csr::filter_axi_cache                           */
/* Memory template: elb_pxinvf_csr::filter_axi_cache                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 144 */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_MSB 25
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_LSB 0
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_WIDTH 26
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_MASK 0x03ffffff
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_GET(x) ((x) & 0x03ffffff)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_pxinvf_csr::filter_axi_cache.data                  */
/* Register type referenced: elb_pxinvf_csr::filter_axi_cache::data        */
/* Register template referenced: elb_pxinvf_csr::filter_axi_cache::data    */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_RESET_MASK 0xfc000000
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_WRITE_MASK 0x03ffffff

/* Register type: elb_pxinvf_csr::filter_axi_cache::data                   */
/* Register template: elb_pxinvf_csr::filter_axi_cache::data               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 154 */
/* Field member: elb_pxinvf_csr::filter_axi_cache::data.arcache_overwrite  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MSB 25
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_LSB 21
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WIDTH 5
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_FIELD_MASK 0x03e00000
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_GET(x) \
   (((x) & 0x03e00000) >> 21)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_SET(x) \
   (((x) << 21) & 0x03e00000)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 21) & 0x03e00000) | ((r) & 0xfc1fffff))
/* Field member: elb_pxinvf_csr::filter_axi_cache::data.awcache_overwrite  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MSB 20
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_LSB 16
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WIDTH 5
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_FIELD_MASK 0x001f0000
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_GET(x) \
   (((x) & 0x001f0000) >> 16)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_SET(x) \
   (((x) << 16) & 0x001f0000)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000) | ((r) & 0xffe0ffff))
/* Field member: elb_pxinvf_csr::filter_axi_cache::data.arcache_match      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MSB 15
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_LSB 12
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WIDTH 4
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_pxinvf_csr::filter_axi_cache::data.arcache_mask       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MSB 11
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_LSB 8
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WIDTH 4
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_pxinvf_csr::filter_axi_cache::data.awcache_match      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MSB 7
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_LSB 4
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WIDTH 4
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_pxinvf_csr::filter_axi_cache::data.awcache_mask       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MSB 3
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_LSB 0
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WIDTH 4
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_GET(x) \
   ((x) & 0x0000000f)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_SET(x) \
   ((x) & 0x0000000f)
#define ELB_PXINVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: elb_pxinvf_csr::filter_acp                                 */
/* Memory template: elb_pxinvf_csr::filter_acp                             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 177 */
#define ELB_PXINVF_CSR_FILTER_ACP_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_ACP_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_ACP_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_ACP_MSB 9
#define ELB_PXINVF_CSR_FILTER_ACP_LSB 0
#define ELB_PXINVF_CSR_FILTER_ACP_WIDTH 10
#define ELB_PXINVF_CSR_FILTER_ACP_MASK 0x03ff
#define ELB_PXINVF_CSR_FILTER_ACP_GET(x) ((x) & 0x03ff)
#define ELB_PXINVF_CSR_FILTER_ACP_SET(x) ((x) & 0x03ff)
/* Register member: elb_pxinvf_csr::filter_acp.data                        */
/* Register type referenced: elb_pxinvf_csr::filter_acp::data              */
/* Register template referenced: elb_pxinvf_csr::filter_acp::data          */
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_RESET_VALUE 0x0000
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_RESET_MASK 0xfc00
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_READ_MASK 0xffff
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WRITE_MASK 0x03ff

/* Register type: elb_pxinvf_csr::filter_acp::data                         */
/* Register template: elb_pxinvf_csr::filter_acp::data                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 186 */
/* Field member: elb_pxinvf_csr::filter_acp::data.roverwrite               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_MSB 9
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_LSB 5
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_WIDTH 5
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_FIELD_MASK 0x03e0
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_GET(x) \
   (((x) & 0x03e0) >> 5)
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_SET(x) \
   (((x) << 5) & 0x03e0)
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_ROVERWRITE_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0) | ((r) & 0xfc1f))
/* Field member: elb_pxinvf_csr::filter_acp::data.woverwrite               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_MSB 4
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_LSB 0
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_WIDTH 5
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_FIELD_MASK 0x001f
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_GET(x) ((x) & 0x001f)
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_SET(x) ((x) & 0x001f)
#define ELB_PXINVF_CSR_FILTER_ACP_DATA_WOVERWRITE_MODIFY(r, x) \
   (((x) & 0x001f) | ((r) & 0xffe0))

/* Memory type: elb_pxinvf_csr::filter_addr_ctl                            */
/* Memory template: elb_pxinvf_csr::filter_addr_ctl                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 197 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_MSB 13
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_WIDTH 14
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_MASK 0x3fff
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x3fff)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x3fff)
/* Register member: elb_pxinvf_csr::filter_addr_ctl.value                  */
/* Register type referenced: elb_pxinvf_csr::filter_addr_ctl::value        */
/* Register template referenced: elb_pxinvf_csr::filter_addr_ctl::value    */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x0000
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xc000
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xffff
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x3fff

/* Register type: elb_pxinvf_csr::filter_addr_ctl::value                   */
/* Register template: elb_pxinvf_csr::filter_addr_ctl::value               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 206 */
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.round64            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MSB 13
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_LSB 13
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_FIELD_MASK 0x2000
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_GET(x) \
   (((x) & 0x2000) >> 13)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_SET(x) \
   (((x) << 13) & 0x2000)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MODIFY(r, x) \
   ((((x) << 13) & 0x2000) | ((r) & 0xdfff))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.local_ack          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MSB 12
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_LSB 12
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_FIELD_MASK 0x1000
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_GET(x) \
   (((x) & 0x1000) >> 12)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_SET(x) \
   (((x) << 12) & 0x1000)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MODIFY(r, x) \
   ((((x) << 12) & 0x1000) | ((r) & 0xefff))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.inval_receive      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MSB 11
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_LSB 11
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_FIELD_MASK 0x0800
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_GET(x) \
   (((x) & 0x0800) >> 11)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_SET(x) \
   (((x) << 11) & 0x0800)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MODIFY(r, x) \
   ((((x) << 11) & 0x0800) | ((r) & 0xf7ff))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.inval_send         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MSB 10
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_LSB 10
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_FIELD_MASK 0x0400
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_GET(x) \
   (((x) & 0x0400) >> 10)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_SET(x) \
   (((x) << 10) & 0x0400)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MODIFY(r, x) \
   ((((x) << 10) & 0x0400) | ((r) & 0xfbff))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.use_cache          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MSB 9
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_LSB 9
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_FIELD_MASK 0x0200
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_GET(x) \
   (((x) & 0x0200) >> 9)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_SET(x) \
   (((x) << 9) & 0x0200)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MODIFY(r, x) \
   ((((x) << 9) & 0x0200) | ((r) & 0xfdff))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.log_resp           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MSB 8
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_LSB 8
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_FIELD_MASK 0x0100
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_GET(x) \
   (((x) & 0x0100) >> 8)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_SET(x) \
   (((x) << 8) & 0x0100)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0100) | ((r) & 0xfeff))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.log_req            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MSB 7
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_LSB 7
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_FIELD_MASK 0x0080
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_GET(x) \
   (((x) & 0x0080) >> 7)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_SET(x) \
   (((x) << 7) & 0x0080)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MODIFY(r, x) \
   ((((x) << 7) & 0x0080) | ((r) & 0xff7f))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.write_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MSB 6
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_LSB 6
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_FIELD_MASK 0x0040
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x0040) >> 6)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x0040)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x0040) | ((r) & 0xffbf))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.read_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MSB 5
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_LSB 5
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_FIELD_MASK 0x0020
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_GET(x) \
   (((x) & 0x0020) >> 5)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x0020)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x0020) | ((r) & 0xffdf))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.write_freeze       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MSB 4
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_LSB 4
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_FIELD_MASK 0x0010
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_GET(x) \
   (((x) & 0x0010) >> 4)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_SET(x) \
   (((x) << 4) & 0x0010)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0010) | ((r) & 0xffef))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.read_freeze        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MSB 3
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_LSB 3
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_FIELD_MASK 0x0008
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_GET(x) \
   (((x) & 0x0008) >> 3)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_SET(x) \
   (((x) << 3) & 0x0008)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008) | ((r) & 0xfff7))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.write_access       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MSB 2
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_LSB 2
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_FIELD_MASK 0x0004
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_GET(x) \
   (((x) & 0x0004) >> 2)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_SET(x) \
   (((x) << 2) & 0x0004)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0004) | ((r) & 0xfffb))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.read_access        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_LSB 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_FIELD_MASK 0x0002
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_GET(x) \
   (((x) & 0x0002) >> 1)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_SET(x) \
   (((x) << 1) & 0x0002)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MODIFY(r, x) \
   ((((x) << 1) & 0x0002) | ((r) & 0xfffd))
/* Field member: elb_pxinvf_csr::filter_addr_ctl::value.valid              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_MSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_LSB 0
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_FIELD_MASK 0x0001
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_GET(x) ((x) & 0x0001)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_SET(x) ((x) & 0x0001)
#define ELB_PXINVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_MODIFY(r, x) \
   (((x) & 0x0001) | ((r) & 0xfffe))

/* Register type: elb_pxinvf_csr::filter_freeze_ctl                        */
/* Register template: elb_pxinvf_csr::filter_freeze_ctl                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 225 */
/* Field member: elb_pxinvf_csr::filter_freeze_ctl.go                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 230 */
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_MSB 0
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_LSB 0
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_RESET 0x0
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_GET(x) ((x) & 0x00000001)
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_SET(x) ((x) & 0x00000001)
#define ELB_PXINVF_CSR_FILTER_FREEZE_CTL_GO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_pxinvf_csr::filter_hit_count                           */
/* Memory template: elb_pxinvf_csr::filter_hit_count                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 240 */
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_SIZE 0x20
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_BYTE_SIZE 0x80
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_ENTRIES 0x20
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_MSB 31
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_LSB 0
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_WIDTH 32
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_GET(x) ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_SET(x) ((x) & 0xffffffff)
/* Register member: elb_pxinvf_csr::filter_hit_count.value                 */
/* Register type referenced: elb_pxinvf_csr::filter_hit_count::value       */
/* Register template referenced: elb_pxinvf_csr::filter_hit_count::value   */
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WRITE_MASK 0xffffffff

/* Register type: elb_pxinvf_csr::filter_hit_count::value                  */
/* Register template: elb_pxinvf_csr::filter_hit_count::value              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 249 */
/* Field member: elb_pxinvf_csr::filter_hit_count::value.wr_value          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MSB 31
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_LSB 16
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WIDTH 16
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_FIELD_MASK 0xffff0000
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_pxinvf_csr::filter_hit_count::value.rd_value          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MSB 15
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_LSB 0
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WIDTH 16
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_FIELD_MASK 0x0000ffff
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxinvf_csr::CNT_read_deny                            */
/* Register template: elb_pxinvf_csr::CNT_read_deny                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 256 */
/* Field member: elb_pxinvf_csr::CNT_read_deny.counter                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 260 */
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_MSB 15
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_LSB 0
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_WIDTH 16
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_READ_ACCESS 1
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_RESET 0x0000
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_CNT_READ_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxinvf_csr::CNT_write_deny                           */
/* Register template: elb_pxinvf_csr::CNT_write_deny                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 267 */
/* Field member: elb_pxinvf_csr::CNT_write_deny.counter                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 271 */
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_MSB 15
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_LSB 0
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_WIDTH 16
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_READ_ACCESS 1
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_RESET 0x0000
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_CNT_WRITE_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxinvf_csr::CFG_clear_filter                         */
/* Register template: elb_pxinvf_csr::CFG_clear_filter                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 278 */
/* Field member: elb_pxinvf_csr::CFG_clear_filter.pulse                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 283 */
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_MSB 0
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_LSB 0
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_WIDTH 1
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_READ_ACCESS 1
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_RESET 0x0
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_GET(x) ((x) & 0x00000001)
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_SET(x) ((x) & 0x00000001)
#define ELB_PXINVF_CSR_CFG_CLEAR_FILTER_PULSE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::STA_write_deny                           */
/* Register template: elb_pxinvf_csr::STA_write_deny                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 293 */
/* Field member: elb_pxinvf_csr::STA_write_deny.address                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_MSB 31
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_LSB 0
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_WIDTH 32
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_WRITE_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxinvf_csr::STA_read_deny                            */
/* Register template: elb_pxinvf_csr::STA_read_deny                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 301 */
/* Field member: elb_pxinvf_csr::STA_read_deny.address                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_MSB 31
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_LSB 0
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_WIDTH 32
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_READ_DENY_ADDRESS_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_pxinvf_csr::STA_reads                                */
/* Register template: elb_pxinvf_csr::STA_reads                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 309 */
/* Field member: elb_pxinvf_csr::STA_reads.pending                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_READS_PENDING_MSB 7
#define ELB_PXINVF_CSR_STA_READS_PENDING_LSB 0
#define ELB_PXINVF_CSR_STA_READS_PENDING_WIDTH 8
#define ELB_PXINVF_CSR_STA_READS_PENDING_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_READS_PENDING_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_READS_PENDING_FIELD_MASK 0x000000ff
#define ELB_PXINVF_CSR_STA_READS_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_PXINVF_CSR_STA_READS_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_PXINVF_CSR_STA_READS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxinvf_csr::STA_writes                               */
/* Register template: elb_pxinvf_csr::STA_writes                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 317 */
/* Field member: elb_pxinvf_csr::STA_writes.pending                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_MSB 7
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_LSB 0
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_WIDTH 8
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_FIELD_MASK 0x000000ff
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_PXINVF_CSR_STA_WRITES_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxinvf_csr::STA_freeze                          */
/* Wide Register template: elb_pxinvf_csr::STA_freeze                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
#define ELB_PXINVF_CSR_STA_FREEZE_SIZE 0x4
#define ELB_PXINVF_CSR_STA_FREEZE_BYTE_SIZE 0x10

/* Register type: elb_pxinvf_csr::STA_freeze::STA_freeze_0_3               */
/* Register template: elb_pxinvf_csr::STA_freeze::STA_freeze_0_3           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_pxinvf_csr::STA_freeze::STA_freeze_0_3.addr_29_0      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MSB 31
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_LSB 2
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WIDTH 30
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_FIELD_MASK 0xfffffffc
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: elb_pxinvf_csr::STA_freeze::STA_freeze_0_3.wfreeze        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MSB 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_LSB 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WIDTH 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_FIELD_MASK 0x00000002
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxinvf_csr::STA_freeze::STA_freeze_0_3.rfreeze        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MSB 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_LSB 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WIDTH 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::STA_freeze::STA_freeze_1_3               */
/* Register template: elb_pxinvf_csr::STA_freeze::STA_freeze_1_3           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_pxinvf_csr::STA_freeze::STA_freeze_1_3.addr_61_30     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MSB 31
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_LSB 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WIDTH 32
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_FIELD_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxinvf_csr::STA_freeze::STA_freeze_2_3               */
/* Register template: elb_pxinvf_csr::STA_freeze::STA_freeze_2_3           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_pxinvf_csr::STA_freeze::STA_freeze_2_3.addr_64_62     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MSB 2
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_LSB 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WIDTH 3
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_FIELD_MASK 0x00000007
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_GET(x) \
   ((x) & 0x00000007)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_SET(x) \
   ((x) & 0x00000007)
#define ELB_PXINVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: elb_pxinvf_csr::STA_interrupt                       */
/* Wide Register template: elb_pxinvf_csr::STA_interrupt                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_SIZE 0x4
#define ELB_PXINVF_CSR_STA_INTERRUPT_BYTE_SIZE 0x10

/* Register type: elb_pxinvf_csr::STA_interrupt::STA_interrupt_0_3         */
/* Register template: elb_pxinvf_csr::STA_interrupt::STA_interrupt_0_3     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_pxinvf_csr::STA_interrupt::STA_interrupt_0_3.addr_30_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MSB 31
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_LSB 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WIDTH 31
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_pxinvf_csr::STA_interrupt::STA_interrupt_0_3.rwinterrupt */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MSB 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_LSB 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::STA_interrupt::STA_interrupt_1_3         */
/* Register template: elb_pxinvf_csr::STA_interrupt::STA_interrupt_1_3     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_pxinvf_csr::STA_interrupt::STA_interrupt_1_3.addr_62_31 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MSB 31
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_LSB 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WIDTH 32
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_FIELD_MASK 0xffffffff
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxinvf_csr::STA_interrupt::STA_interrupt_2_3         */
/* Register template: elb_pxinvf_csr::STA_interrupt::STA_interrupt_2_3     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_pxinvf_csr::STA_interrupt::STA_interrupt_2_3.addr_64_63 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MSB 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_LSB 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WIDTH 2
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_READ_ACCESS 1
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_FIELD_MASK 0x00000003
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_GET(x) \
   ((x) & 0x00000003)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_SET(x) \
   ((x) & 0x00000003)
#define ELB_PXINVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: elb_pxinvf_csr::filter_trace                        */
/* Wide Register template: elb_pxinvf_csr::filter_trace                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
#define ELB_PXINVF_CSR_FILTER_TRACE_SIZE 0x4
#define ELB_PXINVF_CSR_FILTER_TRACE_BYTE_SIZE 0x10

/* Register type: elb_pxinvf_csr::filter_trace::filter_trace_0_3           */
/* Register template: elb_pxinvf_csr::filter_trace::filter_trace_0_3       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_0_3.base_addr_22_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MSB 31
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_LSB 9
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WIDTH 23
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_RESET 0x000000
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_FIELD_MASK 0xfffffe00
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_0_3.awcache    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MSB 8
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_LSB 5
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WIDTH 4
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_RESET 0xf
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_FIELD_MASK 0x000001e0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_SET(x) \
   (((x) << 5) & 0x000001e0)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_0_3.rst        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MSB 4
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_LSB 4
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_RESET 0x0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_FIELD_MASK 0x00000010
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_0_3.wrap       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MSB 3
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_LSB 3
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_RESET 0x0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_FIELD_MASK 0x00000008
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_0_3.resp_err   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MSB 2
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_LSB 2
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_RESET 0x0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_FIELD_MASK 0x00000004
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_0_3.always_on  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MSB 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_LSB 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_RESET 0x0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_FIELD_MASK 0x00000002
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_0_3.enable     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MSB 0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_LSB 0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_RESET 0x0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::filter_trace::filter_trace_1_3           */
/* Register template: elb_pxinvf_csr::filter_trace::filter_trace_1_3       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_1_3.index_18_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MSB 31
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_LSB 13
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WIDTH 19
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_FIELD_MASK 0xffffe000
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_GET(x) \
   (((x) & 0xffffe000) >> 13)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_SET(x) \
   (((x) << 13) & 0xffffe000)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MODIFY(r, x) \
   ((((x) << 13) & 0xffffe000) | ((r) & 0x00001fff))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_1_3.buf_size   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MSB 12
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_LSB 8
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WIDTH 5
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_RESET 0x00
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_FIELD_MASK 0x00001f00
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_GET(x) \
   (((x) & 0x00001f00) >> 8)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_SET(x) \
   (((x) << 8) & 0x00001f00)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00) | ((r) & 0xffffe0ff))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_1_3.base_addr_30_23 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MSB 7
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_LSB 0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WIDTH 8
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_RESET 0x00
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_FIELD_MASK 0x000000ff
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_pxinvf_csr::filter_trace::filter_trace_2_3           */
/* Register template: elb_pxinvf_csr::filter_trace::filter_trace_2_3       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_2_3.generation */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MSB 11
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_LSB 11
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WIDTH 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_FIELD_MASK 0x00000800
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_pxinvf_csr::filter_trace::filter_trace_2_3.index_29_19 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MSB 10
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_LSB 0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WIDTH 11
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_FIELD_MASK 0x000007ff
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_GET(x) \
   ((x) & 0x000007ff)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_SET(x) \
   ((x) & 0x000007ff)
#define ELB_PXINVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_pxinvf_csr::filter_timeout                           */
/* Register template: elb_pxinvf_csr::filter_timeout                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 379 */
/* Field member: elb_pxinvf_csr::filter_timeout.cycles                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_MSB 15
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_LSB 0
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_WIDTH 16
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_READ_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_RESET 0x0000
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_FIELD_MASK 0x0000ffff
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_GET(x) ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_SET(x) ((x) & 0x0000ffff)
#define ELB_PXINVF_CSR_FILTER_TIMEOUT_CYCLES_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxinvf_csr::csr_intr                                 */
/* Register template: elb_pxinvf_csr::csr_intr                             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 111 */
/* Field member: elb_pxinvf_csr::csr_intr.dowstream_enable                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxinvf_csr::csr_intr.dowstream                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_PXINVF_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxinvf_csr::int_groups                                  */
/* Group template: elb_pxinvf_csr::intgrp_status                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 95 */
#define ELB_PXINVF_CSR_INT_GROUPS_SIZE 0x4
#define ELB_PXINVF_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_pxinvf_csr::intgrp_status.intreg                   */
/* Register type referenced: elb_pxinvf_csr::int_groups::intreg            */
/* Register template referenced: elb_pxinvf_csr::intreg_status             */
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_pxinvf_csr::intgrp_status.int_enable_rw_reg        */
/* Register type referenced: elb_pxinvf_csr::int_groups::int_enable_rw_reg */
/* Register template referenced: elb_pxinvf_csr::intreg_enable             */
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000001
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: elb_pxinvf_csr::intgrp_status.int_rw_reg               */
/* Register type referenced: elb_pxinvf_csr::int_groups::int_rw_reg        */
/* Register template referenced: elb_pxinvf_csr::intreg_status             */
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_pxinvf_csr::int_groups::intreg                       */
/* Register template: elb_pxinvf_csr::intreg_status                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 45 */
/* Field member: elb_pxinvf_csr::intreg_status.int_filter_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::int_groups::int_enable_rw_reg            */
/* Register template: elb_pxinvf_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 33 */
/* Field member: elb_pxinvf_csr::intreg_enable.int_filter_enable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MSB 0
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_LSB 0
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::int_groups::int_rw_reg                   */
/* Register template: elb_pxinvf_csr::intreg_status                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 45 */
/* Field member: elb_pxinvf_csr::intreg_status.int_filter_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 242 */
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_pxinvf_csr::int_filter                                  */
/* Group template: elb_pxinvf_csr::intgrp                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 74 */
#define ELB_PXINVF_CSR_INT_FILTER_SIZE 0x4
#define ELB_PXINVF_CSR_INT_FILTER_BYTE_SIZE 0x10
/* Register member: elb_pxinvf_csr::intgrp.intreg                          */
/* Register type referenced: elb_pxinvf_csr::int_filter::intreg            */
/* Register template referenced: elb_pxinvf_csr::intreg                    */
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_OFFSET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_BYTE_OFFSET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_pxinvf_csr::intgrp.int_test_set                    */
/* Register type referenced: elb_pxinvf_csr::int_filter::int_test_set      */
/* Register template referenced: elb_pxinvf_csr::intreg                    */
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_OFFSET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_pxinvf_csr::intgrp.int_enable_set                  */
/* Register type referenced: elb_pxinvf_csr::int_filter::int_enable_set    */
/* Register template referenced: elb_pxinvf_csr::intreg_enable             */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_OFFSET 0x2
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_pxinvf_csr::intgrp.int_enable_clear                */
/* Register type referenced: elb_pxinvf_csr::int_filter::int_enable_clear  */
/* Register template referenced: elb_pxinvf_csr::intreg_enable             */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_pxinvf_csr::int_filter::intreg                       */
/* Register template: elb_pxinvf_csr::intreg                               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 10 */
/* Field member: elb_pxinvf_csr::intreg.response_log_timeout_err_interrupt */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxinvf_csr::intreg.write_response_err_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxinvf_csr::intreg.read_response_err_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxinvf_csr::intreg.axi_freeze_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxinvf_csr::intreg.axi_int_filter_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::int_filter::int_test_set                 */
/* Register template: elb_pxinvf_csr::intreg                               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 10 */
/* Field member: elb_pxinvf_csr::intreg.response_log_timeout_err_interrupt */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxinvf_csr::intreg.write_response_err_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxinvf_csr::intreg.read_response_err_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxinvf_csr::intreg.axi_freeze_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxinvf_csr::intreg.axi_int_filter_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 220 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::int_filter::int_enable_set               */
/* Register template: elb_pxinvf_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 33 */
/* Field member: elb_pxinvf_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxinvf_csr::intreg_enable.write_response_err_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxinvf_csr::intreg_enable.read_response_err_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxinvf_csr::intreg_enable.axi_freeze_enable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_LSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxinvf_csr::intreg_enable.axi_int_filter_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxinvf_csr::int_filter::int_enable_clear             */
/* Register template: elb_pxinvf_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 33 */
/* Field member: elb_pxinvf_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_pxinvf_csr::intreg_enable.write_response_err_enable   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_pxinvf_csr::intreg_enable.read_response_err_enable    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxinvf_csr::intreg_enable.axi_freeze_enable           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_LSB 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxinvf_csr::intreg_enable.axi_int_filter_enable       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 233 */
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_PXINVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: elb_pxe_csr                                            */
/* Addressmap template: elb_pxe_csr                                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 3 */
#define ELB_PXE_CSR_SIZE 0x400
#define ELB_PXE_CSR_BYTE_SIZE 0x1000
/* Register member: elb_pxe_csr.cfg_elam_general                           */
/* Register type referenced: elb_pxe_csr::cfg_elam_general                 */
/* Register template referenced: elb_pxe_csr::cfg_elam_general             */
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_OFFSET 0x0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_READ_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_WRITE_MASK 0x0000ffff
/* Wide Memory member: elb_pxe_csr.dhs_elam_m                              */
/* Wide Memory type referenced: elb_pxe_csr::dhs_elam_m                    */
/* Wide Memory template referenced: elb_pxe_csr::dhs_elam_m                */
#define ELB_PXE_CSR_DHS_ELAM_M_OFFSET 0x100
#define ELB_PXE_CSR_DHS_ELAM_M_BYTE_OFFSET 0x400
#define ELB_PXE_CSR_DHS_ELAM_M_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_WRITE_ACCESS 1
/* Register member: elb_pxe_csr.cfg_elam_breakout                          */
/* Register type referenced: elb_pxe_csr::cfg_elam_breakout                */
/* Register template referenced: elb_pxe_csr::cfg_elam_breakout            */
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OFFSET 0x200
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_BYTE_OFFSET 0x800
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_READ_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_WRITE_MASK 0x00000fff
/* Memory member: elb_pxe_csr.dhs_elam_eqt                                 */
/* Memory type referenced: elb_pxe_csr::dhs_elam_eqt                       */
/* Memory template referenced: elb_pxe_csr::dhs_elam_eqt                   */
#define ELB_PXE_CSR_DHS_ELAM_EQT_OFFSET 0x204
#define ELB_PXE_CSR_DHS_ELAM_EQT_BYTE_OFFSET 0x810
#define ELB_PXE_CSR_DHS_ELAM_EQT_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_READ_MASK 0x3ffffff
#define ELB_PXE_CSR_DHS_ELAM_EQT_WRITE_MASK 0x3ffffff
/* Wide Memory member: elb_pxe_csr.dhs_elam_branch                         */
/* Wide Memory type referenced: elb_pxe_csr::dhs_elam_branch               */
/* Wide Memory template referenced: elb_pxe_csr::dhs_elam_branch           */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_OFFSET 0x240
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_BYTE_OFFSET 0x900
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_WRITE_ACCESS 1
/* Register member: elb_pxe_csr.cfg_elam_control                           */
/* Register type referenced: elb_pxe_csr::cfg_elam_control                 */
/* Register template referenced: elb_pxe_csr::cfg_elam_control             */
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_OFFSET 0x280
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_BYTE_OFFSET 0xa00
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_READ_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_WRITE_MASK 0x0000ffff
/* Register member: elb_pxe_csr.cfg_elam_ext_trig                          */
/* Register type referenced: elb_pxe_csr::cfg_elam_ext_trig                */
/* Register template referenced: elb_pxe_csr::cfg_elam_ext_trig            */
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_OFFSET 0x281
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_BYTE_OFFSET 0xa04
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_READ_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_WRITE_MASK 0x0000000f
/* Wide Memory member: elb_pxe_csr.dhs_elam_capture_en                     */
/* Wide Memory type referenced: elb_pxe_csr::dhs_elam_capture_en           */
/* Wide Memory template referenced: elb_pxe_csr::dhs_elam_capture_en       */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_OFFSET 0x288
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_BYTE_OFFSET 0xa20
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_WRITE_ACCESS 1
/* Wide Register member: elb_pxe_csr.sta_elam                              */
/* Wide Register type referenced: elb_pxe_csr::sta_elam                    */
/* Wide Register template referenced: elb_pxe_csr::sta_elam                */
#define ELB_PXE_CSR_STA_ELAM_OFFSET 0x290
#define ELB_PXE_CSR_STA_ELAM_BYTE_OFFSET 0xa40
#define ELB_PXE_CSR_STA_ELAM_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_WRITE_ACCESS 0
/* Register member: elb_pxe_csr::sta_elam.sta_elam_0_3                     */
/* Register type referenced: elb_pxe_csr::sta_elam::sta_elam_0_3           */
/* Register template referenced: elb_pxe_csr::sta_elam::sta_elam_0_3       */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_OFFSET 0x290
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_BYTE_OFFSET 0xa40
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_READ_MASK 0xffffffff
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::sta_elam.sta_elam_1_3                     */
/* Register type referenced: elb_pxe_csr::sta_elam::sta_elam_1_3           */
/* Register template referenced: elb_pxe_csr::sta_elam::sta_elam_1_3       */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_OFFSET 0x291
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_BYTE_OFFSET 0xa44
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_READ_MASK 0xffffffff
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::sta_elam.sta_elam_2_3                     */
/* Register type referenced: elb_pxe_csr::sta_elam::sta_elam_2_3           */
/* Register template referenced: elb_pxe_csr::sta_elam::sta_elam_2_3       */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_OFFSET 0x292
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_BYTE_OFFSET 0xa48
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_RESET_MASK 0xf8000000
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_READ_MASK 0xffffffff
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_WRITE_MASK 0x00000000
/* Wide Memory member: elb_pxe_csr.dhs_elam_mem                            */
/* Wide Memory type referenced: elb_pxe_csr::dhs_elam_mem                  */
/* Wide Memory template referenced: elb_pxe_csr::dhs_elam_mem              */
#define ELB_PXE_CSR_DHS_ELAM_MEM_OFFSET 0x2a0
#define ELB_PXE_CSR_DHS_ELAM_MEM_BYTE_OFFSET 0xa80
#define ELB_PXE_CSR_DHS_ELAM_MEM_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_WRITE_ACCESS 1
/* Register member: elb_pxe_csr.cfg_elam_mem                               */
/* Register type referenced: elb_pxe_csr::cfg_elam_mem                     */
/* Register template referenced: elb_pxe_csr::cfg_elam_mem                 */
#define ELB_PXE_CSR_CFG_ELAM_MEM_OFFSET 0x2b0
#define ELB_PXE_CSR_CFG_ELAM_MEM_BYTE_OFFSET 0xac0
#define ELB_PXE_CSR_CFG_ELAM_MEM_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_CFG_ELAM_MEM_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_MEM_READ_MASK 0xffffffff
#define ELB_PXE_CSR_CFG_ELAM_MEM_WRITE_MASK 0x000007ff
/* Register member: elb_pxe_csr.sta_bist_elam_mem                          */
/* Register type referenced: elb_pxe_csr::sta_bist_elam_mem                */
/* Register template referenced: elb_pxe_csr::sta_bist_elam_mem            */
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_OFFSET 0x2b1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_BYTE_OFFSET 0xac4
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_READ_ACCESS 1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_RESET_MASK 0xfffffffc
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_READ_MASK 0xffffffff
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_WRITE_MASK 0x00000000

/* Register type: elb_pxe_csr::cfg_elam_general                            */
/* Register template: elb_pxe_csr::cfg_elam_general                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 125 */
/* Field member: elb_pxe_csr::cfg_elam_general.time_mode                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_MSB 15
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_LSB 14
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_WIDTH 2
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_FIELD_MASK 0x0000c000
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_SET(x) \
   (((x) << 14) & 0x0000c000)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_TIME_MODE_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: elb_pxe_csr::cfg_elam_general.breakout_enable             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_MSB 13
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_LSB 13
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_WIDTH 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_FIELD_MASK 0x00002000
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_BREAKOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxe_csr::cfg_elam_general.num_post_sample             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_MSB 12
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_LSB 3
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_WIDTH 10
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_RESET 0x000
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_FIELD_MASK 0x00001ff8
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_GET(x) \
   (((x) & 0x00001ff8) >> 3)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_SET(x) \
   (((x) << 3) & 0x00001ff8)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_NUM_POST_SAMPLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00001ff8) | ((r) & 0xffffe007))
/* Field member: elb_pxe_csr::cfg_elam_general.stop_sample                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_MSB 2
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_LSB 2
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_WIDTH 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_FIELD_MASK 0x00000004
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_STOP_SAMPLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_pxe_csr::cfg_elam_general.arm                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_MSB 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_LSB 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_WIDTH 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_FIELD_MASK 0x00000002
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_SET(x) (((x) << 1) & 0x00000002)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_ARM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxe_csr::cfg_elam_general.rst                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_MSB 0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_LSB 0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_WIDTH 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_FIELD_MASK 0x00000001
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_GET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_SET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_CFG_ELAM_GENERAL_RST_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: elb_pxe_csr::dhs_elam_m                               */
/* Wide Memory template: elb_pxe_csr::dhs_elam_m                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 136 */
#define ELB_PXE_CSR_DHS_ELAM_M_SIZE 0x100
#define ELB_PXE_CSR_DHS_ELAM_M_BYTE_SIZE 0x400
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRIES 0x5
#define ELB_PXE_CSR_DHS_ELAM_M_MSB 512
#define ELB_PXE_CSR_DHS_ELAM_M_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_WIDTH 513
/* Wide Register member: elb_pxe_csr::dhs_elam_m.entry                     */
/* Wide Register type referenced: elb_pxe_csr::dhs_elam_m::entry           */
/* Wide Register template referenced: elb_pxe_csr::dhs_elam_m::entry       */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_0_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_0_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_0_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_1_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_1_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_1_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_OFFSET 0x1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_2_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_2_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_2_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_OFFSET 0x2
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_3_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_3_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_3_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_OFFSET 0x3
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_4_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_4_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_4_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_OFFSET 0x4
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_5_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_5_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_5_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_OFFSET 0x5
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_6_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_6_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_6_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_OFFSET 0x6
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_7_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_7_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_7_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_OFFSET 0x7
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_8_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_8_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_8_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_OFFSET 0x8
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_9_32              */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_9_32    */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_9_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_OFFSET 0x9
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_10_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_10_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_10_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_OFFSET 0xa
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_11_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_11_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_11_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_OFFSET 0xb
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_12_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_12_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_12_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_OFFSET 0xc
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_13_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_13_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_13_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_OFFSET 0xd
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_14_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_14_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_14_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_OFFSET 0xe
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_15_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_15_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_15_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_OFFSET 0xf
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_16_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_16_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_16_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OFFSET 0x10
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_RESET_MASK 0xfffffffe
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_WRITE_MASK 0x00000001
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_17_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_17_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_17_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_OFFSET 0x11
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_18_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_18_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_18_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_OFFSET 0x12
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_19_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_19_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_19_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_OFFSET 0x13
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_20_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_20_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_20_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_OFFSET 0x14
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_21_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_21_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_21_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_OFFSET 0x15
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_22_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_22_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_22_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_OFFSET 0x16
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_23_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_23_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_23_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_OFFSET 0x17
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_24_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_24_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_24_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_OFFSET 0x18
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_25_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_25_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_25_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_OFFSET 0x19
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_26_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_26_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_26_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_27_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_27_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_27_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_28_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_28_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_28_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_29_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_29_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_29_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_30_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_30_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_30_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_m::entry.entry_31_32             */
/* Register type referenced: elb_pxe_csr::dhs_elam_m::entry::entry_31_32   */
/* Register template referenced: elb_pxe_csr::dhs_elam_m::entry::entry_31_32 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxe_csr::dhs_elam_m::entry                      */
/* Wide Register template: elb_pxe_csr::dhs_elam_m::entry                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_SIZE 0x1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_BYTE_SIZE 0x80

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_0_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_0_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_0_32.mask_31_0      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_0_32_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_1_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_1_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_1_32.mask_63_32     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_1_32_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_2_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_2_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_2_32.mask_95_64     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_2_32_MASK_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_3_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_3_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_3_32.mask_127_96    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_3_32_MASK_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_4_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_4_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_4_32.mask_159_128   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_4_32_MASK_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_5_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_5_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_5_32.mask_191_160   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_5_32_MASK_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_6_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_6_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_6_32.mask_223_192   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_6_32_MASK_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_7_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_7_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_7_32.mask_255_224   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_7_32_MASK_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_8_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_8_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_8_32.match_31_0     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_8_32_MATCH_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_9_32               */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_9_32           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_9_32.match_63_32    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_9_32_MATCH_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_10_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_10_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_10_32.match_95_64   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_10_32_MATCH_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_11_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_11_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_11_32.match_127_96  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_11_32_MATCH_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_12_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_12_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_12_32.match_159_128 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_12_32_MATCH_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_13_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_13_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_13_32.match_191_160 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_13_32_MATCH_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_14_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_14_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_14_32.match_223_192 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_14_32_MATCH_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_15_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_15_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_15_32.match_255_224 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_15_32_MATCH_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_16_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_16_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
/* Field member: elb_pxe_csr::dhs_elam_m::entry::entry_16_32.op            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_MSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_FIELD_MASK 0x00000001
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_GET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_SET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_DHS_ELAM_M_ENTRY_ENTRY_16_32_OP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_17_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_17_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_18_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_18_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_19_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_19_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_20_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_20_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_21_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_21_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_22_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_22_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_23_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_23_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_24_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_24_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_25_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_25_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_26_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_26_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_27_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_27_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_28_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_28_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_29_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_29_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_30_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_30_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::dhs_elam_m::entry::entry_31_32              */
/* Register template: elb_pxe_csr::dhs_elam_m::entry::entry_31_32          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */

/* Register type: elb_pxe_csr::cfg_elam_breakout                           */
/* Register template: elb_pxe_csr::cfg_elam_breakout                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 151 */
/* Field member: elb_pxe_csr::cfg_elam_breakout.op                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_MSB 11
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_LSB 8
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_WIDTH 4
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_FIELD_MASK 0x00000f00
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_GET(x) (((x) & 0x00000f00) >> 8)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_SET(x) (((x) << 8) & 0x00000f00)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_OP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_pxe_csr::cfg_elam_breakout.sel3                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_MSB 7
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_LSB 6
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_WIDTH 2
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_FIELD_MASK 0x000000c0
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_GET(x) (((x) & 0x000000c0) >> 6)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_SET(x) (((x) << 6) & 0x000000c0)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL3_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: elb_pxe_csr::cfg_elam_breakout.sel2                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_MSB 5
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_LSB 4
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_WIDTH 2
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_FIELD_MASK 0x00000030
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_GET(x) (((x) & 0x00000030) >> 4)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_SET(x) (((x) << 4) & 0x00000030)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL2_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: elb_pxe_csr::cfg_elam_breakout.sel1                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_MSB 3
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_LSB 2
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_WIDTH 2
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_FIELD_MASK 0x0000000c
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_GET(x) (((x) & 0x0000000c) >> 2)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_SET(x) (((x) << 2) & 0x0000000c)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL1_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: elb_pxe_csr::cfg_elam_breakout.sel0                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_MSB 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_LSB 0
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_WIDTH 2
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_FIELD_MASK 0x00000003
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_GET(x) ((x) & 0x00000003)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_SET(x) ((x) & 0x00000003)
#define ELB_PXE_CSR_CFG_ELAM_BREAKOUT_SEL0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Memory type: elb_pxe_csr::dhs_elam_eqt                                  */
/* Memory template: elb_pxe_csr::dhs_elam_eqt                              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 161 */
#define ELB_PXE_CSR_DHS_ELAM_EQT_SIZE 0x4
#define ELB_PXE_CSR_DHS_ELAM_EQT_BYTE_SIZE 0x10
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRIES 0x4
#define ELB_PXE_CSR_DHS_ELAM_EQT_MSB 25
#define ELB_PXE_CSR_DHS_ELAM_EQT_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_EQT_WIDTH 26
#define ELB_PXE_CSR_DHS_ELAM_EQT_MASK 0x03ffffff
#define ELB_PXE_CSR_DHS_ELAM_EQT_GET(x) ((x) & 0x03ffffff)
#define ELB_PXE_CSR_DHS_ELAM_EQT_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_pxe_csr::dhs_elam_eqt.entry                        */
/* Register type referenced: elb_pxe_csr::dhs_elam_eqt::entry              */
/* Register template referenced: elb_pxe_csr::dhs_elam_eqt::entry          */
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_RESET_MASK 0xfc000000
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_WRITE_MASK 0x03ffffff

/* Register type: elb_pxe_csr::dhs_elam_eqt::entry                         */
/* Register template: elb_pxe_csr::dhs_elam_eqt::entry                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 169 */
/* Field member: elb_pxe_csr::dhs_elam_eqt::entry.match                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_MSB 25
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_LSB 14
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_WIDTH 12
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_FIELD_MASK 0x03ffc000
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_GET(x) \
   (((x) & 0x03ffc000) >> 14)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_SET(x) \
   (((x) << 14) & 0x03ffc000)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MATCH_MODIFY(r, x) \
   ((((x) << 14) & 0x03ffc000) | ((r) & 0xfc003fff))
/* Field member: elb_pxe_csr::dhs_elam_eqt::entry.mask                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_MSB 13
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_LSB 2
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_WIDTH 12
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_FIELD_MASK 0x00003ffc
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_GET(x) (((x) & 0x00003ffc) >> 2)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_SET(x) (((x) << 2) & 0x00003ffc)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_MASK_MODIFY(r, x) \
   ((((x) << 2) & 0x00003ffc) | ((r) & 0xffffc003))
/* Field member: elb_pxe_csr::dhs_elam_eqt::entry.op                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_MSB 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_LSB 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_FIELD_MASK 0x00000002
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_SET(x) (((x) << 1) & 0x00000002)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_OP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxe_csr::dhs_elam_eqt::entry.inv                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_MSB 0
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_FIELD_MASK 0x00000001
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_GET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_SET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_DHS_ELAM_EQT_ENTRY_INV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: elb_pxe_csr::dhs_elam_branch                          */
/* Wide Memory template: elb_pxe_csr::dhs_elam_branch                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 177 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_SIZE 0x40
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_BYTE_SIZE 0x100
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRIES 0x18
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_MSB 52
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_WIDTH 53
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_MASK 0x001fffffffffffff
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_GET(x) ((x) & 0x001fffffffffffff)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_SET(x) ((x) & 0x001fffffffffffff)
/* Wide Register member: elb_pxe_csr::dhs_elam_branch.entry                */
/* Wide Register type referenced: elb_pxe_csr::dhs_elam_branch::entry      */
/* Wide Register template referenced: elb_pxe_csr::dhs_elam_branch::entry  */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxe_csr::dhs_elam_branch::entry.entry_0_2          */
/* Register type referenced: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2 */
/* Register template referenced: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_branch::entry.entry_1_2          */
/* Register type referenced: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2 */
/* Register template referenced: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_RESET_MASK 0xffe00000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_WRITE_MASK 0x001fffff

/* Wide Register type: elb_pxe_csr::dhs_elam_branch::entry                 */
/* Wide Register template: elb_pxe_csr::dhs_elam_branch::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 185 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_SIZE 0x1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2           */
/* Register template: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 185 */
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2.match_3_0  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_LSB 28
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_WIDTH 4
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_FIELD_MASK 0xf0000000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MATCH_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2.mask       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_MSB 27
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_LSB 12
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_WIDTH 16
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_FIELD_MASK 0x0ffff000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_GET(x) \
   (((x) & 0x0ffff000) >> 12)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_SET(x) \
   (((x) << 12) & 0x0ffff000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_MASK_MODIFY(r, x) \
   ((((x) << 12) & 0x0ffff000) | ((r) & 0xf0000fff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2.cnt        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_MSB 11
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_LSB 4
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_WIDTH 8
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_FIELD_MASK 0x00000ff0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CNT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_0_2.cur_state  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_MSB 3
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_WIDTH 4
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_FIELD_MASK 0x0000000f
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_GET(x) \
   ((x) & 0x0000000f)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_SET(x) \
   ((x) & 0x0000000f)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_0_2_CUR_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2           */
/* Register template: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 185 */
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2.cnt_clr    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_MSB 20
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_LSB 20
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_FIELD_MASK 0x00100000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_GET(x) \
   (((x) & 0x00100000) >> 20)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_SET(x) \
   (((x) << 20) & 0x00100000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_CLR_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2.cnt_inc    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_MSB 19
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_LSB 19
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_FIELD_MASK 0x00080000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_GET(x) \
   (((x) & 0x00080000) >> 19)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_SET(x) \
   (((x) << 19) & 0x00080000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_CNT_INC_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2.trigger    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_MSB 18
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_LSB 18
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_FIELD_MASK 0x00040000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_GET(x) \
   (((x) & 0x00040000) >> 18)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_SET(x) \
   (((x) << 18) & 0x00040000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_TRIGGER_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2.next_state */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_MSB 17
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_LSB 14
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_WIDTH 4
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_FIELD_MASK 0x0003c000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_GET(x) \
   (((x) & 0x0003c000) >> 14)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_SET(x) \
   (((x) << 14) & 0x0003c000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_NEXT_STATE_MODIFY(r, x) \
   ((((x) << 14) & 0x0003c000) | ((r) & 0xfffc3fff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2.op         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_MSB 13
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_LSB 13
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_FIELD_MASK 0x00002000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_OP_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2.inv        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_MSB 12
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_LSB 12
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_FIELD_MASK 0x00001000
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_INV_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxe_csr::dhs_elam_branch::entry::entry_1_2.match_15_4 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_MSB 11
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_WIDTH 12
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_FIELD_MASK 0x00000fff
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_GET(x) \
   ((x) & 0x00000fff)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_SET(x) \
   ((x) & 0x00000fff)
#define ELB_PXE_CSR_DHS_ELAM_BRANCH_ENTRY_ENTRY_1_2_MATCH_15_4_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Register type: elb_pxe_csr::cfg_elam_control                            */
/* Register template: elb_pxe_csr::cfg_elam_control                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 199 */
/* Field member: elb_pxe_csr::cfg_elam_control.control_out                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_MSB 15
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_LSB 0
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_WIDTH 16
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_RESET 0x0000
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_FIELD_MASK 0x0000ffff
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_GET(x) ((x) & 0x0000ffff)
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_SET(x) ((x) & 0x0000ffff)
#define ELB_PXE_CSR_CFG_ELAM_CONTROL_CONTROL_OUT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_pxe_csr::cfg_elam_ext_trig                           */
/* Register template: elb_pxe_csr::cfg_elam_ext_trig                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 205 */
/* Field member: elb_pxe_csr::cfg_elam_ext_trig.next_state                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_MSB 3
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_LSB 0
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_WIDTH 4
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_FIELD_MASK 0x0000000f
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_GET(x) ((x) & 0x0000000f)
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_SET(x) ((x) & 0x0000000f)
#define ELB_PXE_CSR_CFG_ELAM_EXT_TRIG_NEXT_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Memory type: elb_pxe_csr::dhs_elam_capture_en                      */
/* Wide Memory template: elb_pxe_csr::dhs_elam_capture_en                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 211 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_SIZE 0x8
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_BYTE_SIZE 0x20
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRIES 0x4
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_MSB 41
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_WIDTH 42
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_MASK 0x000003ffffffffff
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_GET(x) ((x) & 0x000003ffffffffff)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_SET(x) ((x) & 0x000003ffffffffff)
/* Wide Register member: elb_pxe_csr::dhs_elam_capture_en.entry            */
/* Wide Register type referenced: elb_pxe_csr::dhs_elam_capture_en::entry  */
/* Wide Register template referenced: elb_pxe_csr::dhs_elam_capture_en::entry */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxe_csr::dhs_elam_capture_en::entry.entry_0_2      */
/* Register type referenced: elb_pxe_csr::dhs_elam_capture_en::entry::entry_0_2 */
/* Register template referenced: elb_pxe_csr::dhs_elam_capture_en::entry::entry_0_2 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_capture_en::entry.entry_1_2      */
/* Register type referenced: elb_pxe_csr::dhs_elam_capture_en::entry::entry_1_2 */
/* Register template referenced: elb_pxe_csr::dhs_elam_capture_en::entry::entry_1_2 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OFFSET 0x1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_RESET_MASK 0xfffffc00
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_WRITE_MASK 0x000003ff

/* Wide Register type: elb_pxe_csr::dhs_elam_capture_en::entry             */
/* Wide Register template: elb_pxe_csr::dhs_elam_capture_en::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 219 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_SIZE 0x1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_BYTE_SIZE 0x8

/* Register type: elb_pxe_csr::dhs_elam_capture_en::entry::entry_0_2       */
/* Register template: elb_pxe_csr::dhs_elam_capture_en::entry::entry_0_2   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 219 */
/* Field member: elb_pxe_csr::dhs_elam_capture_en::entry::entry_0_2.match_11_0 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_LSB 20
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_WIDTH 12
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_FIELD_MASK 0xfff00000
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_GET(x) \
   (((x) & 0xfff00000) >> 20)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_SET(x) \
   (((x) << 20) & 0xfff00000)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MATCH_11_0_MODIFY(r, x) \
   ((((x) << 20) & 0xfff00000) | ((r) & 0x000fffff))
/* Field member: elb_pxe_csr::dhs_elam_capture_en::entry::entry_0_2.mask   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_MSB 19
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_WIDTH 20
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_FIELD_MASK 0x000fffff
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_GET(x) \
   ((x) & 0x000fffff)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_SET(x) \
   ((x) & 0x000fffff)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_0_2_MASK_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Register type: elb_pxe_csr::dhs_elam_capture_en::entry::entry_1_2       */
/* Register template: elb_pxe_csr::dhs_elam_capture_en::entry::entry_1_2   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 219 */
/* Field member: elb_pxe_csr::dhs_elam_capture_en::entry::entry_1_2.op     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_MSB 9
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_LSB 9
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_FIELD_MASK 0x00000200
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_OP_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_pxe_csr::dhs_elam_capture_en::entry::entry_1_2.inv    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_MSB 8
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_LSB 8
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_WIDTH 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_FIELD_MASK 0x00000100
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_INV_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_pxe_csr::dhs_elam_capture_en::entry::entry_1_2.match_19_12 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 112 */
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_MSB 7
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_WIDTH 8
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_FIELD_MASK 0x000000ff
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_GET(x) \
   ((x) & 0x000000ff)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_SET(x) \
   ((x) & 0x000000ff)
#define ELB_PXE_CSR_DHS_ELAM_CAPTURE_EN_ENTRY_ENTRY_1_2_MATCH_19_12_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_pxe_csr::sta_elam                               */
/* Wide Register template: elb_pxe_csr::sta_elam                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 227 */
#define ELB_PXE_CSR_STA_ELAM_SIZE 0x4
#define ELB_PXE_CSR_STA_ELAM_BYTE_SIZE 0x10

/* Register type: elb_pxe_csr::sta_elam::sta_elam_0_3                      */
/* Register template: elb_pxe_csr::sta_elam::sta_elam_0_3                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 227 */
/* Field member: elb_pxe_csr::sta_elam::sta_elam_0_3.num_post_sample_7_0   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_MSB 31
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_LSB 24
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_WIDTH 8
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_FIELD_MASK 0xff000000
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_POST_SAMPLE_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: elb_pxe_csr::sta_elam::sta_elam_0_3.num_sample            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_MSB 23
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_LSB 14
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_WIDTH 10
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_FIELD_MASK 0x00ffc000
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_GET(x) \
   (((x) & 0x00ffc000) >> 14)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_SET(x) \
   (((x) << 14) & 0x00ffc000)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_NUM_SAMPLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00ffc000) | ((r) & 0xff003fff))
/* Field member: elb_pxe_csr::sta_elam::sta_elam_0_3.capture_stopped       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_MSB 13
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_LSB 13
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_WIDTH 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_FIELD_MASK 0x00002000
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CAPTURE_STOPPED_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_pxe_csr::sta_elam::sta_elam_0_3.triggered             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_MSB 12
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_LSB 12
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_WIDTH 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_FIELD_MASK 0x00001000
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_GET(x) \
   (((x) & 0x00001000) >> 12)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_SET(x) \
   (((x) << 12) & 0x00001000)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_TRIGGERED_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: elb_pxe_csr::sta_elam::sta_elam_0_3.cnt                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_MSB 11
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_LSB 4
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_WIDTH 8
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_FIELD_MASK 0x00000ff0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_GET(x) \
   (((x) & 0x00000ff0) >> 4)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_SET(x) \
   (((x) << 4) & 0x00000ff0)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_CNT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0) | ((r) & 0xfffff00f))
/* Field member: elb_pxe_csr::sta_elam::sta_elam_0_3.state                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_MSB 3
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_LSB 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_WIDTH 4
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_FIELD_MASK 0x0000000f
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_GET(x) ((x) & 0x0000000f)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_SET(x) ((x) & 0x0000000f)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_0_3_STATE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: elb_pxe_csr::sta_elam::sta_elam_1_3                      */
/* Register template: elb_pxe_csr::sta_elam::sta_elam_1_3                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 227 */
/* Field member: elb_pxe_csr::sta_elam::sta_elam_1_3.last_timestamp_20_0   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_MSB 31
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_LSB 11
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_WIDTH 21
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_FIELD_MASK 0xfffff800
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_GET(x) \
   (((x) & 0xfffff800) >> 11)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_SET(x) \
   (((x) << 11) & 0xfffff800)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_LAST_TIMESTAMP_20_0_MODIFY(r, x) \
   ((((x) << 11) & 0xfffff800) | ((r) & 0x000007ff))
/* Field member: elb_pxe_csr::sta_elam::sta_elam_1_3.mem_wpt               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_MSB 10
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_LSB 2
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_WIDTH 9
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_FIELD_MASK 0x000007fc
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_MEM_WPT_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxe_csr::sta_elam::sta_elam_1_3.num_post_sample_9_8   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_MSB 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_LSB 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_WIDTH 2
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_FIELD_MASK 0x00000003
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_GET(x) \
   ((x) & 0x00000003)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_SET(x) \
   ((x) & 0x00000003)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_1_3_NUM_POST_SAMPLE_9_8_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: elb_pxe_csr::sta_elam::sta_elam_2_3                      */
/* Register template: elb_pxe_csr::sta_elam::sta_elam_2_3                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 227 */
/* Field member: elb_pxe_csr::sta_elam::sta_elam_2_3.last_timestamp_47_21  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_MSB 26
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_LSB 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_WIDTH 27
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_READ_ACCESS 1
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_FIELD_MASK 0x07ffffff
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_GET(x) \
   ((x) & 0x07ffffff)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_SET(x) \
   ((x) & 0x07ffffff)
#define ELB_PXE_CSR_STA_ELAM_STA_ELAM_2_3_LAST_TIMESTAMP_47_21_MODIFY(r, x) \
   (((x) & 0x07ffffff) | ((r) & 0xf8000000))

/* Wide Memory type: elb_pxe_csr::dhs_elam_mem                             */
/* Wide Memory template: elb_pxe_csr::dhs_elam_mem                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 239 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_SIZE 0x10
#define ELB_PXE_CSR_DHS_ELAM_MEM_BYTE_SIZE 0x40
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRIES 0x1
#define ELB_PXE_CSR_DHS_ELAM_MEM_MSB 273
#define ELB_PXE_CSR_DHS_ELAM_MEM_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_WIDTH 274
/* Wide Register member: elb_pxe_csr::dhs_elam_mem.entry                   */
/* Wide Register type referenced: elb_pxe_csr::dhs_elam_mem::entry         */
/* Wide Register template referenced: elb_pxe_csr::dhs_elam_mem::entry     */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_0_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_0_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_0_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_BYTE_OFFSET 0x0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_1_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_1_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_1_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_OFFSET 0x1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_BYTE_OFFSET 0x4
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_2_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_2_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_2_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_OFFSET 0x2
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_BYTE_OFFSET 0x8
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_3_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_3_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_3_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_OFFSET 0x3
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_BYTE_OFFSET 0xc
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_4_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_4_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_4_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_OFFSET 0x4
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_BYTE_OFFSET 0x10
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_5_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_5_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_5_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_OFFSET 0x5
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_BYTE_OFFSET 0x14
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_6_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_6_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_6_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_OFFSET 0x6
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_BYTE_OFFSET 0x18
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_7_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_7_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_7_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_OFFSET 0x7
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_BYTE_OFFSET 0x1c
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_WRITE_MASK 0xffffffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_8_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_8_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_8_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_OFFSET 0x8
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_BYTE_OFFSET 0x20
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_RESET_MASK 0xfffc0000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_WRITE_MASK 0x0003ffff
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_9_16            */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_9_16  */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_9_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_OFFSET 0x9
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_BYTE_OFFSET 0x24
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_9_16_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_10_16           */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_10_16 */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_10_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_OFFSET 0xa
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_BYTE_OFFSET 0x28
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_10_16_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_11_16           */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_11_16 */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_11_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_OFFSET 0xb
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_BYTE_OFFSET 0x2c
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_11_16_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_12_16           */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_12_16 */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_12_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_OFFSET 0xc
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_BYTE_OFFSET 0x30
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_12_16_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_13_16           */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_13_16 */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_13_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_OFFSET 0xd
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_BYTE_OFFSET 0x34
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_13_16_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_14_16           */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_14_16 */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_14_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_OFFSET 0xe
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_BYTE_OFFSET 0x38
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_14_16_WRITE_MASK 0x00000000
/* Register member: elb_pxe_csr::dhs_elam_mem::entry.entry_15_16           */
/* Register type referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_15_16 */
/* Register template referenced: elb_pxe_csr::dhs_elam_mem::entry::entry_15_16 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_OFFSET 0xf
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_BYTE_OFFSET 0x3c
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_RESET_VALUE 0x00000000
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_RESET_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_READ_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_15_16_WRITE_MASK 0x00000000

/* Wide Register type: elb_pxe_csr::dhs_elam_mem::entry                    */
/* Wide Register template: elb_pxe_csr::dhs_elam_mem::entry                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_SIZE 0x1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_BYTE_SIZE 0x40

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_0_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_0_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_0_16.data_31_0    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_0_16_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_1_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_1_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_1_16.data_63_32   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_1_16_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_2_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_2_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_2_16.data_95_64   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_2_16_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_3_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_3_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_3_16.data_127_96  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_3_16_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_4_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_4_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_4_16.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_4_16_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_5_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_5_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_5_16.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_5_16_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_6_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_6_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_6_16.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_6_16_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_7_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_7_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_7_16.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_MSB 31
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_WIDTH 32
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_FIELD_MASK 0xffffffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_7_16_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_8_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_8_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
/* Field member: elb_pxe_csr::dhs_elam_mem::entry::entry_8_16.data_273_256 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 195 */
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_MSB 17
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_LSB 0
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_WIDTH 18
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_READ_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_WRITE_ACCESS 1
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_FIELD_MASK 0x0003ffff
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_GET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_SET(x) \
   ((x) & 0x0003ffff)
#define ELB_PXE_CSR_DHS_ELAM_MEM_ENTRY_ENTRY_8_16_DATA_273_256_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_9_16             */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_9_16         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_10_16            */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_10_16        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_11_16            */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_11_16        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_12_16            */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_12_16        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_13_16            */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_13_16        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_14_16            */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_14_16        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */

/* Register type: elb_pxe_csr::dhs_elam_mem::entry::entry_15_16            */
/* Register template: elb_pxe_csr::dhs_elam_mem::entry::entry_15_16        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */

/* Register type: elb_pxe_csr::cfg_elam_mem                                */
/* Register template: elb_pxe_csr::cfg_elam_mem                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 250 */
/* Field member: elb_pxe_csr::cfg_elam_mem.addr                            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_MSB 10
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_LSB 2
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_WIDTH 9
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_RESET 0x000
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_FIELD_MASK 0x000007fc
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_GET(x) (((x) & 0x000007fc) >> 2)
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_SET(x) (((x) << 2) & 0x000007fc)
#define ELB_PXE_CSR_CFG_ELAM_MEM_ADDR_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_pxe_csr::cfg_elam_mem.eccbypass                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_MSB 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_LSB 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_WIDTH 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_FIELD_MASK 0x00000002
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_SET(x) (((x) << 1) & 0x00000002)
#define ELB_PXE_CSR_CFG_ELAM_MEM_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxe_csr::cfg_elam_mem.bist_run                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 13 */
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_MSB 0
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_LSB 0
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_WIDTH 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_READ_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_WRITE_ACCESS 1
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_RESET 0x0
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_CFG_ELAM_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_pxe_csr::sta_bist_elam_mem                           */
/* Register template: elb_pxe_csr::sta_bist_elam_mem                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 257 */
/* Field member: elb_pxe_csr::sta_bist_elam_mem.done_pass                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_MSB 1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_LSB 1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_WIDTH 1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_READ_ACCESS 1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_FIELD_MASK 0x00000002
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_pxe_csr::sta_bist_elam_mem.done_fail                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/design/common/elb_common.csr, line: 74 */
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_MSB 0
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_LSB 0
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_WIDTH 1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_READ_ACCESS 1
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_WRITE_ACCESS 0
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_FIELD_MASK 0x00000001
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define ELB_PXE_CSR_STA_BIST_ELAM_MEM_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_pcihdrt::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 141 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_dhs_itr_pcihdrt_entry, *PTR_Elb_pxb_csr_dhs_itr_pcihdrt_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_pcihdrt                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 133 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_pcihdrt_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_pcihdrt, *PTR_Elb_pxb_csr_dhs_itr_pcihdrt;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_portmap::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 173 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_portmap_entry, *PTR_Elb_pxb_csr_dhs_itr_portmap_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_portmap                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 165 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_portmap_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_portmap, *PTR_Elb_pxb_csr_dhs_itr_portmap;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_pmt::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 186 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_pmt_entry, *PTR_Elb_pxb_csr_dhs_tgt_pmt_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_pmt                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 179 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_pmt_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_pmt, *PTR_Elb_pxb_csr_dhs_tgt_pmt;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_pmr::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 200 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_dhs_tgt_pmr_entry, *PTR_Elb_pxb_csr_dhs_tgt_pmr_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_pmr                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 193 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_pmr_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_pmr, *PTR_Elb_pxb_csr_dhs_tgt_pmr;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_prt::entry              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 213 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_dhs_tgt_prt_entry, *PTR_Elb_pxb_csr_dhs_tgt_prt_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_prt                       */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 206 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_prt_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_prt, *PTR_Elb_pxb_csr_dhs_tgt_prt;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_rxcrbfr0::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 226 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr0_entry, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr0_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_rxcrbfr0                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 219 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_rxcrbfr0_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr0, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr0;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_rxcrbfr1::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 239 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr1_entry, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr1_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_rxcrbfr1                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 232 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_rxcrbfr1_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr1, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr1;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_rxcrbfr2::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 252 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr2_entry, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr2_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_rxcrbfr2                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 245 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_rxcrbfr2_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr2, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr2;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_rxcrbfr3::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 265 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr3_entry, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr3_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_rxcrbfr3                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 258 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_rxcrbfr3_entry entry[0x400]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_rxcrbfr3, *PTR_Elb_pxb_csr_dhs_tgt_rxcrbfr3;

/* Typedef for Memory: elb_pxb_csr::dhs_tgt_rxinfo                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 271 */
typedef struct {
   volatile uint32_t entry[0x400]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_rxinfo, *PTR_Elb_pxb_csr_dhs_tgt_rxinfo;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_cplst::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 291 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_dhs_tgt_cplst_entry, *PTR_Elb_pxb_csr_dhs_tgt_cplst_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_cplst                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 284 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_cplst_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_cplst, *PTR_Elb_pxb_csr_dhs_tgt_cplst;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_romask::entry           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 304 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_tgt_romask_entry, *PTR_Elb_pxb_csr_dhs_tgt_romask_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_romask                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 297 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_romask_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_romask, *PTR_Elb_pxb_csr_dhs_tgt_romask;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_aximst0::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 317 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst0_entry, *PTR_Elb_pxb_csr_dhs_tgt_aximst0_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_aximst0                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 310 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_aximst0_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst0, *PTR_Elb_pxb_csr_dhs_tgt_aximst0;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_aximst1::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 329 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst1_entry, *PTR_Elb_pxb_csr_dhs_tgt_aximst1_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_aximst1                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 322 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_aximst1_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst1, *PTR_Elb_pxb_csr_dhs_tgt_aximst1;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_aximst2::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 341 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst2_entry, *PTR_Elb_pxb_csr_dhs_tgt_aximst2_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_aximst2                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 334 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_aximst2_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst2, *PTR_Elb_pxb_csr_dhs_tgt_aximst2;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_aximst3::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 353 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst3_entry, *PTR_Elb_pxb_csr_dhs_tgt_aximst3_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_aximst3                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 346 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_aximst3_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst3, *PTR_Elb_pxb_csr_dhs_tgt_aximst3;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_aximst4::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 365 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst4_entry, *PTR_Elb_pxb_csr_dhs_tgt_aximst4_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_aximst4                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 358 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_aximst4_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_aximst4, *PTR_Elb_pxb_csr_dhs_tgt_aximst4;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_wrbfr0::entry           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 377 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr0_entry, *PTR_Elb_pxb_csr_dhs_itr_wrbfr0_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_wrbfr0                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 370 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_wrbfr0_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr0, *PTR_Elb_pxb_csr_dhs_itr_wrbfr0;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_wrbfr1::entry           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 389 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr1_entry, *PTR_Elb_pxb_csr_dhs_itr_wrbfr1_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_wrbfr1                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 382 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_wrbfr1_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr1, *PTR_Elb_pxb_csr_dhs_itr_wrbfr1;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_wrbfr2::entry           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 401 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr2_entry, *PTR_Elb_pxb_csr_dhs_itr_wrbfr2_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_wrbfr2                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 394 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_wrbfr2_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr2, *PTR_Elb_pxb_csr_dhs_itr_wrbfr2;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_wrbfr3::entry           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 413 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr3_entry, *PTR_Elb_pxb_csr_dhs_itr_wrbfr3_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_wrbfr3                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 406 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_wrbfr3_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_wrbfr3, *PTR_Elb_pxb_csr_dhs_itr_wrbfr3;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_wrhdr::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 425 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_dhs_itr_wrhdr_entry, *PTR_Elb_pxb_csr_dhs_itr_wrhdr_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_wrhdr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 418 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_wrhdr_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_wrhdr, *PTR_Elb_pxb_csr_dhs_itr_wrhdr;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_rdhdr::entry            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 438 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_dhs_itr_rdhdr_entry, *PTR_Elb_pxb_csr_dhs_itr_rdhdr_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_rdhdr                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 431 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_rdhdr_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_rdhdr, *PTR_Elb_pxb_csr_dhs_itr_rdhdr;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_rdcontext::entry        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 451 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_dhs_itr_rdcontext_entry, *PTR_Elb_pxb_csr_dhs_itr_rdcontext_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_rdcontext                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 444 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_rdcontext_entry entry[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_rdcontext, *PTR_Elb_pxb_csr_dhs_itr_rdcontext;

/* Typedef for Memory: elb_pxb_csr::dhs_tgt_rdcontext                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 477 */
typedef struct {
   struct {
      volatile uint8_t entry;
      uint8_t _pad[0x3];
   } entry_t[0x80]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_rdcontext, *PTR_Elb_pxb_csr_dhs_tgt_rdcontext;

/* Typedef for Memory: elb_pxb_csr::dhs_tgt_rc_bdfmap                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 492 */
typedef struct {
   volatile uint32_t entry[0x40]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_rc_bdfmap, *PTR_Elb_pxb_csr_dhs_tgt_rc_bdfmap;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr0::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 515 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr0_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr0_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr0                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 508 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr0_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr0, *PTR_Elb_pxb_csr_dhs_itr_cplbfr0;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr1::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 527 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr1_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr1_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr1                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 520 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr1_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr1, *PTR_Elb_pxb_csr_dhs_itr_cplbfr1;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr2::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 539 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr2_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr2_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr2                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 532 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr2_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr2, *PTR_Elb_pxb_csr_dhs_itr_cplbfr2;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr3::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 551 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr3_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr3_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr3                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 544 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr3_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr3, *PTR_Elb_pxb_csr_dhs_itr_cplbfr3;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr4::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 563 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr4_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr4_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr4                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 556 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr4_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr4, *PTR_Elb_pxb_csr_dhs_itr_cplbfr4;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr5::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 575 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr5_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr5_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr5                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 568 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr5_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr5, *PTR_Elb_pxb_csr_dhs_itr_cplbfr5;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr6::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 587 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr6_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr6_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr6                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 580 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr6_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr6, *PTR_Elb_pxb_csr_dhs_itr_cplbfr6;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr7::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 599 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr7_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr7_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr7                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 592 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr7_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr7, *PTR_Elb_pxb_csr_dhs_itr_cplbfr7;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr8::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 611 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr8_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr8_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr8                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 604 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr8_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr8, *PTR_Elb_pxb_csr_dhs_itr_cplbfr8;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr9::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 623 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr9_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr9_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr9                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 616 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr9_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr9, *PTR_Elb_pxb_csr_dhs_itr_cplbfr9;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr10::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 635 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr10_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr10_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr10                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 628 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr10_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr10, *PTR_Elb_pxb_csr_dhs_itr_cplbfr10;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr11::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 647 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr11_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr11_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr11                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 640 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr11_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr11, *PTR_Elb_pxb_csr_dhs_itr_cplbfr11;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr12::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 659 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr12_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr12_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr12                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 652 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr12_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr12, *PTR_Elb_pxb_csr_dhs_itr_cplbfr12;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr13::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 671 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr13_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr13_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr13                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 664 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr13_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr13, *PTR_Elb_pxb_csr_dhs_itr_cplbfr13;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr14::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 683 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr14_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr14_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr14                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 676 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr14_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr14, *PTR_Elb_pxb_csr_dhs_itr_cplbfr14;

/* Typedef for Wide Register: elb_pxb_csr::dhs_itr_cplbfr15::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 695 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr15_entry, *PTR_Elb_pxb_csr_dhs_itr_cplbfr15_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_itr_cplbfr15                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 688 */
typedef struct {
   volatile Elb_pxb_csr_dhs_itr_cplbfr15_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_itr_cplbfr15, *PTR_Elb_pxb_csr_dhs_itr_cplbfr15;

/* Typedef for Memory: elb_pxb_csr::dhs_tgt_notify                         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 700 */
typedef struct {
   volatile uint32_t entry[0x8]; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_notify, *PTR_Elb_pxb_csr_dhs_tgt_notify;

/* Typedef for Wide Register: elb_pxb_csr::dhs_tgt_ind_rsp::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 719 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_pxb_csr_dhs_tgt_ind_rsp_entry, *PTR_Elb_pxb_csr_dhs_tgt_ind_rsp_entry;

/* Typedef for Wide Memory: elb_pxb_csr::dhs_tgt_ind_rsp                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 712 */
typedef struct {
   volatile Elb_pxb_csr_dhs_tgt_ind_rsp_entry entry; /**< Offset 0x0 (R/W) */
} Elb_pxb_csr_dhs_tgt_ind_rsp, *PTR_Elb_pxb_csr_dhs_tgt_ind_rsp;

/* Typedef for Wide Register: elb_pxb_csr::cfg_itr_port                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 744 */
typedef struct {
   volatile uint32_t cfg_itr_port_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_itr_port_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_itr_port_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_cfg_itr_port, *PTR_Elb_pxb_csr_cfg_itr_port;

/* Typedef for Wide Register: elb_pxb_csr::cfg_tgt_req_notify_int          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 798 */
typedef struct {
   volatile uint32_t cfg_tgt_req_notify_int_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_req_notify_int_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_req_notify_int_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_cfg_tgt_req_notify_int, *PTR_Elb_pxb_csr_cfg_tgt_req_notify_int;

/* Typedef for Wide Register: elb_pxb_csr::cfg_tgt_req_indirect_int        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 811 */
typedef struct {
   volatile uint32_t cfg_tgt_req_indirect_int_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_req_indirect_int_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_req_indirect_int_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_cfg_tgt_req_indirect_int,
  *PTR_Elb_pxb_csr_cfg_tgt_req_indirect_int;

/* Typedef for Wide Register: elb_pxb_csr::cfg_tgt_rx_credit_bfr           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 847 */
typedef struct {
   volatile uint32_t cfg_tgt_rx_credit_bfr_0_7; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_1_7; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_2_7; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_3_7; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_4_7; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_5_7; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_tgt_rx_credit_bfr_6_7; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_cfg_tgt_rx_credit_bfr, *PTR_Elb_pxb_csr_cfg_tgt_rx_credit_bfr;

/* Typedef for Wide Register: elb_pxb_csr::cfg_pmt_tbl_id                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 936 */
typedef struct {
   volatile uint32_t cfg_pmt_tbl_id_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pmt_tbl_id_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cfg_pmt_tbl_id, *PTR_Elb_pxb_csr_cfg_pmt_tbl_id;

/* Typedef for Wide Register: elb_pxb_csr::cfg_pcie_local_memaddr_decode   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 987 */
typedef struct {
   volatile uint32_t cfg_pcie_local_memaddr_decode_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pcie_local_memaddr_decode_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_pcie_local_memaddr_decode_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_pcie_local_memaddr_decode_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_cfg_pcie_local_memaddr_decode,
  *PTR_Elb_pxb_csr_cfg_pcie_local_memaddr_decode;

/* Typedef for Wide Register: elb_pxb_csr::cfg_tgt_rc_legacy_int_addr      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1013 */
typedef struct {
   volatile uint32_t cfg_tgt_rc_legacy_int_addr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_rc_legacy_int_addr_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cfg_tgt_rc_legacy_int_addr,
  *PTR_Elb_pxb_csr_cfg_tgt_rc_legacy_int_addr;

/* Typedef for Wide Register: elb_pxb_csr::cfg_tgt_pmt_ind                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1038 */
typedef struct {
   volatile uint32_t cfg_tgt_pmt_ind_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_pmt_ind_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_tgt_pmt_ind_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_tgt_pmt_ind_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_cfg_tgt_pmt_ind, *PTR_Elb_pxb_csr_cfg_tgt_pmt_ind;

/* Typedef for Memory: elb_pxb_csr::dhs_tgt_pmt_ind                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1051 */
typedef struct {
   volatile uint8_t entry; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3];
} Elb_pxb_csr_dhs_tgt_pmt_ind, *PTR_Elb_pxb_csr_dhs_tgt_pmt_ind;

/* Typedef for Wide Register: elb_pxb_csr::sat_tgt_rx_drop                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1335 */
typedef struct {
   volatile uint32_t sat_tgt_rx_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_tgt_rx_drop_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_sat_tgt_rx_drop, *PTR_Elb_pxb_csr_sat_tgt_rx_drop;

/* Typedef for Wide Register: elb_pxb_csr::cfg_tgt_vf_cfg_stride           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1347 */
typedef struct {
   volatile uint32_t cfg_tgt_vf_cfg_stride_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_tgt_vf_cfg_stride_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cfg_tgt_vf_cfg_stride, *PTR_Elb_pxb_csr_cfg_tgt_vf_cfg_stride;

/* Typedef for Wide Register: elb_pxb_csr::sta_tgt_axi_pending             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1368 */
typedef struct {
   volatile uint32_t sta_tgt_axi_pending_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tgt_axi_pending_1_2; /**< Offset 0x4 (R) */
} Elb_pxb_csr_sta_tgt_axi_pending, *PTR_Elb_pxb_csr_sta_tgt_axi_pending;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_tot_axi_wr              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1386 */
typedef struct {
   volatile uint32_t cnt_itr_tot_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_tot_axi_wr, *PTR_Elb_pxb_csr_cnt_itr_tot_axi_wr;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_axi_wr64                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1393 */
typedef struct {
   volatile uint32_t cnt_itr_axi_wr64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_wr64_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_axi_wr64, *PTR_Elb_pxb_csr_cnt_itr_axi_wr64;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_axi_wr256               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1400 */
typedef struct {
   volatile uint32_t cnt_itr_axi_wr256_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_wr256_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_axi_wr256, *PTR_Elb_pxb_csr_cnt_itr_axi_wr256;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_tot_axi_payload_rd      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1407 */
typedef struct {
   volatile uint32_t cnt_itr_tot_axi_payload_rd_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_axi_payload_rd_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_tot_axi_payload_rd,
  *PTR_Elb_pxb_csr_cnt_itr_tot_axi_payload_rd;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_tot_axi_payload_wr      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1413 */
typedef struct {
   volatile uint32_t cnt_itr_tot_axi_payload_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_axi_payload_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_tot_axi_payload_wr,
  *PTR_Elb_pxb_csr_cnt_itr_tot_axi_payload_wr;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_tot_axi_rd              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1419 */
typedef struct {
   volatile uint32_t cnt_itr_tot_axi_rd_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_axi_rd_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_tot_axi_rd, *PTR_Elb_pxb_csr_cnt_itr_tot_axi_rd;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_axi_rd64                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1426 */
typedef struct {
   volatile uint32_t cnt_itr_axi_rd64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_rd64_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_axi_rd64, *PTR_Elb_pxb_csr_cnt_itr_axi_rd64;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_axi_rd256               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1433 */
typedef struct {
   volatile uint32_t cnt_itr_axi_rd256_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_axi_rd256_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_axi_rd256, *PTR_Elb_pxb_csr_cnt_itr_axi_rd256;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_tot_axi_wr              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1440 */
typedef struct {
   volatile uint32_t cnt_tgt_tot_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_tot_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_tot_axi_wr, *PTR_Elb_pxb_csr_cnt_tgt_tot_axi_wr;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_axi_wr64                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1447 */
typedef struct {
   volatile uint32_t cnt_tgt_axi_wr64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_axi_wr64_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_axi_wr64, *PTR_Elb_pxb_csr_cnt_tgt_axi_wr64;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_db64_axi_wr             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1454 */
typedef struct {
   volatile uint32_t cnt_tgt_db64_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_db64_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_db64_axi_wr, *PTR_Elb_pxb_csr_cnt_tgt_db64_axi_wr;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_db32_axi_wr             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1461 */
typedef struct {
   volatile uint32_t cnt_tgt_db32_axi_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_db32_axi_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_db32_axi_wr, *PTR_Elb_pxb_csr_cnt_tgt_db32_axi_wr;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_db_bypass               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1468 */
typedef struct {
   volatile uint32_t cnt_tgt_db_bypass_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_db_bypass_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_db_bypass, *PTR_Elb_pxb_csr_cnt_tgt_db_bypass;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_wqe_bypass              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1475 */
typedef struct {
   volatile uint32_t cnt_tgt_wqe_bypass_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_wqe_bypass_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_wqe_bypass, *PTR_Elb_pxb_csr_cnt_tgt_wqe_bypass;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_rsp_ca_ur               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1482 */
typedef struct {
   volatile uint32_t cnt_tgt_rsp_ca_ur_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_rsp_ca_ur_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_rsp_ca_ur, *PTR_Elb_pxb_csr_cnt_tgt_rsp_ca_ur;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_tot_axi_rd              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1489 */
typedef struct {
   volatile uint32_t cnt_tgt_tot_axi_rd_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_tot_axi_rd_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_tot_axi_rd, *PTR_Elb_pxb_csr_cnt_tgt_tot_axi_rd;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_axi_rd64                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1496 */
typedef struct {
   volatile uint32_t cnt_tgt_axi_rd64_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_axi_rd64_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_axi_rd64, *PTR_Elb_pxb_csr_cnt_tgt_axi_rd64;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_tot_axi_payload_rd      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1503 */
typedef struct {
   volatile uint32_t cnt_tgt_tot_axi_payload_rd_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_tot_axi_payload_rd_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_tot_axi_payload_rd,
  *PTR_Elb_pxb_csr_cnt_tgt_tot_axi_payload_rd;

/* Typedef for Wide Register: elb_pxb_csr::cnt_tgt_tot_axi_payload_wr      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1509 */
typedef struct {
   volatile uint32_t cnt_tgt_tot_axi_payload_wr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tgt_tot_axi_payload_wr_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_tgt_tot_axi_payload_wr,
  *PTR_Elb_pxb_csr_cnt_tgt_tot_axi_payload_wr;

/* Typedef for Wide Register: elb_pxb_csr::sta_itr_cpl_err_header          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1544 */
typedef struct {
   volatile uint32_t sta_itr_cpl_err_header_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_cpl_err_header_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_cpl_err_header_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_itr_cpl_err_header_3_4; /**< Offset 0xc (R) */
} Elb_pxb_csr_sta_itr_cpl_err_header, *PTR_Elb_pxb_csr_sta_itr_cpl_err_header;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_tot_msg                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1562 */
typedef struct {
   volatile uint32_t cnt_itr_tot_msg_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_msg_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_tot_msg, *PTR_Elb_pxb_csr_cnt_itr_tot_msg;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_intx_assert_msg         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1569 */
typedef struct {
   volatile uint32_t cnt_itr_intx_assert_msg_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_intx_assert_msg_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_intx_assert_msg, *PTR_Elb_pxb_csr_cnt_itr_intx_assert_msg;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_tot_atomic_req          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1576 */
typedef struct {
   volatile uint32_t cnt_itr_tot_atomic_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_tot_atomic_req_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_tot_atomic_req, *PTR_Elb_pxb_csr_cnt_itr_tot_atomic_req;

/* Typedef for Wide Register: elb_pxb_csr::sta_tgt_req_debug               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1595 */
typedef struct {
   volatile uint32_t sta_tgt_req_debug_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tgt_req_debug_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_tgt_req_debug_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_tgt_req_debug_3_4; /**< Offset 0xc (R) */
} Elb_pxb_csr_sta_tgt_req_debug, *PTR_Elb_pxb_csr_sta_tgt_req_debug;

/* Typedef for Wide Register: elb_pxb_csr::sta_itr_req_debug               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1647 */
typedef struct {
   volatile uint32_t sta_itr_req_debug_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_req_debug_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_req_debug_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_sta_itr_req_debug, *PTR_Elb_pxb_csr_sta_itr_req_debug;

/* Typedef for Wide Register: elb_pxb_csr::sta_tgt_rx_req                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1721 */
typedef struct {
   volatile uint32_t sta_tgt_rx_req_0_5; /**< Offset 0x0 (R) */
   volatile uint32_t sta_tgt_rx_req_1_5; /**< Offset 0x4 (R) */
   volatile uint32_t sta_tgt_rx_req_2_5; /**< Offset 0x8 (R) */
   volatile uint32_t sta_tgt_rx_req_3_5; /**< Offset 0xc (R) */
   volatile uint32_t sta_tgt_rx_req_4_5; /**< Offset 0x10 (R) */
   uint8_t _pad0[0xc];
} Elb_pxb_csr_sta_tgt_rx_req, *PTR_Elb_pxb_csr_sta_tgt_rx_req;

/* Typedef for Wide Register: elb_pxb_csr::cfg_itr_raw_tlp                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1782 */
typedef struct {
   volatile uint32_t cfg_itr_raw_tlp_0_12; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_1_12; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_2_12; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_3_12; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_4_12; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_5_12; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_6_12; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_7_12; /**< Offset 0x1c (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_8_12; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_9_12; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_10_12; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_11_12; /**< Offset 0x2c (R/W) */
   uint8_t _pad0[0x10];
} Elb_pxb_csr_cfg_itr_raw_tlp, *PTR_Elb_pxb_csr_cfg_itr_raw_tlp;

/* Typedef for Wide Register: elb_pxb_csr::sta_itr_raw_tlp_data            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1808 */
typedef struct {
   volatile uint32_t sta_itr_raw_tlp_data_0_8; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_1_8; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_2_8; /**< Offset 0x8 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_3_8; /**< Offset 0xc (R) */
   volatile uint32_t sta_itr_raw_tlp_data_4_8; /**< Offset 0x10 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_5_8; /**< Offset 0x14 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_6_8; /**< Offset 0x18 (R) */
   volatile uint32_t sta_itr_raw_tlp_data_7_8; /**< Offset 0x1c (R) */
} Elb_pxb_csr_sta_itr_raw_tlp_data, *PTR_Elb_pxb_csr_sta_itr_raw_tlp_data;

/* Typedef for Wide Register: elb_pxb_csr::sta_itr_tags_pending            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1829 */
typedef struct {
   volatile uint32_t sta_itr_tags_pending_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_tags_pending_1_2; /**< Offset 0x4 (R) */
} Elb_pxb_csr_sta_itr_tags_pending, *PTR_Elb_pxb_csr_sta_itr_tags_pending;

/* Typedef for Wide Register: elb_pxb_csr::sta_itr_portfifo_depth          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1841 */
typedef struct {
   volatile uint32_t sta_itr_portfifo_depth_0_5; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_portfifo_depth_1_5; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_portfifo_depth_2_5; /**< Offset 0x8 (R) */
   volatile uint32_t sta_itr_portfifo_depth_3_5; /**< Offset 0xc (R) */
   volatile uint32_t sta_itr_portfifo_depth_4_5; /**< Offset 0x10 (R) */
   uint8_t _pad0[0xc];
} Elb_pxb_csr_sta_itr_portfifo_depth, *PTR_Elb_pxb_csr_sta_itr_portfifo_depth;

/* Typedef for Wide Register: elb_pxb_csr::sat_tgt_ind_reason              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 1913 */
typedef struct {
   volatile uint32_t sat_tgt_ind_reason_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t sat_tgt_ind_reason_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t sat_tgt_ind_reason_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t sat_tgt_ind_reason_3_4; /**< Offset 0xc (R/W) */
} Elb_pxb_csr_sat_tgt_ind_reason, *PTR_Elb_pxb_csr_sat_tgt_ind_reason;

/* Typedef for Wide Register: elb_pxb_csr::cfg_itr_rdlat_measure           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2039 */
typedef struct {
   volatile uint32_t cfg_itr_rdlat_measure_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_itr_rdlat_measure_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cfg_itr_rdlat_measure, *PTR_Elb_pxb_csr_cfg_itr_rdlat_measure;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_rdlat_accum0            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2054 */
typedef struct {
   volatile uint32_t cnt_itr_rdlat_accum0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_rdlat_accum0_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_rdlat_accum0, *PTR_Elb_pxb_csr_cnt_itr_rdlat_accum0;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_rdlat_accum1            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2065 */
typedef struct {
   volatile uint32_t cnt_itr_rdlat_accum1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_rdlat_accum1_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_rdlat_accum1, *PTR_Elb_pxb_csr_cnt_itr_rdlat_accum1;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_rdlat_accum2            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2076 */
typedef struct {
   volatile uint32_t cnt_itr_rdlat_accum2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_rdlat_accum2_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_rdlat_accum2, *PTR_Elb_pxb_csr_cnt_itr_rdlat_accum2;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_rdlat_accum3            */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2087 */
typedef struct {
   volatile uint32_t cnt_itr_rdlat_accum3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_rdlat_accum3_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_rdlat_accum3, *PTR_Elb_pxb_csr_cnt_itr_rdlat_accum3;

/* Typedef for Wide Register: elb_pxb_csr::cnt_itr_wrlat_accum             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2105 */
typedef struct {
   volatile uint32_t cnt_itr_wrlat_accum_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_itr_wrlat_accum_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cnt_itr_wrlat_accum, *PTR_Elb_pxb_csr_cnt_itr_wrlat_accum;

/* Typedef for Wide Register: elb_pxb_csr::sta_itr_axi_err_addr_rd         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2112 */
typedef struct {
   volatile uint32_t sta_itr_axi_err_addr_rd_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_axi_err_addr_rd_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_axi_err_addr_rd_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_sta_itr_axi_err_addr_rd, *PTR_Elb_pxb_csr_sta_itr_axi_err_addr_rd;

/* Typedef for Wide Register: elb_pxb_csr::sta_itr_axi_err_addr_wr         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2124 */
typedef struct {
   volatile uint32_t sta_itr_axi_err_addr_wr_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_itr_axi_err_addr_wr_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_itr_axi_err_addr_wr_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_sta_itr_axi_err_addr_wr, *PTR_Elb_pxb_csr_sta_itr_axi_err_addr_wr;

/* Typedef for Wide Register: elb_pxb_csr::cfg_sram_bist                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2136 */
typedef struct {
   volatile uint32_t cfg_sram_bist_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_sram_bist_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxb_csr_cfg_sram_bist, *PTR_Elb_pxb_csr_cfg_sram_bist;

/* Typedef for Wide Register: elb_pxb_csr::sta_sram_bist                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2142 */
typedef struct {
   volatile uint32_t sta_sram_bist_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sram_bist_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_sram_bist_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_sta_sram_bist, *PTR_Elb_pxb_csr_sta_sram_bist;

/* Typedef for Group: elb_pxb_csr::int_groups                              */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2170 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxb_csr_int_groups, *PTR_Elb_pxb_csr_int_groups;

/* Typedef for Group: elb_pxb_csr::int_itr_ecc                             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2171 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_pxb_csr_int_itr_ecc, *PTR_Elb_pxb_csr_int_itr_ecc;

/* Typedef for Group: elb_pxb_csr::int_tgt_ecc                             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2203 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_pxb_csr_int_tgt_ecc, *PTR_Elb_pxb_csr_int_tgt_ecc;

/* Typedef for Group: elb_pxb_csr::int_err                                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2240 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_pxb_csr_int_err, *PTR_Elb_pxb_csr_int_err;

/* Typedef for Group: elb_pxb_csr::int_invf                                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2244 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_pxb_csr_int_invf, *PTR_Elb_pxb_csr_int_invf;

/* Typedef for Group: elb_pxb_csr::int_pxe                                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2245 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_pxb_csr_int_pxe, *PTR_Elb_pxb_csr_int_pxe;

/* Typedef for Wide Register: elb_pxinvm_csr::STA_inval_cam::entry         */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R) */
} Elb_pxinvm_csr_STA_inval_cam_entry, *PTR_Elb_pxinvm_csr_STA_inval_cam_entry;

/* Typedef for Wide Memory: elb_pxinvm_csr::STA_inval_cam                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 20 */
typedef struct {
   volatile Elb_pxinvm_csr_STA_inval_cam_entry entry[0x43]; /**< Offset 0x0 (R) */
} Elb_pxinvm_csr_STA_inval_cam, *PTR_Elb_pxinvm_csr_STA_inval_cam;

/* Typedef for Memory: elb_pxinvm_csr::dhs_sw_invalidate                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 32 */
typedef struct {
   volatile uint32_t entry; /**< Offset 0x0 (R/W) */
} Elb_pxinvm_csr_dhs_sw_invalidate, *PTR_Elb_pxinvm_csr_dhs_sw_invalidate;

/* Typedef for Addressmap: elb_pxinvm_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvm.gcsr, line: 8 */
typedef struct {
   volatile uint32_t CFG_inval_master; /**< Offset 0x0 (R/W) */
   volatile uint32_t CFG_ring_fifo; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x7f8];
   Elb_pxinvm_csr_STA_inval_cam STA_inval_cam; /**< Offset 0x800 (R) */
   Elb_pxinvm_csr_dhs_sw_invalidate dhs_sw_invalidate; /**< Offset 0x1000 (R/W) */
   uint8_t _pad1[0xffc];
} Elb_pxinvm_csr, *PTR_Elb_pxinvm_csr;

/* Typedef for Memory: elb_pxinvf_csr::filter_addr_lo                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 1 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_addr_lo, *PTR_Elb_pxinvf_csr_filter_addr_lo;

/* Typedef for Memory: elb_pxinvf_csr::filter_addr_hi                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 16 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_addr_hi, *PTR_Elb_pxinvf_csr_filter_addr_hi;

/* Typedef for Memory: elb_pxinvf_csr::filter_addr_host                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 31 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_addr_host, *PTR_Elb_pxinvf_csr_filter_addr_host;

/* Typedef for Memory: elb_pxinvf_csr::filter_addr_pic                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 51 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_addr_pic, *PTR_Elb_pxinvf_csr_filter_addr_pic;

/* Typedef for Memory: elb_pxinvf_csr::filter_addr_lif                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 71 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_addr_lif, *PTR_Elb_pxinvf_csr_filter_addr_lif;

/* Typedef for Memory: elb_pxinvf_csr::filter_src                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 91 */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_src, *PTR_Elb_pxinvf_csr_filter_src;

/* Typedef for Memory: elb_pxinvf_csr::filter_axi_prot                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 111 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_axi_prot, *PTR_Elb_pxinvf_csr_filter_axi_prot;

/* Typedef for Memory: elb_pxinvf_csr::filter_axi_cache                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 144 */
typedef struct {
   volatile uint32_t data[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_axi_cache, *PTR_Elb_pxinvf_csr_filter_axi_cache;

/* Typedef for Memory: elb_pxinvf_csr::filter_acp                          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 177 */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_acp, *PTR_Elb_pxinvf_csr_filter_acp;

/* Typedef for Memory: elb_pxinvf_csr::filter_addr_ctl                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 197 */
typedef struct {
   struct {
      volatile uint16_t value;
      uint8_t _pad[0x2];
   } value_t[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_addr_ctl, *PTR_Elb_pxinvf_csr_filter_addr_ctl;

/* Typedef for Memory: elb_pxinvf_csr::filter_hit_count                    */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 240 */
typedef struct {
   volatile uint32_t value[0x20]; /**< Offset 0x0 (R/W) */
} Elb_pxinvf_csr_filter_hit_count, *PTR_Elb_pxinvf_csr_filter_hit_count;

/* Typedef for Wide Register: elb_pxinvf_csr::STA_freeze                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
typedef struct {
   volatile uint32_t STA_freeze_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_freeze_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_freeze_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxinvf_csr_STA_freeze, *PTR_Elb_pxinvf_csr_STA_freeze;

/* Typedef for Wide Register: elb_pxinvf_csr::STA_interrupt                */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
typedef struct {
   volatile uint32_t STA_interrupt_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_interrupt_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_interrupt_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxinvf_csr_STA_interrupt, *PTR_Elb_pxinvf_csr_STA_interrupt;

/* Typedef for Wide Register: elb_pxinvf_csr::filter_trace                 */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
typedef struct {
   volatile uint32_t filter_trace_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t filter_trace_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t filter_trace_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_pxinvf_csr_filter_trace, *PTR_Elb_pxinvf_csr_filter_trace;

/* Typedef for Group: elb_pxinvf_csr::int_groups                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 393 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxinvf_csr_int_groups, *PTR_Elb_pxinvf_csr_int_groups;

/* Typedef for Group: elb_pxinvf_csr::int_filter                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 394 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_pxinvf_csr_int_filter, *PTR_Elb_pxinvf_csr_int_filter;

/* Typedef for Addressmap: elb_pxinvf_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxinvf.gcsr, line: 130 */
typedef struct {
   Elb_pxinvf_csr_filter_addr_lo filter_addr_lo; /**< Offset 0x0 (R/W) */
   Elb_pxinvf_csr_filter_addr_hi filter_addr_hi; /**< Offset 0x80 (R/W) */
   Elb_pxinvf_csr_filter_addr_host filter_addr_host; /**< Offset 0x100 (R/W) */
   Elb_pxinvf_csr_filter_addr_pic filter_addr_pic; /**< Offset 0x180 (R/W) */
   Elb_pxinvf_csr_filter_addr_lif filter_addr_lif; /**< Offset 0x200 (R/W) */
   Elb_pxinvf_csr_filter_src filter_src; /**< Offset 0x280 (R/W) */
   Elb_pxinvf_csr_filter_axi_prot filter_axi_prot; /**< Offset 0x300 (R/W) */
   Elb_pxinvf_csr_filter_axi_cache filter_axi_cache; /**< Offset 0x380 (R/W) */
   Elb_pxinvf_csr_filter_acp filter_acp; /**< Offset 0x400 (R/W) */
   Elb_pxinvf_csr_filter_addr_ctl filter_addr_ctl; /**< Offset 0x480 (R/W) */
   volatile uint32_t filter_freeze_ctl; /**< Offset 0x500 (R/W) */
   uint8_t _pad0[0x7c];
   Elb_pxinvf_csr_filter_hit_count filter_hit_count; /**< Offset 0x580 (R/W) */
   volatile uint32_t CNT_read_deny; /**< Offset 0x600 (R/W) */
   volatile uint32_t CNT_write_deny; /**< Offset 0x604 (R/W) */
   volatile uint32_t CFG_clear_filter; /**< Offset 0x608 (R/W) */
   volatile uint32_t STA_write_deny; /**< Offset 0x60c (R) */
   volatile uint32_t STA_read_deny; /**< Offset 0x610 (R) */
   volatile uint32_t STA_reads; /**< Offset 0x614 (R) */
   volatile uint32_t STA_writes; /**< Offset 0x618 (R) */
   uint8_t _pad1[0x4];
   volatile Elb_pxinvf_csr_STA_freeze STA_freeze; /**< Offset 0x620 (R) */
   volatile Elb_pxinvf_csr_STA_interrupt STA_interrupt; /**< Offset 0x630 (R) */
   volatile Elb_pxinvf_csr_filter_trace filter_trace; /**< Offset 0x640 (R/W) */
   volatile uint32_t filter_timeout; /**< Offset 0x650 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x654 (R/W) */
   uint8_t _pad2[0x8];
   Elb_pxinvf_csr_int_groups int_groups; /**< Offset 0x660 (R/W) */
   Elb_pxinvf_csr_int_filter int_filter; /**< Offset 0x670 (R/W) */
   uint8_t _pad3[0x180];
} Elb_pxinvf_csr, *PTR_Elb_pxinvf_csr;

/* Typedef for Wide Register: elb_pxe_csr::dhs_elam_m::entry               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 144 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Elb_pxe_csr_dhs_elam_m_entry, *PTR_Elb_pxe_csr_dhs_elam_m_entry;

/* Typedef for Wide Memory: elb_pxe_csr::dhs_elam_m                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 136 */
typedef struct {
   volatile Elb_pxe_csr_dhs_elam_m_entry entry[0x5]; /**< Offset 0x0 (R/W) */
} Elb_pxe_csr_dhs_elam_m, *PTR_Elb_pxe_csr_dhs_elam_m;

/* Typedef for Memory: elb_pxe_csr::dhs_elam_eqt                           */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 161 */
typedef struct {
   volatile uint32_t entry[0x4]; /**< Offset 0x0 (R/W) */
} Elb_pxe_csr_dhs_elam_eqt, *PTR_Elb_pxe_csr_dhs_elam_eqt;

/* Typedef for Wide Register: elb_pxe_csr::dhs_elam_branch::entry          */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 185 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxe_csr_dhs_elam_branch_entry, *PTR_Elb_pxe_csr_dhs_elam_branch_entry;

/* Typedef for Wide Memory: elb_pxe_csr::dhs_elam_branch                   */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 177 */
typedef struct {
   volatile Elb_pxe_csr_dhs_elam_branch_entry entry[0x18]; /**< Offset 0x0 (R/W) */
} Elb_pxe_csr_dhs_elam_branch, *PTR_Elb_pxe_csr_dhs_elam_branch;

/* Typedef for Wide Register: elb_pxe_csr::dhs_elam_capture_en::entry      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 219 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Elb_pxe_csr_dhs_elam_capture_en_entry,
  *PTR_Elb_pxe_csr_dhs_elam_capture_en_entry;

/* Typedef for Wide Memory: elb_pxe_csr::dhs_elam_capture_en               */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 211 */
typedef struct {
   volatile Elb_pxe_csr_dhs_elam_capture_en_entry entry[0x4]; /**< Offset 0x0 (R/W) */
} Elb_pxe_csr_dhs_elam_capture_en, *PTR_Elb_pxe_csr_dhs_elam_capture_en;

/* Typedef for Wide Register: elb_pxe_csr::sta_elam                        */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 227 */
typedef struct {
   volatile uint32_t sta_elam_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_elam_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_elam_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_pxe_csr_sta_elam, *PTR_Elb_pxe_csr_sta_elam;

/* Typedef for Wide Register: elb_pxe_csr::dhs_elam_mem::entry             */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 245 */
typedef struct {
   volatile uint32_t entry_0_16; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_16; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_16; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_16; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_16; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_16; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_16; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_16; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_16; /**< Offset 0x20 (R/W) */
   uint32_t entry_9_16; /**< Offset 0x24 (R/W) */
   uint32_t entry_10_16; /**< Offset 0x28 (R/W) */
   uint32_t entry_11_16; /**< Offset 0x2c (R/W) */
   uint32_t entry_12_16; /**< Offset 0x30 (R/W) */
   uint32_t entry_13_16; /**< Offset 0x34 (R/W) */
   uint32_t entry_14_16; /**< Offset 0x38 (R/W) */
   uint32_t entry_15_16; /**< Offset 0x3c (R/W) */
} Elb_pxe_csr_dhs_elam_mem_entry, *PTR_Elb_pxe_csr_dhs_elam_mem_entry;

/* Typedef for Wide Memory: elb_pxe_csr::dhs_elam_mem                      */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 239 */
typedef struct {
   volatile Elb_pxe_csr_dhs_elam_mem_entry entry; /**< Offset 0x0 (R/W) */
} Elb_pxe_csr_dhs_elam_mem, *PTR_Elb_pxe_csr_dhs_elam_mem;

/* Typedef for Addressmap: elb_pxe_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxe.gcsr, line: 286 */
typedef struct {
   volatile uint32_t cfg_elam_general; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3fc];
   Elb_pxe_csr_dhs_elam_m dhs_elam_m; /**< Offset 0x400 (R/W) */
   volatile uint32_t cfg_elam_breakout; /**< Offset 0x800 (R/W) */
   uint8_t _pad1[0xc];
   Elb_pxe_csr_dhs_elam_eqt dhs_elam_eqt; /**< Offset 0x810 (R/W) */
   uint8_t _pad2[0xe0];
   Elb_pxe_csr_dhs_elam_branch dhs_elam_branch; /**< Offset 0x900 (R/W) */
   volatile uint32_t cfg_elam_control; /**< Offset 0xa00 (R/W) */
   volatile uint32_t cfg_elam_ext_trig; /**< Offset 0xa04 (R/W) */
   uint8_t _pad3[0x18];
   Elb_pxe_csr_dhs_elam_capture_en dhs_elam_capture_en; /**< Offset 0xa20 (R/W) */
   volatile Elb_pxe_csr_sta_elam sta_elam; /**< Offset 0xa40 (R) */
   uint8_t _pad4[0x30];
   Elb_pxe_csr_dhs_elam_mem dhs_elam_mem; /**< Offset 0xa80 (R/W) */
   volatile uint32_t cfg_elam_mem; /**< Offset 0xac0 (R/W) */
   volatile uint32_t sta_bist_elam_mem; /**< Offset 0xac4 (R) */
   uint8_t _pad5[0x538];
} Elb_pxe_csr, *PTR_Elb_pxe_csr;

/* Typedef for Addressmap: elb_pxb_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic3/elba/verif/common/csr_gen/pxb.gcsr, line: 2271 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x7ff8];
   Elb_pxb_csr_dhs_itr_pcihdrt dhs_itr_pcihdrt; /**< Offset 0x8000 (R/W) */
   Elb_pxb_csr_dhs_itr_portmap dhs_itr_portmap; /**< Offset 0x10000 (R/W) */
   uint8_t _pad1[0x7c00];
   Elb_pxb_csr_dhs_tgt_pmt dhs_tgt_pmt; /**< Offset 0x18000 (R/W) */
   Elb_pxb_csr_dhs_tgt_pmr dhs_tgt_pmr; /**< Offset 0x20000 (R/W) */
   uint8_t _pad2[0xc000];
   Elb_pxb_csr_dhs_tgt_prt dhs_tgt_prt; /**< Offset 0x30000 (R/W) */
   Elb_pxb_csr_dhs_tgt_rxcrbfr0 dhs_tgt_rxcrbfr0; /**< Offset 0x40000 (R/W) */
   Elb_pxb_csr_dhs_tgt_rxcrbfr1 dhs_tgt_rxcrbfr1; /**< Offset 0x48000 (R/W) */
   Elb_pxb_csr_dhs_tgt_rxcrbfr2 dhs_tgt_rxcrbfr2; /**< Offset 0x50000 (R/W) */
   Elb_pxb_csr_dhs_tgt_rxcrbfr3 dhs_tgt_rxcrbfr3; /**< Offset 0x58000 (R/W) */
   Elb_pxb_csr_dhs_tgt_rxinfo dhs_tgt_rxinfo; /**< Offset 0x60000 (R/W) */
   Elb_pxb_csr_dhs_tgt_cplst dhs_tgt_cplst; /**< Offset 0x61000 (R/W) */
   Elb_pxb_csr_dhs_tgt_romask dhs_tgt_romask; /**< Offset 0x61800 (R/W) */
   uint8_t _pad3[0x400];
   Elb_pxb_csr_dhs_tgt_aximst0 dhs_tgt_aximst0; /**< Offset 0x62000 (R/W) */
   Elb_pxb_csr_dhs_tgt_aximst1 dhs_tgt_aximst1; /**< Offset 0x63000 (R/W) */
   Elb_pxb_csr_dhs_tgt_aximst2 dhs_tgt_aximst2; /**< Offset 0x64000 (R/W) */
   Elb_pxb_csr_dhs_tgt_aximst3 dhs_tgt_aximst3; /**< Offset 0x65000 (R/W) */
   Elb_pxb_csr_dhs_tgt_aximst4 dhs_tgt_aximst4; /**< Offset 0x66000 (R/W) */
   uint8_t _pad4[0x9000];
   Elb_pxb_csr_dhs_itr_wrbfr0 dhs_itr_wrbfr0; /**< Offset 0x70000 (R/W) */
   Elb_pxb_csr_dhs_itr_wrbfr1 dhs_itr_wrbfr1; /**< Offset 0x80000 (R/W) */
   Elb_pxb_csr_dhs_itr_wrbfr2 dhs_itr_wrbfr2; /**< Offset 0x90000 (R/W) */
   Elb_pxb_csr_dhs_itr_wrbfr3 dhs_itr_wrbfr3; /**< Offset 0xa0000 (R/W) */
   Elb_pxb_csr_dhs_itr_wrhdr dhs_itr_wrhdr; /**< Offset 0xb0000 (R/W) */
   Elb_pxb_csr_dhs_itr_rdhdr dhs_itr_rdhdr; /**< Offset 0xb2000 (R/W) */
   Elb_pxb_csr_dhs_itr_rdcontext dhs_itr_rdcontext; /**< Offset 0xb2800 (R/W) */
   Elb_pxb_csr_dhs_tgt_rdcontext dhs_tgt_rdcontext; /**< Offset 0xb3000 (R/W) */
   Elb_pxb_csr_dhs_tgt_rc_bdfmap dhs_tgt_rc_bdfmap; /**< Offset 0xb3200 (R/W) */
   uint8_t _pad5[0xd00];
   Elb_pxb_csr_dhs_itr_cplbfr0 dhs_itr_cplbfr0; /**< Offset 0xb4000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr1 dhs_itr_cplbfr1; /**< Offset 0xb5000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr2 dhs_itr_cplbfr2; /**< Offset 0xb6000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr3 dhs_itr_cplbfr3; /**< Offset 0xb7000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr4 dhs_itr_cplbfr4; /**< Offset 0xb8000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr5 dhs_itr_cplbfr5; /**< Offset 0xb9000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr6 dhs_itr_cplbfr6; /**< Offset 0xba000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr7 dhs_itr_cplbfr7; /**< Offset 0xbb000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr8 dhs_itr_cplbfr8; /**< Offset 0xbc000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr9 dhs_itr_cplbfr9; /**< Offset 0xbd000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr10 dhs_itr_cplbfr10; /**< Offset 0xbe000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr11 dhs_itr_cplbfr11; /**< Offset 0xbf000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr12 dhs_itr_cplbfr12; /**< Offset 0xc0000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr13 dhs_itr_cplbfr13; /**< Offset 0xc1000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr14 dhs_itr_cplbfr14; /**< Offset 0xc2000 (R/W) */
   Elb_pxb_csr_dhs_itr_cplbfr15 dhs_itr_cplbfr15; /**< Offset 0xc3000 (R/W) */
   Elb_pxb_csr_dhs_tgt_notify dhs_tgt_notify; /**< Offset 0xc4000 (R/W) */
   Elb_pxb_csr_dhs_tgt_ind_rsp dhs_tgt_ind_rsp; /**< Offset 0xc4020 (R/W) */
   volatile uint32_t cfg_pc_port_type; /**< Offset 0xc4040 (R/W) */
   uint8_t _pad6[0x3c];
   volatile Elb_pxb_csr_cfg_itr_port cfg_itr_port[0x8]; /**< Offset 0xc4080 (R/W) */
   volatile uint32_t cfg_tgt_port[0x8]; /**< Offset 0xc4100 (R/W) */
   volatile uint32_t cfg_itr_tx_req; /**< Offset 0xc4120 (R/W) */
   uint8_t _pad7[0x1c];
   volatile uint32_t cfg_tgt_req_notify[0x8]; /**< Offset 0xc4140 (R/W) */
   volatile Elb_pxb_csr_cfg_tgt_req_notify_int cfg_tgt_req_notify_int; /**< Offset 0xc4160 (R/W) */
   volatile uint32_t cfg_tgt_req_notify_ring_size; /**< Offset 0xc4170 (R/W) */
   uint8_t _pad8[0xc];
   volatile Elb_pxb_csr_cfg_tgt_req_indirect_int cfg_tgt_req_indirect_int; /**< Offset 0xc4180 (R/W) */
   volatile uint32_t cfg_tgt_doorbell; /**< Offset 0xc4190 (R/W) */
   volatile uint32_t cfg_tgt_msg_filter; /**< Offset 0xc4194 (R/W) */
   volatile uint32_t cfg_tgt_fence_ignore; /**< Offset 0xc4198 (R/W) */
   uint8_t _pad9[0x4];
   volatile Elb_pxb_csr_cfg_tgt_rx_credit_bfr cfg_tgt_rx_credit_bfr; /**< Offset 0xc41a0 (R/W) */
   volatile uint32_t cfg_tgt_ind_en; /**< Offset 0xc41c0 (R/W) */
   volatile uint32_t cfg_tgt_notify_en; /**< Offset 0xc41c4 (R/W) */
   volatile Elb_pxb_csr_cfg_pmt_tbl_id cfg_pmt_tbl_id; /**< Offset 0xc41c8 (R/W) */
   volatile uint32_t cfg_tgt_rc_key; /**< Offset 0xc41d0 (R/W) */
   volatile uint32_t cfg_tgt_misc; /**< Offset 0xc41d4 (R/W) */
   uint8_t _pad10[0x8];
   volatile Elb_pxb_csr_cfg_pcie_local_memaddr_decode cfg_pcie_local_memaddr_decode; /**< Offset 0xc41e0 (R/W) */
   uint8_t _pad11[0x10];
   volatile Elb_pxb_csr_cfg_tgt_rc_legacy_int_addr cfg_tgt_rc_legacy_int_addr[0x8]; /**< Offset 0xc4200 (R/W) */
   volatile uint32_t cfg_tgt_rc_legacy_int_data; /**< Offset 0xc4240 (R/W) */
   volatile uint32_t cfg_tgt_pmt_grst; /**< Offset 0xc4244 (R/W) */
   volatile uint32_t cfg_tgt_pmt_vbe; /**< Offset 0xc4248 (R/W) */
   uint8_t _pad12[0x4];
   volatile Elb_pxb_csr_cfg_tgt_pmt_ind cfg_tgt_pmt_ind; /**< Offset 0xc4250 (R/W) */
   volatile uint32_t sta_tgt_pmt_ind; /**< Offset 0xc4260 (R) */
   Elb_pxb_csr_dhs_tgt_pmt_ind dhs_tgt_pmt_ind; /**< Offset 0xc4264 (R/W) */
   volatile uint32_t cfg_itr_ecc_disable; /**< Offset 0xc4268 (R/W) */
   volatile uint32_t cfg_tgt_ecc_disable; /**< Offset 0xc426c (R/W) */
   volatile uint32_t sta_itr_ecc_wrbfr_0; /**< Offset 0xc4270 (R) */
   volatile uint32_t sta_itr_ecc_wrbfr_1; /**< Offset 0xc4274 (R) */
   volatile uint32_t sta_itr_ecc_wrbfr_2; /**< Offset 0xc4278 (R) */
   volatile uint32_t sta_itr_ecc_wrbfr_3; /**< Offset 0xc427c (R) */
   volatile uint32_t sta_itr_ecc_pcihdrt; /**< Offset 0xc4280 (R) */
   volatile uint32_t sta_itr_ecc_portmap; /**< Offset 0xc4284 (R) */
   volatile uint32_t sta_itr_ecc_wrhdr; /**< Offset 0xc4288 (R) */
   volatile uint32_t sta_itr_ecc_rdhdr; /**< Offset 0xc428c (R) */
   volatile uint32_t sta_itr_ecc_cplbfr; /**< Offset 0xc4290 (R) */
   volatile uint32_t sta_itr_ecc_wrptr; /**< Offset 0xc4294 (R) */
   volatile uint32_t sta_itr_ecc_wid_map; /**< Offset 0xc4298 (R) */
   volatile uint32_t sta_itr_ecc_nocrdfifo_mem; /**< Offset 0xc429c (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_0; /**< Offset 0xc42a0 (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_1; /**< Offset 0xc42a4 (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_2; /**< Offset 0xc42a8 (R) */
   volatile uint32_t sta_tgt_ecc_rxcrbfr_3; /**< Offset 0xc42ac (R) */
   volatile uint32_t sta_tgt_ecc_aximst_0; /**< Offset 0xc42b0 (R) */
   volatile uint32_t sta_tgt_ecc_aximst_1; /**< Offset 0xc42b4 (R) */
   volatile uint32_t sta_tgt_ecc_aximst_2; /**< Offset 0xc42b8 (R) */
   volatile uint32_t sta_tgt_ecc_aximst_3; /**< Offset 0xc42bc (R) */
   volatile uint32_t sta_tgt_ecc_aximst_4; /**< Offset 0xc42c0 (R) */
   volatile uint32_t sta_tgt_ecc_rxinfo; /**< Offset 0xc42c4 (R) */
   volatile uint32_t sta_tgt_ecc_cplst; /**< Offset 0xc42c8 (R) */
   volatile uint32_t sta_tgt_ecc_pmr; /**< Offset 0xc42cc (R) */
   volatile uint32_t sta_tgt_ecc_prt; /**< Offset 0xc42d0 (R) */
   volatile uint32_t sta_tgt_ecc_romask; /**< Offset 0xc42d4 (R) */
   volatile Elb_pxb_csr_sat_tgt_rx_drop sat_tgt_rx_drop; /**< Offset 0xc42d8 (R/W) */
   uint8_t _pad13[0x20];
   volatile Elb_pxb_csr_cfg_tgt_vf_cfg_stride cfg_tgt_vf_cfg_stride[0x10]; /**< Offset 0xc4300 (R/W) */
   volatile uint32_t cfg_tgt_bar_host_stride[0x8]; /**< Offset 0xc4380 (R/W) */
   volatile Elb_pxb_csr_sta_tgt_axi_pending sta_tgt_axi_pending; /**< Offset 0xc43a0 (R) */
   uint8_t _pad14[0x18];
   volatile uint32_t sta_tgt_ind_info[0x8]; /**< Offset 0xc43c0 (R) */
   volatile Elb_pxb_csr_cnt_itr_tot_axi_wr cnt_itr_tot_axi_wr; /**< Offset 0xc43e0 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_axi_wr64 cnt_itr_axi_wr64; /**< Offset 0xc43e8 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_axi_wr256 cnt_itr_axi_wr256; /**< Offset 0xc43f0 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_tot_axi_payload_rd cnt_itr_tot_axi_payload_rd; /**< Offset 0xc43f8 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_tot_axi_payload_wr cnt_itr_tot_axi_payload_wr; /**< Offset 0xc4400 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_tot_axi_rd cnt_itr_tot_axi_rd; /**< Offset 0xc4408 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_axi_rd64 cnt_itr_axi_rd64; /**< Offset 0xc4410 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_axi_rd256 cnt_itr_axi_rd256; /**< Offset 0xc4418 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_tot_axi_wr cnt_tgt_tot_axi_wr; /**< Offset 0xc4420 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_axi_wr64 cnt_tgt_axi_wr64; /**< Offset 0xc4428 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_db64_axi_wr cnt_tgt_db64_axi_wr; /**< Offset 0xc4430 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_db32_axi_wr cnt_tgt_db32_axi_wr; /**< Offset 0xc4438 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_db_bypass cnt_tgt_db_bypass; /**< Offset 0xc4440 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_wqe_bypass cnt_tgt_wqe_bypass; /**< Offset 0xc4448 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_rsp_ca_ur cnt_tgt_rsp_ca_ur; /**< Offset 0xc4450 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_tot_axi_rd cnt_tgt_tot_axi_rd; /**< Offset 0xc4458 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_axi_rd64 cnt_tgt_axi_rd64; /**< Offset 0xc4460 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_tot_axi_payload_rd cnt_tgt_tot_axi_payload_rd; /**< Offset 0xc4468 (R/W) */
   volatile Elb_pxb_csr_cnt_tgt_tot_axi_payload_wr cnt_tgt_tot_axi_payload_wr; /**< Offset 0xc4470 (R/W) */
   volatile uint32_t sta_itr_axi_wr_num_ids; /**< Offset 0xc4478 (R) */
   volatile uint32_t sta_itr_axi_wr_num_ids_pending_per_slv; /**< Offset 0xc447c (R) */
   volatile uint32_t sta_itr_axi_wr_uid_num_ids; /**< Offset 0xc4480 (R) */
   volatile uint32_t sta_itr_axi_rd_num_ids; /**< Offset 0xc4484 (R) */
   volatile uint32_t sta_itr_axi_rd_num_ids_pending_per_slv; /**< Offset 0xc4488 (R) */
   uint8_t _pad15[0x4];
   volatile Elb_pxb_csr_sta_itr_cpl_err_header sta_itr_cpl_err_header; /**< Offset 0xc4490 (R) */
   volatile uint32_t cnt_itr_axi_wr_id_uid_overflow; /**< Offset 0xc44a0 (R/W) */
   uint8_t _pad16[0x4];
   volatile Elb_pxb_csr_cnt_itr_tot_msg cnt_itr_tot_msg; /**< Offset 0xc44a8 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_intx_assert_msg cnt_itr_intx_assert_msg; /**< Offset 0xc44b0 (R/W) */
   volatile Elb_pxb_csr_cnt_itr_tot_atomic_req cnt_itr_tot_atomic_req; /**< Offset 0xc44b8 (R/W) */
   volatile uint32_t sta_tgt_marker_rx; /**< Offset 0xc44c0 (R) */
   uint8_t _pad17[0xc];
   volatile Elb_pxb_csr_sta_tgt_req_debug sta_tgt_req_debug; /**< Offset 0xc44d0 (R) */
   volatile Elb_pxb_csr_sta_itr_req_debug sta_itr_req_debug; /**< Offset 0xc44e0 (R) */
   volatile uint32_t sta_itr_cr_debug; /**< Offset 0xc44f0 (R) */
   volatile uint32_t sta_itr_tx_stall; /**< Offset 0xc44f4 (R) */
   uint8_t _pad18[0x8];
   volatile Elb_pxb_csr_sta_tgt_rx_req sta_tgt_rx_req; /**< Offset 0xc4500 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_0; /**< Offset 0xc4520 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_1; /**< Offset 0xc4524 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_2; /**< Offset 0xc4528 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_3; /**< Offset 0xc452c (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_4; /**< Offset 0xc4530 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_5; /**< Offset 0xc4534 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_6; /**< Offset 0xc4538 (R) */
   volatile uint32_t sta_tgt_rxcrbfr_debug_7; /**< Offset 0xc453c (R) */
   volatile Elb_pxb_csr_cfg_itr_raw_tlp cfg_itr_raw_tlp; /**< Offset 0xc4540 (R/W) */
   volatile uint32_t cfg_itr_raw_tlp_cmd; /**< Offset 0xc4580 (R/W) */
   uint8_t _pad19[0x1c];
   volatile Elb_pxb_csr_sta_itr_raw_tlp_data sta_itr_raw_tlp_data; /**< Offset 0xc45a0 (R) */
   volatile uint32_t sta_itr_raw_tlp; /**< Offset 0xc45c0 (R) */
   uint8_t _pad20[0x4];
   volatile Elb_pxb_csr_sta_itr_tags_pending sta_itr_tags_pending; /**< Offset 0xc45c8 (R) */
   uint8_t _pad21[0x10];
   volatile Elb_pxb_csr_sta_itr_portfifo_depth sta_itr_portfifo_depth; /**< Offset 0xc45e0 (R) */
   volatile uint32_t sta_itr_atomic_seq_cnt; /**< Offset 0xc4600 (R) */
   volatile uint32_t sta_itr_cnxt_pending; /**< Offset 0xc4604 (R) */
   volatile uint32_t cfg_itr_atomic_seq_cnt; /**< Offset 0xc4608 (R/W) */
   volatile uint32_t cfg_itr_axi_resp_order; /**< Offset 0xc460c (R/W) */
   volatile uint32_t cfg_itr_axi_rdcombiner; /**< Offset 0xc4610 (R/W) */
   volatile uint32_t cnt_itr_rdcombine_1k; /**< Offset 0xc4614 (R/W) */
   volatile uint32_t cnt_itr_rdcombine_768; /**< Offset 0xc4618 (R/W) */
   volatile uint32_t cnt_itr_rdcombine_512; /**< Offset 0xc461c (R/W) */
   volatile uint32_t cnt_itr_rdcombine_tmout; /**< Offset 0xc4620 (R/W) */
   volatile uint32_t sta_itr_axi_rdcombine; /**< Offset 0xc4624 (R) */
   uint8_t _pad22[0x8];
   volatile Elb_pxb_csr_sat_tgt_ind_reason sat_tgt_ind_reason; /**< Offset 0xc4630 (R/W) */
   volatile uint32_t sat_itr_req_err; /**< Offset 0xc4640 (R/W) */
   volatile uint32_t sat_itr_xfer_unexpected; /**< Offset 0xc4644 (R/W) */
   volatile uint32_t sat_itr_cpl_err; /**< Offset 0xc4648 (R/W) */
   volatile uint32_t sat_itr_rsp_err; /**< Offset 0xc464c (R/W) */
   volatile uint32_t sat_itr_req_portgate; /**< Offset 0xc4650 (R/W) */
   volatile uint32_t sat_tgt_rsp_err; /**< Offset 0xc4654 (R/W) */
   volatile uint32_t cfg_tgt_axi_attr; /**< Offset 0xc4658 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0xc465c (R/W) */
   volatile uint32_t cfg_diag_spare0; /**< Offset 0xc4660 (R/W) */
   volatile uint32_t sta_diag_spare0; /**< Offset 0xc4664 (R) */
   volatile uint32_t cfg_diag_spare1; /**< Offset 0xc4668 (R/W) */
   volatile uint32_t sta_diag_spare1; /**< Offset 0xc466c (R) */
   volatile uint32_t cfg_tgt_filter_axi_id_remap; /**< Offset 0xc4670 (R/W) */
   uint8_t _pad23[0x4];
   volatile Elb_pxb_csr_cfg_itr_rdlat_measure cfg_itr_rdlat_measure; /**< Offset 0xc4678 (R/W) */
   volatile uint32_t sat_itr_rdlat0; /**< Offset 0xc4680 (R/W) */
   uint8_t _pad24[0x4];
   volatile Elb_pxb_csr_cnt_itr_rdlat_accum0 cnt_itr_rdlat_accum0; /**< Offset 0xc4688 (R/W) */
   volatile uint32_t sat_itr_rdlat1; /**< Offset 0xc4690 (R/W) */
   uint8_t _pad25[0x4];
   volatile Elb_pxb_csr_cnt_itr_rdlat_accum1 cnt_itr_rdlat_accum1; /**< Offset 0xc4698 (R/W) */
   volatile uint32_t sat_itr_rdlat2; /**< Offset 0xc46a0 (R/W) */
   uint8_t _pad26[0x4];
   volatile Elb_pxb_csr_cnt_itr_rdlat_accum2 cnt_itr_rdlat_accum2; /**< Offset 0xc46a8 (R/W) */
   volatile uint32_t sat_itr_rdlat3; /**< Offset 0xc46b0 (R/W) */
   uint8_t _pad27[0x4];
   volatile Elb_pxb_csr_cnt_itr_rdlat_accum3 cnt_itr_rdlat_accum3; /**< Offset 0xc46b8 (R/W) */
   volatile uint32_t sat_itr_wrlat; /**< Offset 0xc46c0 (R/W) */
   volatile uint32_t sta_itr_wrlat_range; /**< Offset 0xc46c4 (R) */
   volatile Elb_pxb_csr_cnt_itr_wrlat_accum cnt_itr_wrlat_accum; /**< Offset 0xc46c8 (R/W) */
   volatile Elb_pxb_csr_sta_itr_axi_err_addr_rd sta_itr_axi_err_addr_rd; /**< Offset 0xc46d0 (R) */
   volatile uint32_t cfg_itr_axi_err_addr_rd; /**< Offset 0xc46e0 (R/W) */
   uint8_t _pad28[0xc];
   volatile Elb_pxb_csr_sta_itr_axi_err_addr_wr sta_itr_axi_err_addr_wr; /**< Offset 0xc46f0 (R) */
   volatile uint32_t cfg_itr_axi_err_addr_wr; /**< Offset 0xc4700 (R/W) */
   uint8_t _pad29[0x4];
   volatile Elb_pxb_csr_cfg_sram_bist cfg_sram_bist; /**< Offset 0xc4708 (R/W) */
   volatile Elb_pxb_csr_sta_sram_bist sta_sram_bist; /**< Offset 0xc4710 (R) */
   volatile uint32_t cfg_tcam_bist; /**< Offset 0xc4720 (R/W) */
   volatile uint32_t sta_tcam_bist; /**< Offset 0xc4724 (R) */
   volatile uint32_t cfg_clk; /**< Offset 0xc4728 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0xc472c (R/W) */
   Elb_pxb_csr_int_groups int_groups; /**< Offset 0xc4730 (R/W) */
   Elb_pxb_csr_int_itr_ecc int_itr_ecc; /**< Offset 0xc4740 (R/W) */
   Elb_pxb_csr_int_tgt_ecc int_tgt_ecc; /**< Offset 0xc4750 (R/W) */
   Elb_pxb_csr_int_err int_err; /**< Offset 0xc4760 (R/W) */
   Elb_pxb_csr_int_invf int_invf; /**< Offset 0xc4770 (R/W) */
   Elb_pxb_csr_int_pxe int_pxe; /**< Offset 0xc4780 (R/W) */
   volatile uint32_t cfg_pxb_spare0; /**< Offset 0xc4790 (R/W) */
   volatile uint32_t cfg_pxb_spare1; /**< Offset 0xc4794 (R/W) */
   volatile uint32_t cfg_pxb_spare2; /**< Offset 0xc4798 (R/W) */
   volatile uint32_t cfg_pxb_spare3; /**< Offset 0xc479c (R/W) */
   uint8_t _pad30[0x1860];
   Elb_pxinvm_csr invm; /**< Offset 0xc6000 (R/W) */
   Elb_pxinvf_csr invf; /**< Offset 0xc8000 (R/W) */
   uint8_t _pad31[0x800];
   Elb_pxe_csr pxe; /**< Offset 0xc9000 (R/W) */
   uint8_t _pad32[0x36000];
} Elb_pxb_csr, *PTR_Elb_pxb_csr;
#endif

#endif
