`include "xor_gate.v"
`include "and_gate.v"
`include "not_gate.v"

module hs(
  input wire a,
  input wire b,
  output wire d1,
  output wire bor1);
  wire w1;
  xor_gate u0(
    .a(a),
    .b(b),
    .y(d1)
  );
  not_gate u1(
    .a(w1)
  );
  and_gate u2(
    .a(w1),
    .b(b),
    .y(bor1)
  );
endmodule
