$date
	Sun Apr 30 22:18:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_unit_tb $end
$scope module UUT $end
$var wire 1 ! clk $end
$var wire 6 " op [5:0] $end
$var wire 1 # RegWrite $end
$var wire 1 $ RegDst $end
$var wire 1 % PCWriteCond $end
$var wire 1 & PCWrite $end
$var wire 1 ' PCSource1 $end
$var wire 1 ( PCSource0 $end
$var wire 4 ) NextState [3:0] $end
$var wire 1 * MemtoReg $end
$var wire 1 + MemWrite $end
$var wire 1 , MemRead $end
$var wire 1 - IorD $end
$var wire 1 . IRWrite $end
$var wire 1 / ALUSrcB1 $end
$var wire 1 0 ALUSrcB0 $end
$var wire 1 1 ALUSrcA $end
$var wire 1 2 ALUOp1 $end
$var wire 1 3 ALUOp0 $end
$var reg 4 4 StateRegister [3:0] $end
$scope module next_state0 $end
$var wire 6 5 op [5:0] $end
$var wire 4 6 state [3:0] $end
$var wire 1 7 wire0 $end
$var wire 1 8 wire1 $end
$var wire 1 9 wire10 $end
$var wire 1 : wire11 $end
$var wire 1 ; wire12 $end
$var wire 1 < wire13 $end
$var wire 1 = wire14 $end
$var wire 1 > wire15 $end
$var wire 1 ? wire2 $end
$var wire 1 @ wire3 $end
$var wire 1 A wire4 $end
$var wire 1 B wire5 $end
$var wire 1 C wire6 $end
$var wire 1 D wire7 $end
$var wire 1 E wire8 $end
$var wire 1 F wire9 $end
$var wire 4 G ns [3:0] $end
$upscope $end
$scope module outputs $end
$var wire 1 3 ALUOp0 $end
$var wire 1 2 ALUOp1 $end
$var wire 1 1 ALUSrcA $end
$var wire 1 0 ALUSrcB0 $end
$var wire 1 / ALUSrcB1 $end
$var wire 1 . IRWrite $end
$var wire 1 - IorD $end
$var wire 1 , MemRead $end
$var wire 1 + MemWrite $end
$var wire 1 * MemtoReg $end
$var wire 1 ( PCSource0 $end
$var wire 1 ' PCSource1 $end
$var wire 1 & PCWrite $end
$var wire 1 % PCWriteCond $end
$var wire 1 $ RegDst $end
$var wire 1 # RegWrite $end
$var wire 4 H StateRegister [3:0] $end
$var wire 1 I WireState0 $end
$var wire 1 J WireState1 $end
$var wire 1 K WireState2 $end
$var wire 1 L WireState3 $end
$var wire 1 M WireState4 $end
$var wire 1 N WireState5 $end
$var wire 1 O WireState6 $end
$var wire 1 P WireState7 $end
$var wire 1 Q WireState8 $end
$var wire 1 R WireState9 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0R
0Q
0P
0O
0N
0M
0L
0K
0J
1I
b0 H
b1 G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
1:
09
08
07
b0 6
b110011 5
b0 4
03
02
01
10
0/
1.
0-
1,
0+
0*
b1 )
0(
0'
1&
0%
0$
0#
b110011 "
0!
$end
#5
b110 )
b110 G
0&
0,
1?
1C
0:
0.
0I
1/
1J
b1 4
b1 6
b1 H
1!
#10
0!
#15
b111 )
b111 G
0/
0?
0C
00
11
1B
19
1=
0J
0K
12
1O
b110 4
b110 6
b110 H
1!
#20
0!
#25
b0 )
b0 G
01
0B
09
0=
02
0O
1#
1$
1P
b111 4
b111 6
b111 H
1!
#30
0!
#35
b1 )
b1 G
1&
1,
10
1:
1.
1I
0#
0$
0P
b0 4
b0 6
b0 H
1!
#40
0!
#45
b1001 )
b1001 G
0&
0,
17
0:
1>
0.
0I
1/
1J
b1 4
b1 6
b1 H
1!
b101111 "
b101111 5
#50
0!
#55
b0 )
b0 G
07
0>
0/
00
0J
1&
1'
1R
b1001 4
b1001 6
b1001 H
1!
#60
0!
#65
b1 )
b1 G
1,
10
1:
1.
1I
1&
0'
0R
b0 4
b0 6
b0 H
1!
#70
0!
#75
b1010 )
b1010 G
0&
0,
18
1E
0:
0.
0I
1/
1J
b1 4
b1 6
b1 H
1!
b100011 "
b100011 5
#80
0!
#85
b0 )
b0 G
0/
08
0@
0E
0<
00
01
0J
0K
b1010 4
b1010 6
b1010 H
1!
#90
0!
#95
b1 )
b1 G
1&
1,
10
1:
1.
1I
b0 4
b0 6
b0 H
1!
#100
0!
#105
b10 )
b10 G
0&
0,
1D
0:
0.
0I
1/
1J
b1 4
b1 6
b1 H
1!
b11 "
b11 5
#110
0!
#115
b11 )
b11 G
0D
1F
1;
00
11
0J
1K
b10 4
b10 6
b10 H
1!
#120
0!
#125
0F
0;
0/
01
b100 )
b100 G
0K
1-
1,
1A
1L
b11 4
b11 6
b11 H
1!
#130
0!
#135
b0 )
b0 G
0-
0,
1#
0A
0L
1*
1M
b100 4
b100 6
b100 H
1!
#140
0!
#145
b1 )
b1 G
1&
1,
10
1:
1.
1I
0#
0*
0M
b0 4
b0 6
b0 H
1!
#150
0!
#155
b1010 )
b1010 G
0&
0,
18
1E
0:
0.
0I
1/
1J
b1 4
b1 6
b1 H
1!
b100011 "
b100011 5
#160
0!
#165
b0 )
b0 G
0/
08
0@
0E
0<
00
01
0J
0K
b1010 4
b1010 6
b1010 H
1!
#170
0!
#175
b1 )
b1 G
1&
1,
10
1:
1.
1I
b0 4
b0 6
b0 H
1!
#180
0!
#185
b1010 )
b1010 G
0&
0,
18
1E
0:
0.
0I
1/
1J
b1 4
b1 6
b1 H
1!
#190
0!
#195
b0 )
b0 G
0/
08
0@
0E
0<
00
01
0J
0K
b1010 4
b1010 6
b1010 H
1!
