{
  "module_name": "mt2701-larb-port.h",
  "hash_id": "10286177a10e1e8cf18c5f000f6066228d79735aa34b99e7c4531eb7568ac3da",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt2701-larb-port.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_MEMORY_MT2701_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT2701_LARB_PORT_H_\n\n \n#define LARB0_PORT_OFFSET\t\t0\n#define LARB1_PORT_OFFSET\t\t11\n#define LARB2_PORT_OFFSET\t\t21\n#define LARB3_PORT_OFFSET\t\t44\n\n#define MT2701_M4U_ID_LARB0(port)\t((port) + LARB0_PORT_OFFSET)\n#define MT2701_M4U_ID_LARB1(port)\t((port) + LARB1_PORT_OFFSET)\n#define MT2701_M4U_ID_LARB2(port)\t((port) + LARB2_PORT_OFFSET)\n\n \n#define MT2701_M4U_PORT_DISP_OVL_0\t\tMT2701_M4U_ID_LARB0(0)\n#define MT2701_M4U_PORT_DISP_RDMA1\t\tMT2701_M4U_ID_LARB0(1)\n#define MT2701_M4U_PORT_DISP_RDMA\t\tMT2701_M4U_ID_LARB0(2)\n#define MT2701_M4U_PORT_DISP_WDMA\t\tMT2701_M4U_ID_LARB0(3)\n#define MT2701_M4U_PORT_MM_CMDQ\t\t\tMT2701_M4U_ID_LARB0(4)\n#define MT2701_M4U_PORT_MDP_RDMA\t\tMT2701_M4U_ID_LARB0(5)\n#define MT2701_M4U_PORT_MDP_WDMA\t\tMT2701_M4U_ID_LARB0(6)\n#define MT2701_M4U_PORT_MDP_ROTO\t\tMT2701_M4U_ID_LARB0(7)\n#define MT2701_M4U_PORT_MDP_ROTCO\t\tMT2701_M4U_ID_LARB0(8)\n#define MT2701_M4U_PORT_MDP_ROTVO\t\tMT2701_M4U_ID_LARB0(9)\n#define MT2701_M4U_PORT_MDP_RDMA1\t\tMT2701_M4U_ID_LARB0(10)\n\n \n#define MT2701_M4U_PORT_VDEC_MC_EXT\t\tMT2701_M4U_ID_LARB1(0)\n#define MT2701_M4U_PORT_VDEC_PP_EXT\t\tMT2701_M4U_ID_LARB1(1)\n#define MT2701_M4U_PORT_VDEC_PPWRAP_EXT\t\tMT2701_M4U_ID_LARB1(2)\n#define MT2701_M4U_PORT_VDEC_AVC_MV_EXT\t\tMT2701_M4U_ID_LARB1(3)\n#define MT2701_M4U_PORT_VDEC_PRED_RD_EXT\tMT2701_M4U_ID_LARB1(4)\n#define MT2701_M4U_PORT_VDEC_PRED_WR_EXT\tMT2701_M4U_ID_LARB1(5)\n#define MT2701_M4U_PORT_VDEC_VLD_EXT\t\tMT2701_M4U_ID_LARB1(6)\n#define MT2701_M4U_PORT_VDEC_VLD2_EXT\t\tMT2701_M4U_ID_LARB1(7)\n#define MT2701_M4U_PORT_VDEC_TILE_EXT\t\tMT2701_M4U_ID_LARB1(8)\n#define MT2701_M4U_PORT_VDEC_IMG_RESZ_EXT\tMT2701_M4U_ID_LARB1(9)\n\n \n#define MT2701_M4U_PORT_VENC_RCPU\t\tMT2701_M4U_ID_LARB2(0)\n#define MT2701_M4U_PORT_VENC_REC_FRM\t\tMT2701_M4U_ID_LARB2(1)\n#define MT2701_M4U_PORT_VENC_BSDMA\t\tMT2701_M4U_ID_LARB2(2)\n#define MT2701_M4U_PORT_JPGENC_RDMA\t\tMT2701_M4U_ID_LARB2(3)\n#define MT2701_M4U_PORT_VENC_LT_RCPU\t\tMT2701_M4U_ID_LARB2(4)\n#define MT2701_M4U_PORT_VENC_LT_REC_FRM\t\tMT2701_M4U_ID_LARB2(5)\n#define MT2701_M4U_PORT_VENC_LT_BSDMA\t\tMT2701_M4U_ID_LARB2(6)\n#define MT2701_M4U_PORT_JPGDEC_BSDMA\t\tMT2701_M4U_ID_LARB2(7)\n#define MT2701_M4U_PORT_VENC_SV_COMV\t\tMT2701_M4U_ID_LARB2(8)\n#define MT2701_M4U_PORT_VENC_RD_COMV\t\tMT2701_M4U_ID_LARB2(9)\n#define MT2701_M4U_PORT_JPGENC_BSDMA\t\tMT2701_M4U_ID_LARB2(10)\n#define MT2701_M4U_PORT_VENC_CUR_LUMA\t\tMT2701_M4U_ID_LARB2(11)\n#define MT2701_M4U_PORT_VENC_CUR_CHROMA\t\tMT2701_M4U_ID_LARB2(12)\n#define MT2701_M4U_PORT_VENC_REF_LUMA\t\tMT2701_M4U_ID_LARB2(13)\n#define MT2701_M4U_PORT_VENC_REF_CHROMA\t\tMT2701_M4U_ID_LARB2(14)\n#define MT2701_M4U_PORT_IMG_RESZ\t\tMT2701_M4U_ID_LARB2(15)\n#define MT2701_M4U_PORT_VENC_LT_SV_COMV\t\tMT2701_M4U_ID_LARB2(16)\n#define MT2701_M4U_PORT_VENC_LT_RD_COMV\t\tMT2701_M4U_ID_LARB2(17)\n#define MT2701_M4U_PORT_VENC_LT_CUR_LUMA\tMT2701_M4U_ID_LARB2(18)\n#define MT2701_M4U_PORT_VENC_LT_CUR_CHROMA\tMT2701_M4U_ID_LARB2(19)\n#define MT2701_M4U_PORT_VENC_LT_REF_LUMA\tMT2701_M4U_ID_LARB2(20)\n#define MT2701_M4U_PORT_VENC_LT_REF_CHROMA\tMT2701_M4U_ID_LARB2(21)\n#define MT2701_M4U_PORT_JPGDEC_WDMA\t\tMT2701_M4U_ID_LARB2(22)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}