# soc-designing-planning-nasscom-vsd
Digital VLSI SoC Design and Planning" course: Master SoC design from RTL to tape-out using open-source tools like Yosys, OpenLANE, and the 130nm Google-SkyWater PDK. Gain hands-on experience in floor planning, standard cell design, and timing analysis, with a focus on practical chip tapeout skills and industry applications.
