
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e98 <.init>:
  401e98:	stp	x29, x30, [sp, #-16]!
  401e9c:	mov	x29, sp
  401ea0:	bl	402540 <tigetstr@plt+0x60>
  401ea4:	ldp	x29, x30, [sp], #16
  401ea8:	ret

Disassembly of section .plt:

0000000000401eb0 <mbrtowc@plt-0x20>:
  401eb0:	stp	x16, x30, [sp, #-16]!
  401eb4:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401eb8:	ldr	x17, [x16, #4088]
  401ebc:	add	x16, x16, #0xff8
  401ec0:	br	x17
  401ec4:	nop
  401ec8:	nop
  401ecc:	nop

0000000000401ed0 <mbrtowc@plt>:
  401ed0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ed4:	ldr	x17, [x16]
  401ed8:	add	x16, x16, #0x0
  401edc:	br	x17

0000000000401ee0 <memcpy@plt>:
  401ee0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ee4:	ldr	x17, [x16, #8]
  401ee8:	add	x16, x16, #0x8
  401eec:	br	x17

0000000000401ef0 <_exit@plt>:
  401ef0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ef4:	ldr	x17, [x16, #16]
  401ef8:	add	x16, x16, #0x10
  401efc:	br	x17

0000000000401f00 <strtoul@plt>:
  401f00:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f04:	ldr	x17, [x16, #24]
  401f08:	add	x16, x16, #0x18
  401f0c:	br	x17

0000000000401f10 <strlen@plt>:
  401f10:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f14:	ldr	x17, [x16, #32]
  401f18:	add	x16, x16, #0x20
  401f1c:	br	x17

0000000000401f20 <fputs@plt>:
  401f20:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f24:	ldr	x17, [x16, #40]
  401f28:	add	x16, x16, #0x28
  401f2c:	br	x17

0000000000401f30 <mbstowcs@plt>:
  401f30:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f34:	ldr	x17, [x16, #48]
  401f38:	add	x16, x16, #0x30
  401f3c:	br	x17

0000000000401f40 <exit@plt>:
  401f40:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f44:	ldr	x17, [x16, #56]
  401f48:	add	x16, x16, #0x38
  401f4c:	br	x17

0000000000401f50 <dup@plt>:
  401f50:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f54:	ldr	x17, [x16, #64]
  401f58:	add	x16, x16, #0x40
  401f5c:	br	x17

0000000000401f60 <setupterm@plt>:
  401f60:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f64:	ldr	x17, [x16, #72]
  401f68:	add	x16, x16, #0x48
  401f6c:	br	x17

0000000000401f70 <getegid@plt>:
  401f70:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f74:	ldr	x17, [x16, #80]
  401f78:	add	x16, x16, #0x50
  401f7c:	br	x17

0000000000401f80 <strtoll@plt>:
  401f80:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f84:	ldr	x17, [x16, #88]
  401f88:	add	x16, x16, #0x58
  401f8c:	br	x17

0000000000401f90 <strtod@plt>:
  401f90:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401f94:	ldr	x17, [x16, #96]
  401f98:	add	x16, x16, #0x60
  401f9c:	br	x17

0000000000401fa0 <geteuid@plt>:
  401fa0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fa4:	ldr	x17, [x16, #104]
  401fa8:	add	x16, x16, #0x68
  401fac:	br	x17

0000000000401fb0 <ttyname@plt>:
  401fb0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fb4:	ldr	x17, [x16, #112]
  401fb8:	add	x16, x16, #0x70
  401fbc:	br	x17

0000000000401fc0 <localtime_r@plt>:
  401fc0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fc4:	ldr	x17, [x16, #120]
  401fc8:	add	x16, x16, #0x78
  401fcc:	br	x17

0000000000401fd0 <fgets_unlocked@plt>:
  401fd0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fd4:	ldr	x17, [x16, #128]
  401fd8:	add	x16, x16, #0x80
  401fdc:	br	x17

0000000000401fe0 <putp@plt>:
  401fe0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401fe4:	ldr	x17, [x16, #136]
  401fe8:	add	x16, x16, #0x88
  401fec:	br	x17

0000000000401ff0 <sprintf@plt>:
  401ff0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401ff4:	ldr	x17, [x16, #144]
  401ff8:	add	x16, x16, #0x90
  401ffc:	br	x17

0000000000402000 <getuid@plt>:
  402000:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402004:	ldr	x17, [x16, #152]
  402008:	add	x16, x16, #0x98
  40200c:	br	x17

0000000000402010 <opendir@plt>:
  402010:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402014:	ldr	x17, [x16, #160]
  402018:	add	x16, x16, #0xa0
  40201c:	br	x17

0000000000402020 <strftime@plt>:
  402020:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402024:	ldr	x17, [x16, #168]
  402028:	add	x16, x16, #0xa8
  40202c:	br	x17

0000000000402030 <__cxa_atexit@plt>:
  402030:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402034:	ldr	x17, [x16, #176]
  402038:	add	x16, x16, #0xb0
  40203c:	br	x17

0000000000402040 <fputc@plt>:
  402040:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402044:	ldr	x17, [x16, #184]
  402048:	add	x16, x16, #0xb8
  40204c:	br	x17

0000000000402050 <qsort@plt>:
  402050:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402054:	ldr	x17, [x16, #192]
  402058:	add	x16, x16, #0xc0
  40205c:	br	x17

0000000000402060 <asprintf@plt>:
  402060:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402064:	ldr	x17, [x16, #200]
  402068:	add	x16, x16, #0xc8
  40206c:	br	x17

0000000000402070 <strptime@plt>:
  402070:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402074:	ldr	x17, [x16, #208]
  402078:	add	x16, x16, #0xd0
  40207c:	br	x17

0000000000402080 <snprintf@plt>:
  402080:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402084:	ldr	x17, [x16, #216]
  402088:	add	x16, x16, #0xd8
  40208c:	br	x17

0000000000402090 <localeconv@plt>:
  402090:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402094:	ldr	x17, [x16, #224]
  402098:	add	x16, x16, #0xe0
  40209c:	br	x17

00000000004020a0 <fileno@plt>:
  4020a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020a4:	ldr	x17, [x16, #232]
  4020a8:	add	x16, x16, #0xe8
  4020ac:	br	x17

00000000004020b0 <localtime@plt>:
  4020b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020b4:	ldr	x17, [x16, #240]
  4020b8:	add	x16, x16, #0xf0
  4020bc:	br	x17

00000000004020c0 <fclose@plt>:
  4020c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020c4:	ldr	x17, [x16, #248]
  4020c8:	add	x16, x16, #0xf8
  4020cc:	br	x17

00000000004020d0 <getpid@plt>:
  4020d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020d4:	ldr	x17, [x16, #256]
  4020d8:	add	x16, x16, #0x100
  4020dc:	br	x17

00000000004020e0 <nl_langinfo@plt>:
  4020e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020e4:	ldr	x17, [x16, #264]
  4020e8:	add	x16, x16, #0x108
  4020ec:	br	x17

00000000004020f0 <fopen@plt>:
  4020f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4020f4:	ldr	x17, [x16, #272]
  4020f8:	add	x16, x16, #0x110
  4020fc:	br	x17

0000000000402100 <time@plt>:
  402100:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402104:	ldr	x17, [x16, #280]
  402108:	add	x16, x16, #0x118
  40210c:	br	x17

0000000000402110 <malloc@plt>:
  402110:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402114:	ldr	x17, [x16, #288]
  402118:	add	x16, x16, #0x120
  40211c:	br	x17

0000000000402120 <wcwidth@plt>:
  402120:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402124:	ldr	x17, [x16, #296]
  402128:	add	x16, x16, #0x128
  40212c:	br	x17

0000000000402130 <__strtol_internal@plt>:
  402130:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402134:	ldr	x17, [x16, #304]
  402138:	add	x16, x16, #0x130
  40213c:	br	x17

0000000000402140 <strncmp@plt>:
  402140:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402144:	ldr	x17, [x16, #312]
  402148:	add	x16, x16, #0x138
  40214c:	br	x17

0000000000402150 <bindtextdomain@plt>:
  402150:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402154:	ldr	x17, [x16, #320]
  402158:	add	x16, x16, #0x140
  40215c:	br	x17

0000000000402160 <__libc_start_main@plt>:
  402160:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402164:	ldr	x17, [x16, #328]
  402168:	add	x16, x16, #0x148
  40216c:	br	x17

0000000000402170 <fgetc@plt>:
  402170:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402174:	ldr	x17, [x16, #336]
  402178:	add	x16, x16, #0x150
  40217c:	br	x17

0000000000402180 <memset@plt>:
  402180:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402184:	ldr	x17, [x16, #344]
  402188:	add	x16, x16, #0x158
  40218c:	br	x17

0000000000402190 <gettimeofday@plt>:
  402190:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402194:	ldr	x17, [x16, #352]
  402198:	add	x16, x16, #0x160
  40219c:	br	x17

00000000004021a0 <gmtime_r@plt>:
  4021a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021a4:	ldr	x17, [x16, #360]
  4021a8:	add	x16, x16, #0x168
  4021ac:	br	x17

00000000004021b0 <__strtoul_internal@plt>:
  4021b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021b4:	ldr	x17, [x16, #368]
  4021b8:	add	x16, x16, #0x170
  4021bc:	br	x17

00000000004021c0 <calloc@plt>:
  4021c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021c4:	ldr	x17, [x16, #376]
  4021c8:	add	x16, x16, #0x178
  4021cc:	br	x17

00000000004021d0 <strcasecmp@plt>:
  4021d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021d4:	ldr	x17, [x16, #384]
  4021d8:	add	x16, x16, #0x180
  4021dc:	br	x17

00000000004021e0 <readdir@plt>:
  4021e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021e4:	ldr	x17, [x16, #392]
  4021e8:	add	x16, x16, #0x188
  4021ec:	br	x17

00000000004021f0 <realloc@plt>:
  4021f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4021f4:	ldr	x17, [x16, #400]
  4021f8:	add	x16, x16, #0x190
  4021fc:	br	x17

0000000000402200 <strdup@plt>:
  402200:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402204:	ldr	x17, [x16, #408]
  402208:	add	x16, x16, #0x198
  40220c:	br	x17

0000000000402210 <closedir@plt>:
  402210:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402214:	ldr	x17, [x16, #416]
  402218:	add	x16, x16, #0x1a0
  40221c:	br	x17

0000000000402220 <close@plt>:
  402220:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402224:	ldr	x17, [x16, #424]
  402228:	add	x16, x16, #0x1a8
  40222c:	br	x17

0000000000402230 <strrchr@plt>:
  402230:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402234:	ldr	x17, [x16, #432]
  402238:	add	x16, x16, #0x1b0
  40223c:	br	x17

0000000000402240 <__gmon_start__@plt>:
  402240:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402244:	ldr	x17, [x16, #440]
  402248:	add	x16, x16, #0x1b8
  40224c:	br	x17

0000000000402250 <mktime@plt>:
  402250:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402254:	ldr	x17, [x16, #448]
  402258:	add	x16, x16, #0x1c0
  40225c:	br	x17

0000000000402260 <abort@plt>:
  402260:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402264:	ldr	x17, [x16, #456]
  402268:	add	x16, x16, #0x1c8
  40226c:	br	x17

0000000000402270 <feof@plt>:
  402270:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402274:	ldr	x17, [x16, #464]
  402278:	add	x16, x16, #0x1d0
  40227c:	br	x17

0000000000402280 <puts@plt>:
  402280:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402284:	ldr	x17, [x16, #472]
  402288:	add	x16, x16, #0x1d8
  40228c:	br	x17

0000000000402290 <textdomain@plt>:
  402290:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402294:	ldr	x17, [x16, #480]
  402298:	add	x16, x16, #0x1e0
  40229c:	br	x17

00000000004022a0 <getopt_long@plt>:
  4022a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022a4:	ldr	x17, [x16, #488]
  4022a8:	add	x16, x16, #0x1e8
  4022ac:	br	x17

00000000004022b0 <strcmp@plt>:
  4022b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022b4:	ldr	x17, [x16, #496]
  4022b8:	add	x16, x16, #0x1f0
  4022bc:	br	x17

00000000004022c0 <warn@plt>:
  4022c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022c4:	ldr	x17, [x16, #504]
  4022c8:	add	x16, x16, #0x1f8
  4022cc:	br	x17

00000000004022d0 <__ctype_b_loc@plt>:
  4022d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022d4:	ldr	x17, [x16, #512]
  4022d8:	add	x16, x16, #0x200
  4022dc:	br	x17

00000000004022e0 <strtol@plt>:
  4022e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022e4:	ldr	x17, [x16, #520]
  4022e8:	add	x16, x16, #0x208
  4022ec:	br	x17

00000000004022f0 <free@plt>:
  4022f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4022f4:	ldr	x17, [x16, #528]
  4022f8:	add	x16, x16, #0x210
  4022fc:	br	x17

0000000000402300 <__ctype_get_mb_cur_max@plt>:
  402300:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402304:	ldr	x17, [x16, #536]
  402308:	add	x16, x16, #0x218
  40230c:	br	x17

0000000000402310 <getgid@plt>:
  402310:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402314:	ldr	x17, [x16, #544]
  402318:	add	x16, x16, #0x220
  40231c:	br	x17

0000000000402320 <strncasecmp@plt>:
  402320:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402324:	ldr	x17, [x16, #552]
  402328:	add	x16, x16, #0x228
  40232c:	br	x17

0000000000402330 <vasprintf@plt>:
  402330:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402334:	ldr	x17, [x16, #560]
  402338:	add	x16, x16, #0x230
  40233c:	br	x17

0000000000402340 <strndup@plt>:
  402340:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402344:	ldr	x17, [x16, #568]
  402348:	add	x16, x16, #0x238
  40234c:	br	x17

0000000000402350 <strspn@plt>:
  402350:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402354:	ldr	x17, [x16, #576]
  402358:	add	x16, x16, #0x240
  40235c:	br	x17

0000000000402360 <strchr@plt>:
  402360:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402364:	ldr	x17, [x16, #584]
  402368:	add	x16, x16, #0x248
  40236c:	br	x17

0000000000402370 <fwrite@plt>:
  402370:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402374:	ldr	x17, [x16, #592]
  402378:	add	x16, x16, #0x250
  40237c:	br	x17

0000000000402380 <fflush@plt>:
  402380:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402384:	ldr	x17, [x16, #600]
  402388:	add	x16, x16, #0x258
  40238c:	br	x17

0000000000402390 <warnx@plt>:
  402390:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402394:	ldr	x17, [x16, #608]
  402398:	add	x16, x16, #0x260
  40239c:	br	x17

00000000004023a0 <memchr@plt>:
  4023a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023a4:	ldr	x17, [x16, #616]
  4023a8:	add	x16, x16, #0x268
  4023ac:	br	x17

00000000004023b0 <isatty@plt>:
  4023b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023b4:	ldr	x17, [x16, #624]
  4023b8:	add	x16, x16, #0x270
  4023bc:	br	x17

00000000004023c0 <wcstombs@plt>:
  4023c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023c4:	ldr	x17, [x16, #632]
  4023c8:	add	x16, x16, #0x278
  4023cc:	br	x17

00000000004023d0 <dcgettext@plt>:
  4023d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023d4:	ldr	x17, [x16, #640]
  4023d8:	add	x16, x16, #0x280
  4023dc:	br	x17

00000000004023e0 <__isoc99_sscanf@plt>:
  4023e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023e4:	ldr	x17, [x16, #648]
  4023e8:	add	x16, x16, #0x288
  4023ec:	br	x17

00000000004023f0 <strncpy@plt>:
  4023f0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4023f4:	ldr	x17, [x16, #656]
  4023f8:	add	x16, x16, #0x290
  4023fc:	br	x17

0000000000402400 <errx@plt>:
  402400:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402404:	ldr	x17, [x16, #664]
  402408:	add	x16, x16, #0x298
  40240c:	br	x17

0000000000402410 <iswprint@plt>:
  402410:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402414:	ldr	x17, [x16, #672]
  402418:	add	x16, x16, #0x2a0
  40241c:	br	x17

0000000000402420 <strcspn@plt>:
  402420:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402424:	ldr	x17, [x16, #680]
  402428:	add	x16, x16, #0x2a8
  40242c:	br	x17

0000000000402430 <vfprintf@plt>:
  402430:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402434:	ldr	x17, [x16, #688]
  402438:	add	x16, x16, #0x2b0
  40243c:	br	x17

0000000000402440 <printf@plt>:
  402440:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402444:	ldr	x17, [x16, #696]
  402448:	add	x16, x16, #0x2b8
  40244c:	br	x17

0000000000402450 <__assert_fail@plt>:
  402450:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402454:	ldr	x17, [x16, #704]
  402458:	add	x16, x16, #0x2c0
  40245c:	br	x17

0000000000402460 <__errno_location@plt>:
  402460:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402464:	ldr	x17, [x16, #712]
  402468:	add	x16, x16, #0x2c8
  40246c:	br	x17

0000000000402470 <getenv@plt>:
  402470:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402474:	ldr	x17, [x16, #720]
  402478:	add	x16, x16, #0x2d0
  40247c:	br	x17

0000000000402480 <tigetnum@plt>:
  402480:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402484:	ldr	x17, [x16, #728]
  402488:	add	x16, x16, #0x2d8
  40248c:	br	x17

0000000000402490 <fprintf@plt>:
  402490:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  402494:	ldr	x17, [x16, #736]
  402498:	add	x16, x16, #0x2e0
  40249c:	br	x17

00000000004024a0 <err@plt>:
  4024a0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024a4:	ldr	x17, [x16, #744]
  4024a8:	add	x16, x16, #0x2e8
  4024ac:	br	x17

00000000004024b0 <ioctl@plt>:
  4024b0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024b4:	ldr	x17, [x16, #752]
  4024b8:	add	x16, x16, #0x2f0
  4024bc:	br	x17

00000000004024c0 <setlocale@plt>:
  4024c0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024c4:	ldr	x17, [x16, #760]
  4024c8:	add	x16, x16, #0x2f8
  4024cc:	br	x17

00000000004024d0 <ferror@plt>:
  4024d0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024d4:	ldr	x17, [x16, #768]
  4024d8:	add	x16, x16, #0x300
  4024dc:	br	x17

00000000004024e0 <tigetstr@plt>:
  4024e0:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  4024e4:	ldr	x17, [x16, #776]
  4024e8:	add	x16, x16, #0x308
  4024ec:	br	x17

Disassembly of section .text:

00000000004024f0 <.text>:
  4024f0:	mov	x29, #0x0                   	// #0
  4024f4:	mov	x30, #0x0                   	// #0
  4024f8:	mov	x5, x0
  4024fc:	ldr	x1, [sp]
  402500:	add	x2, sp, #0x8
  402504:	mov	x6, sp
  402508:	movz	x0, #0x0, lsl #48
  40250c:	movk	x0, #0x0, lsl #32
  402510:	movk	x0, #0x40, lsl #16
  402514:	movk	x0, #0x25fc
  402518:	movz	x3, #0x0, lsl #48
  40251c:	movk	x3, #0x0, lsl #32
  402520:	movk	x3, #0x40, lsl #16
  402524:	movk	x3, #0xa8b0
  402528:	movz	x4, #0x0, lsl #48
  40252c:	movk	x4, #0x0, lsl #32
  402530:	movk	x4, #0x40, lsl #16
  402534:	movk	x4, #0xa930
  402538:	bl	402160 <__libc_start_main@plt>
  40253c:	bl	402260 <abort@plt>
  402540:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  402544:	ldr	x0, [x0, #4064]
  402548:	cbz	x0, 402550 <tigetstr@plt+0x70>
  40254c:	b	402240 <__gmon_start__@plt>
  402550:	ret
  402554:	nop
  402558:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  40255c:	add	x0, x0, #0x448
  402560:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  402564:	add	x1, x1, #0x448
  402568:	cmp	x1, x0
  40256c:	b.eq	402584 <tigetstr@plt+0xa4>  // b.none
  402570:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402574:	ldr	x1, [x1, #2408]
  402578:	cbz	x1, 402584 <tigetstr@plt+0xa4>
  40257c:	mov	x16, x1
  402580:	br	x16
  402584:	ret
  402588:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  40258c:	add	x0, x0, #0x448
  402590:	adrp	x1, 41d000 <tigetstr@plt+0x1ab20>
  402594:	add	x1, x1, #0x448
  402598:	sub	x1, x1, x0
  40259c:	lsr	x2, x1, #63
  4025a0:	add	x1, x2, x1, asr #3
  4025a4:	cmp	xzr, x1, asr #1
  4025a8:	asr	x1, x1, #1
  4025ac:	b.eq	4025c4 <tigetstr@plt+0xe4>  // b.none
  4025b0:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4025b4:	ldr	x2, [x2, #2416]
  4025b8:	cbz	x2, 4025c4 <tigetstr@plt+0xe4>
  4025bc:	mov	x16, x2
  4025c0:	br	x16
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  4025d8:	ldrb	w0, [x19, #1136]
  4025dc:	cbnz	w0, 4025ec <tigetstr@plt+0x10c>
  4025e0:	bl	402558 <tigetstr@plt+0x78>
  4025e4:	mov	w0, #0x1                   	// #1
  4025e8:	strb	w0, [x19, #1136]
  4025ec:	ldr	x19, [sp, #16]
  4025f0:	ldp	x29, x30, [sp], #32
  4025f4:	ret
  4025f8:	b	402588 <tigetstr@plt+0xa8>
  4025fc:	str	d8, [sp, #-112]!
  402600:	stp	x29, x30, [sp, #16]
  402604:	stp	x28, x27, [sp, #32]
  402608:	stp	x26, x25, [sp, #48]
  40260c:	stp	x24, x23, [sp, #64]
  402610:	stp	x22, x21, [sp, #80]
  402614:	stp	x20, x19, [sp, #96]
  402618:	mov	x29, sp
  40261c:	sub	sp, sp, #0x280
  402620:	mov	x20, x1
  402624:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  402628:	mov	w21, w0
  40262c:	add	x1, x1, #0xd4
  402630:	mov	w0, #0x6                   	// #6
  402634:	bl	4024c0 <setlocale@plt>
  402638:	adrp	x19, 40a000 <tigetstr@plt+0x7b20>
  40263c:	add	x19, x19, #0xe8d
  402640:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402644:	add	x1, x1, #0xe98
  402648:	mov	x0, x19
  40264c:	bl	402150 <bindtextdomain@plt>
  402650:	mov	x0, x19
  402654:	bl	402290 <textdomain@plt>
  402658:	adrp	x0, 405000 <tigetstr@plt+0x2b20>
  40265c:	add	x0, x0, #0x6b8
  402660:	bl	40a938 <tigetstr@plt+0x8458>
  402664:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  402668:	add	x0, x0, #0xeaa
  40266c:	bl	402470 <getenv@plt>
  402670:	cbz	x0, 4026fc <tigetstr@plt+0x21c>
  402674:	add	x2, sp, #0x148
  402678:	mov	w1, #0x1                   	// #1
  40267c:	bl	401f60 <setupterm@plt>
  402680:	ldr	w8, [sp, #328]
  402684:	cmp	w0, #0x0
  402688:	cset	w9, eq  // eq = none
  40268c:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  402690:	cmp	w8, #0x1
  402694:	cset	w8, eq  // eq = none
  402698:	ands	w8, w9, w8
  40269c:	str	w8, [x19, #1140]
  4026a0:	b.eq	4026fc <tigetstr@plt+0x21c>  // b.none
  4026a4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4026a8:	add	x0, x0, #0xeaf
  4026ac:	bl	4024e0 <tigetstr@plt>
  4026b0:	add	x8, x0, #0x1
  4026b4:	cmp	x8, #0x2
  4026b8:	b.cs	4026c4 <tigetstr@plt+0x1e4>  // b.hs, b.nlast
  4026bc:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4026c0:	add	x0, x0, #0xd4
  4026c4:	ldr	w8, [x19, #1140]
  4026c8:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  4026cc:	str	x0, [x9, #800]
  4026d0:	cbz	w8, 402de0 <tigetstr@plt+0x900>
  4026d4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4026d8:	add	x0, x0, #0xeb4
  4026dc:	bl	4024e0 <tigetstr@plt>
  4026e0:	add	x8, x0, #0x1
  4026e4:	cmp	x8, #0x2
  4026e8:	b.cs	4026f4 <tigetstr@plt+0x214>  // b.hs, b.nlast
  4026ec:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4026f0:	add	x0, x0, #0xd4
  4026f4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4026f8:	str	x0, [x8, #808]
  4026fc:	mov	w0, #0x66                  	// #102
  402700:	mov	w19, #0x66                  	// #102
  402704:	movk	w0, #0x2, lsl #16
  402708:	movk	w19, #0x2, lsl #16
  40270c:	bl	4020e0 <nl_langinfo@plt>
  402710:	mov	w9, #0x851f                	// #34079
  402714:	movk	w9, #0x51eb, lsl #16
  402718:	mov	w8, #0x8bad                	// #35757
  40271c:	movk	w8, #0x68db, lsl #16
  402720:	smull	x13, w0, w9
  402724:	smull	x8, w0, w8
  402728:	lsr	x14, x13, #63
  40272c:	asr	x13, x13, #37
  402730:	adrp	x12, 41d000 <tigetstr@plt+0x1ab20>
  402734:	lsr	x15, x8, #63
  402738:	asr	x8, x8, #44
  40273c:	add	w13, w13, w14
  402740:	ldr	w12, [x12, #1008]
  402744:	add	w14, w8, w15
  402748:	smull	x8, w13, w9
  40274c:	lsr	x15, x8, #63
  402750:	asr	x8, x8, #37
  402754:	mov	w11, #0x64                  	// #100
  402758:	add	w8, w8, w15
  40275c:	msub	w8, w8, w11, w13
  402760:	mov	w10, #0xe                   	// #14
  402764:	add	w16, w12, #0x1
  402768:	cmp	w8, #0x3
  40276c:	cset	w15, lt  // lt = tstop
  402770:	cinc	w10, w10, lt  // lt = tstop
  402774:	cmp	w16, w14
  402778:	csel	w10, w10, w15, eq  // eq = none
  40277c:	sub	w10, w14, w10
  402780:	cmp	w12, w10
  402784:	msub	w11, w13, w11, w0
  402788:	b.lt	4027bc <tigetstr@plt+0x2dc>  // b.tstop
  40278c:	cmp	w8, #0xa
  402790:	b.lt	40279c <tigetstr@plt+0x2bc>  // b.tstop
  402794:	cmp	w10, w12
  402798:	b.eq	4027bc <tigetstr@plt+0x2dc>  // b.none
  40279c:	cmp	w10, w12
  4027a0:	cset	w13, eq  // eq = none
  4027a4:	cmp	w8, #0x9
  4027a8:	cset	w14, eq  // eq = none
  4027ac:	cmp	w11, #0xe
  4027b0:	and	w13, w14, w13
  4027b4:	b.lt	402dac <tigetstr@plt+0x8cc>  // b.tstop
  4027b8:	cbz	w13, 402dac <tigetstr@plt+0x8cc>
  4027bc:	mov	w13, #0x7ae1                	// #31457
  4027c0:	adrp	x14, 40a000 <tigetstr@plt+0x7b20>
  4027c4:	add	w12, w10, #0x3
  4027c8:	cmp	w10, #0x0
  4027cc:	movk	w13, #0xae14, lsl #16
  4027d0:	smull	x9, w10, w9
  4027d4:	add	x14, x14, #0xd90
  4027d8:	add	w11, w10, w11
  4027dc:	csel	w12, w12, w10, lt  // lt = tstop
  4027e0:	smull	x10, w10, w13
  4027e4:	add	x8, x14, w8, sxtw #2
  4027e8:	lsr	x14, x9, #63
  4027ec:	asr	x9, x9, #39
  4027f0:	add	w9, w9, w14
  4027f4:	lsr	x14, x10, #63
  4027f8:	asr	x10, x10, #37
  4027fc:	ldursw	x8, [x8, #-4]
  402800:	add	w10, w10, w14
  402804:	mov	x13, #0x4925                	// #18725
  402808:	add	w9, w9, w10
  40280c:	movk	x13, #0x2492, lsl #16
  402810:	add	w11, w11, w12, asr #2
  402814:	sxtw	x9, w9
  402818:	movk	x13, #0x9249, lsl #32
  40281c:	add	x9, x9, w11, sxtw
  402820:	movk	x13, #0x4924, lsl #48
  402824:	add	x8, x9, x8
  402828:	smulh	x9, x8, x13
  40282c:	lsr	x10, x9, #63
  402830:	lsr	x9, x9, #1
  402834:	add	w9, w9, w10
  402838:	sub	w9, w9, w9, lsl #3
  40283c:	add	w22, w8, w9
  402840:	add	w0, w19, #0x2
  402844:	bl	4020e0 <nl_langinfo@plt>
  402848:	ldrsb	w8, [x0]
  40284c:	mov	w9, #0x2493                	// #9363
  402850:	movk	w9, #0x9249, lsl #16
  402854:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  402858:	add	w8, w22, w8
  40285c:	sub	w8, w8, #0x1
  402860:	smull	x9, w8, w9
  402864:	lsr	x9, x9, #32
  402868:	add	w9, w9, w8
  40286c:	asr	w10, w9, #2
  402870:	add	w9, w10, w9, lsr #31
  402874:	sub	w9, w9, w9, lsl #3
  402878:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  40287c:	add	w8, w8, w9
  402880:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402884:	add	x2, x2, #0xeb9
  402888:	add	x3, x3, #0xaa8
  40288c:	mov	w0, w21
  402890:	mov	x1, x20
  402894:	mov	x4, xzr
  402898:	str	w8, [x9, #1028]
  40289c:	bl	4022a0 <getopt_long@plt>
  4028a0:	cmn	w0, #0x1
  4028a4:	b.eq	402b44 <tigetstr@plt+0x664>  // b.none
  4028a8:	adrp	x8, 40a000 <tigetstr@plt+0x7b20>
  4028ac:	ldr	d8, [x8, #2424]
  4028b0:	adrp	x26, 40a000 <tigetstr@plt+0x7b20>
  4028b4:	adrp	x22, 40a000 <tigetstr@plt+0x7b20>
  4028b8:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  4028bc:	adrp	x24, 40a000 <tigetstr@plt+0x7b20>
  4028c0:	mov	w25, wzr
  4028c4:	mov	w27, wzr
  4028c8:	add	x26, x26, #0xa04
  4028cc:	add	x22, x22, #0xeb9
  4028d0:	add	x23, x23, #0xaa8
  4028d4:	add	x24, x24, #0xcac
  4028d8:	str	wzr, [sp, #12]
  4028dc:	cmp	w0, #0x59
  4028e0:	mov	w8, w27
  4028e4:	b.ge	40291c <tigetstr@plt+0x43c>  // b.tcont
  4028e8:	mov	w27, w8
  4028ec:	sub	w8, w0, #0x31
  4028f0:	cmp	w8, #0x51
  4028f4:	b.hi	403d10 <tigetstr@plt+0x1830>  // b.pmore
  4028f8:	adr	x9, 40290c <tigetstr@plt+0x42c>
  4028fc:	ldrh	w10, [x26, x8, lsl #1]
  402900:	add	x9, x9, x10, lsl #2
  402904:	mov	w28, #0x1                   	// #1
  402908:	br	x9
  40290c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402910:	mov	w9, #0x1                   	// #1
  402914:	str	w9, [x8, #1016]
  402918:	b	402b18 <tigetstr@plt+0x638>
  40291c:	mov	w10, #0x59                  	// #89
  402920:	mov	x9, x24
  402924:	cmp	w10, w0
  402928:	b.eq	402940 <tigetstr@plt+0x460>  // b.none
  40292c:	ldr	w10, [x9], #4
  402930:	cbz	w10, 4028e8 <tigetstr@plt+0x408>
  402934:	cmp	w10, w0
  402938:	b.le	402924 <tigetstr@plt+0x444>
  40293c:	b	4028e8 <tigetstr@plt+0x408>
  402940:	mov	w27, w0
  402944:	cbz	w8, 4028ec <tigetstr@plt+0x40c>
  402948:	cmp	w8, w0
  40294c:	mov	w27, w0
  402950:	b.eq	4028ec <tigetstr@plt+0x40c>  // b.none
  402954:	b	403b48 <tigetstr@plt+0x1668>
  402958:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40295c:	ldr	x19, [x8, #1104]
  402960:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  402964:	add	x1, x1, #0xd5
  402968:	mov	x0, x19
  40296c:	bl	4021d0 <strcasecmp@plt>
  402970:	cbz	w0, 402aec <tigetstr@plt+0x60c>
  402974:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402978:	mov	x0, x19
  40297c:	add	x1, x1, #0xe82
  402980:	bl	4021d0 <strcasecmp@plt>
  402984:	cbz	w0, 402af4 <tigetstr@plt+0x614>
  402988:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40298c:	mov	x0, x19
  402990:	add	x1, x1, #0xdf
  402994:	bl	4021d0 <strcasecmp@plt>
  402998:	cbz	w0, 402afc <tigetstr@plt+0x61c>
  40299c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4029a0:	mov	x0, x19
  4029a4:	add	x1, x1, #0xe58
  4029a8:	bl	4021d0 <strcasecmp@plt>
  4029ac:	cbnz	w0, 403cc0 <tigetstr@plt+0x17e0>
  4029b0:	mov	w8, #0x3                   	// #3
  4029b4:	b	402b00 <tigetstr@plt+0x620>
  4029b8:	mov	w8, #0x1                   	// #1
  4029bc:	str	w8, [sp, #12]
  4029c0:	b	402b18 <tigetstr@plt+0x638>
  4029c4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4029c8:	str	wzr, [x8, #1028]
  4029cc:	b	402b18 <tigetstr@plt+0x638>
  4029d0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4029d4:	ldr	x19, [x8, #1104]
  4029d8:	adrp	x28, 41d000 <tigetstr@plt+0x1ab20>
  4029dc:	str	wzr, [x28, #1012]
  4029e0:	cbz	x19, 402b18 <tigetstr@plt+0x638>
  4029e4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4029e8:	mov	w2, #0x5                   	// #5
  4029ec:	mov	x0, xzr
  4029f0:	add	x1, x1, #0xf11
  4029f4:	bl	4023d0 <dcgettext@plt>
  4029f8:	mov	x1, x0
  4029fc:	mov	x0, x19
  402a00:	bl	40a1ec <tigetstr@plt+0x7d0c>
  402a04:	str	w0, [x28, #1012]
  402a08:	b	402b18 <tigetstr@plt+0x638>
  402a0c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402a10:	str	d8, [x8, #1016]
  402a14:	b	402b18 <tigetstr@plt+0x638>
  402a18:	mov	w8, #0x1                   	// #1
  402a1c:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402a20:	str	w8, [x9, #1020]
  402a24:	b	402b18 <tigetstr@plt+0x638>
  402a28:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402a2c:	add	x9, x9, #0x410
  402a30:	ldrb	w8, [x9, #40]
  402a34:	orr	w8, w8, #0x1
  402a38:	strb	w8, [x9, #40]
  402a3c:	mov	w8, #0x4                   	// #4
  402a40:	str	x8, [x9]
  402a44:	b	402b18 <tigetstr@plt+0x638>
  402a48:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402a4c:	mov	w9, #0x1                   	// #1
  402a50:	str	w9, [x8, #1028]
  402a54:	b	402b18 <tigetstr@plt+0x638>
  402a58:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402a5c:	ldr	x19, [x8, #1104]
  402a60:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, xzr
  402a6c:	add	x1, x1, #0xec7
  402a70:	bl	4023d0 <dcgettext@plt>
  402a74:	mov	x1, x0
  402a78:	mov	x0, x19
  402a7c:	bl	406ea0 <tigetstr@plt+0x49c0>
  402a80:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402a84:	str	w0, [x8, #1016]
  402a88:	b	402b18 <tigetstr@plt+0x638>
  402a8c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402a90:	ldr	x19, [x8, #1104]
  402a94:	cbz	x19, 402acc <tigetstr@plt+0x5ec>
  402a98:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402a9c:	mov	w2, #0x5                   	// #5
  402aa0:	mov	x0, xzr
  402aa4:	add	x1, x1, #0xede
  402aa8:	bl	4023d0 <dcgettext@plt>
  402aac:	mov	x1, x0
  402ab0:	mov	x0, x19
  402ab4:	bl	406cd4 <tigetstr@plt+0x47f4>
  402ab8:	sub	w8, w0, #0x1
  402abc:	cmp	w8, #0x36
  402ac0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402ac4:	str	w0, [x8, #1072]
  402ac8:	b.cs	403cd4 <tigetstr@plt+0x17f4>  // b.hs, b.nlast
  402acc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402ad0:	mov	w9, #0x200                 	// #512
  402ad4:	str	w9, [x8, #1032]
  402ad8:	b	402b18 <tigetstr@plt+0x638>
  402adc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402ae0:	mov	w9, #0x80000000            	// #-2147483648
  402ae4:	str	w9, [x8, #1008]
  402ae8:	b	402b18 <tigetstr@plt+0x638>
  402aec:	mov	x8, xzr
  402af0:	b	402b00 <tigetstr@plt+0x620>
  402af4:	mov	w8, #0x1                   	// #1
  402af8:	b	402b00 <tigetstr@plt+0x620>
  402afc:	mov	w8, #0x2                   	// #2
  402b00:	adrp	x9, 40a000 <tigetstr@plt+0x7b20>
  402b04:	add	x9, x9, #0xdf0
  402b08:	add	x8, x9, x8, lsl #4
  402b0c:	ldr	w8, [x8, #8]
  402b10:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402b14:	str	w8, [x9, #1008]
  402b18:	mov	w28, w25
  402b1c:	mov	w0, w21
  402b20:	mov	x1, x20
  402b24:	mov	x2, x22
  402b28:	mov	x3, x23
  402b2c:	mov	x4, xzr
  402b30:	bl	4022a0 <getopt_long@plt>
  402b34:	cmn	w0, #0x1
  402b38:	mov	w25, w28
  402b3c:	b.ne	4028dc <tigetstr@plt+0x3fc>  // b.any
  402b40:	b	402b4c <tigetstr@plt+0x66c>
  402b44:	str	wzr, [sp, #12]
  402b48:	mov	w28, wzr
  402b4c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402b50:	ldrsw	x8, [x8, #1112]
  402b54:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402b58:	ldr	w9, [x9, #1032]
  402b5c:	sub	w19, w21, w8
  402b60:	add	x20, x20, x8, lsl #3
  402b64:	cbz	w9, 402ba4 <tigetstr@plt+0x6c4>
  402b68:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402b6c:	add	x8, x8, #0x404
  402b70:	ldr	w10, [x8]
  402b74:	ldur	x11, [x8, #12]
  402b78:	ldrb	w13, [x8, #44]
  402b7c:	mov	w9, #0x200                 	// #512
  402b80:	mov	w12, #0x100                 	// #256
  402b84:	cmp	w10, #0x1
  402b88:	lsl	x10, x11, #3
  402b8c:	csel	w9, w12, w9, eq  // eq = none
  402b90:	sub	x10, x10, x11
  402b94:	orr	w9, w9, w13
  402b98:	str	w9, [x8, #4]
  402b9c:	add	x8, x10, #0x3
  402ba0:	b	402bb4 <tigetstr@plt+0x6d4>
  402ba4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402ba8:	ldr	x8, [x8, #1040]
  402bac:	lsl	x9, x8, #3
  402bb0:	sub	x8, x9, x8
  402bb4:	adrp	x22, 40a000 <tigetstr@plt+0x7b20>
  402bb8:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402bbc:	cmp	w19, #0x1
  402bc0:	add	x22, x22, #0xd28
  402bc4:	str	x8, [x9, #1048]
  402bc8:	b.ne	402bf4 <tigetstr@plt+0x714>  // b.any
  402bcc:	ldr	x0, [x20]
  402bd0:	mov	x1, xzr
  402bd4:	bl	4069fc <tigetstr@plt+0x451c>
  402bd8:	cbz	w0, 402c8c <tigetstr@plt+0x7ac>
  402bdc:	add	x0, sp, #0x10
  402be0:	bl	402100 <time@plt>
  402be4:	add	x0, sp, #0x10
  402be8:	bl	4020b0 <localtime@plt>
  402bec:	mov	x21, x0
  402bf0:	b	402cf8 <tigetstr@plt+0x818>
  402bf4:	add	x0, sp, #0x10
  402bf8:	bl	402100 <time@plt>
  402bfc:	add	x0, sp, #0x10
  402c00:	bl	4020b0 <localtime@plt>
  402c04:	mov	x21, x0
  402c08:	cbz	w19, 402fb4 <tigetstr@plt+0xad4>
  402c0c:	cmp	w19, #0x2
  402c10:	b.eq	402c54 <tigetstr@plt+0x774>  // b.none
  402c14:	cmp	w19, #0x3
  402c18:	b.ne	403cf8 <tigetstr@plt+0x1818>  // b.any
  402c1c:	ldr	x19, [x20], #8
  402c20:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402c24:	add	x1, x1, #0xfa1
  402c28:	mov	w2, #0x5                   	// #5
  402c2c:	mov	x0, xzr
  402c30:	bl	4023d0 <dcgettext@plt>
  402c34:	mov	x1, x0
  402c38:	mov	x0, x19
  402c3c:	bl	406cd4 <tigetstr@plt+0x47f4>
  402c40:	sub	w9, w0, #0x1
  402c44:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402c48:	cmp	w9, #0x1f
  402c4c:	str	w0, [x8, #1060]
  402c50:	b.cs	403d8c <tigetstr@plt+0x18ac>  // b.hs, b.nlast
  402c54:	bl	4022d0 <__ctype_b_loc@plt>
  402c58:	ldr	x19, [x20]
  402c5c:	ldr	x8, [x0]
  402c60:	ldrsb	x9, [x19]
  402c64:	ldrh	w8, [x8, x9, lsl #1]
  402c68:	tbnz	w8, #11, 402cc0 <tigetstr@plt+0x7e0>
  402c6c:	mov	x0, x19
  402c70:	bl	404110 <tigetstr@plt+0x1c30>
  402c74:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402c78:	str	w0, [x8, #1064]
  402c7c:	tbz	w0, #31, 402ce8 <tigetstr@plt+0x808>
  402c80:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402c84:	add	x1, x1, #0xf8a
  402c88:	b	403db8 <tigetstr@plt+0x18d8>
  402c8c:	ldr	x0, [x20]
  402c90:	add	x1, sp, #0x148
  402c94:	bl	4081a0 <tigetstr@plt+0x5cc0>
  402c98:	cbz	w0, 402f88 <tigetstr@plt+0xaa8>
  402c9c:	ldr	x0, [x20]
  402ca0:	bl	404110 <tigetstr@plt+0x1c30>
  402ca4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402ca8:	cmp	w0, #0x1
  402cac:	str	w0, [x8, #1064]
  402cb0:	b.lt	403db0 <tigetstr@plt+0x18d0>  // b.tstop
  402cb4:	add	x0, sp, #0x10
  402cb8:	bl	402100 <time@plt>
  402cbc:	b	402fa8 <tigetstr@plt+0xac8>
  402cc0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402cc4:	add	x1, x1, #0xfcf
  402cc8:	mov	w2, #0x5                   	// #5
  402ccc:	mov	x0, xzr
  402cd0:	bl	4023d0 <dcgettext@plt>
  402cd4:	mov	x1, x0
  402cd8:	mov	x0, x19
  402cdc:	bl	406cd4 <tigetstr@plt+0x47f4>
  402ce0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402ce4:	str	w0, [x8, #1064]
  402ce8:	sub	w8, w0, #0x1
  402cec:	cmp	w8, #0xc
  402cf0:	b.cs	403d6c <tigetstr@plt+0x188c>  // b.hs, b.nlast
  402cf4:	add	x20, x20, #0x8
  402cf8:	ldr	x19, [x20]
  402cfc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402d00:	add	x1, x1, #0xfed
  402d04:	mov	w2, #0x5                   	// #5
  402d08:	mov	x0, xzr
  402d0c:	bl	4023d0 <dcgettext@plt>
  402d10:	mov	x1, x0
  402d14:	mov	x0, x19
  402d18:	bl	406cd4 <tigetstr@plt+0x47f4>
  402d1c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402d20:	cmp	w0, #0x0
  402d24:	str	w0, [x8, #1068]
  402d28:	b.le	403ce0 <tigetstr@plt+0x1800>
  402d2c:	mov	w8, #0x7fffffff            	// #2147483647
  402d30:	mov	w20, w0
  402d34:	cmp	w0, w8
  402d38:	b.eq	403cec <tigetstr@plt+0x180c>  // b.none
  402d3c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402d40:	ldr	w9, [x8, #1060]
  402d44:	cbz	w9, 402d84 <tigetstr@plt+0x8a4>
  402d48:	adrp	x10, 41d000 <tigetstr@plt+0x1ab20>
  402d4c:	ldr	w10, [x10, #1008]
  402d50:	and	w11, w20, #0x3
  402d54:	cmp	w10, w20
  402d58:	b.ge	402da0 <tigetstr@plt+0x8c0>  // b.tcont
  402d5c:	cbnz	w11, 402df4 <tigetstr@plt+0x914>
  402d60:	mov	w12, #0x851f                	// #34079
  402d64:	movk	w12, #0x51eb, lsl #16
  402d68:	umull	x12, w20, w12
  402d6c:	lsr	x12, x12, #37
  402d70:	mov	w13, #0x64                  	// #100
  402d74:	msub	w12, w12, w13, w20
  402d78:	cbz	w12, 402df4 <tigetstr@plt+0x914>
  402d7c:	mov	w12, #0x1                   	// #1
  402d80:	b	402e14 <tigetstr@plt+0x934>
  402d84:	ldr	w9, [x21, #20]
  402d88:	add	w9, w9, #0x76c
  402d8c:	cmp	w9, w20
  402d90:	b.ne	402f30 <tigetstr@plt+0xa50>  // b.any
  402d94:	ldr	w9, [x21, #28]
  402d98:	add	w9, w9, #0x1
  402d9c:	b	402f2c <tigetstr@plt+0xa4c>
  402da0:	cmp	w11, #0x0
  402da4:	cset	w12, eq  // eq = none
  402da8:	b	402e14 <tigetstr@plt+0x934>
  402dac:	cmp	w8, #0x9
  402db0:	cset	w14, lt  // lt = tstop
  402db4:	cmp	w11, #0x3
  402db8:	cset	w9, lt  // lt = tstop
  402dbc:	cmp	w10, w12
  402dc0:	cset	w12, eq  // eq = none
  402dc4:	b.lt	4032a8 <tigetstr@plt+0xdc8>  // b.tstop
  402dc8:	and	w12, w14, w12
  402dcc:	tbnz	w12, #0, 4032a8 <tigetstr@plt+0xdc8>
  402dd0:	and	w9, w9, w13
  402dd4:	cbnz	w9, 4032a8 <tigetstr@plt+0xdc8>
  402dd8:	mov	w22, #0x8                   	// #8
  402ddc:	b	402840 <tigetstr@plt+0x360>
  402de0:	mov	x0, xzr
  402de4:	add	x8, x0, #0x1
  402de8:	cmp	x8, #0x2
  402dec:	b.cc	4026ec <tigetstr@plt+0x20c>  // b.lo, b.ul, b.last
  402df0:	b	4026f4 <tigetstr@plt+0x214>
  402df4:	mov	w12, #0x5c29                	// #23593
  402df8:	movk	w12, #0xc28f, lsl #16
  402dfc:	mul	w12, w20, w12
  402e00:	mov	w13, #0xd70b                	// #55051
  402e04:	ror	w12, w12, #4
  402e08:	movk	w13, #0xa3, lsl #16
  402e0c:	cmp	w12, w13
  402e10:	cset	w12, cc  // cc = lo, ul, last
  402e14:	adrp	x13, 41d000 <tigetstr@plt+0x1ab20>
  402e18:	ldrsw	x13, [x13, #1064]
  402e1c:	mov	w14, #0x34                  	// #52
  402e20:	umaddl	x12, w12, w14, x22
  402e24:	ldr	w19, [x12, x13, lsl #2]
  402e28:	cmp	w9, w19
  402e2c:	b.gt	403d48 <tigetstr@plt+0x1868>
  402e30:	cmp	w10, w20
  402e34:	and	x10, x13, #0xffffffff
  402e38:	b.ge	402e6c <tigetstr@plt+0x98c>  // b.tcont
  402e3c:	cbnz	w11, 402e80 <tigetstr@plt+0x9a0>
  402e40:	mov	w11, #0x851f                	// #34079
  402e44:	movk	w11, #0x51eb, lsl #16
  402e48:	umull	x11, w20, w11
  402e4c:	lsr	x11, x11, #37
  402e50:	mov	w12, #0x64                  	// #100
  402e54:	msub	w11, w11, w12, w20
  402e58:	cbz	w11, 402e80 <tigetstr@plt+0x9a0>
  402e5c:	mov	w11, #0x1                   	// #1
  402e60:	cmp	w10, #0x2
  402e64:	b.ge	402ea8 <tigetstr@plt+0x9c8>  // b.tcont
  402e68:	b	402f2c <tigetstr@plt+0xa4c>
  402e6c:	cmp	w11, #0x0
  402e70:	cset	w11, eq  // eq = none
  402e74:	cmp	w10, #0x2
  402e78:	b.ge	402ea8 <tigetstr@plt+0x9c8>  // b.tcont
  402e7c:	b	402f2c <tigetstr@plt+0xa4c>
  402e80:	mov	w11, #0x5c29                	// #23593
  402e84:	movk	w11, #0xc28f, lsl #16
  402e88:	mul	w11, w20, w11
  402e8c:	mov	w12, #0xd70b                	// #55051
  402e90:	ror	w11, w11, #4
  402e94:	movk	w12, #0xa3, lsl #16
  402e98:	cmp	w11, w12
  402e9c:	cset	w11, cc  // cc = lo, ul, last
  402ea0:	cmp	w10, #0x2
  402ea4:	b.lt	402f2c <tigetstr@plt+0xa4c>  // b.tstop
  402ea8:	sub	x13, x10, #0x1
  402eac:	cmp	x13, #0x8
  402eb0:	b.cs	402ebc <tigetstr@plt+0x9dc>  // b.hs, b.nlast
  402eb4:	mov	w12, #0x1                   	// #1
  402eb8:	b	402f0c <tigetstr@plt+0xa2c>
  402ebc:	movi	v1.2d, #0x0
  402ec0:	mov	w15, #0x34                  	// #52
  402ec4:	and	x14, x13, #0xfffffffffffffff8
  402ec8:	mov	v1.s[0], w9
  402ecc:	madd	x9, x11, x15, x22
  402ed0:	movi	v0.2d, #0x0
  402ed4:	orr	x12, x14, #0x1
  402ed8:	add	x9, x9, #0x14
  402edc:	mov	x15, x14
  402ee0:	ldp	q2, q3, [x9, #-16]
  402ee4:	subs	x15, x15, #0x8
  402ee8:	add	x9, x9, #0x20
  402eec:	add	v1.4s, v2.4s, v1.4s
  402ef0:	add	v0.4s, v3.4s, v0.4s
  402ef4:	b.ne	402ee0 <tigetstr@plt+0xa00>  // b.any
  402ef8:	add	v0.4s, v0.4s, v1.4s
  402efc:	addv	s0, v0.4s
  402f00:	cmp	x13, x14
  402f04:	fmov	w9, s0
  402f08:	b.eq	402f2c <tigetstr@plt+0xa4c>  // b.none
  402f0c:	mov	w13, #0x34                  	// #52
  402f10:	madd	x11, x11, x13, x22
  402f14:	sub	x10, x10, x12
  402f18:	add	x11, x11, x12, lsl #2
  402f1c:	ldr	w12, [x11], #4
  402f20:	subs	x10, x10, #0x1
  402f24:	add	w9, w12, w9
  402f28:	b.ne	402f1c <tigetstr@plt+0xa3c>  // b.any
  402f2c:	str	w9, [x8, #1060]
  402f30:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402f34:	add	x8, x8, #0x428
  402f38:	ldr	w19, [x8]
  402f3c:	ldr	w23, [x8, #8]
  402f40:	orr	w8, w23, w19
  402f44:	cbz	w8, 402f54 <tigetstr@plt+0xa74>
  402f48:	cmp	w23, #0x1
  402f4c:	b.ge	402fec <tigetstr@plt+0xb0c>  // b.tcont
  402f50:	b	403330 <tigetstr@plt+0xe50>
  402f54:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402f58:	add	x9, x9, #0x3f8
  402f5c:	ldr	w10, [x9]
  402f60:	ldr	w8, [x21, #16]
  402f64:	cmp	w10, #0x0
  402f68:	add	w19, w8, #0x1
  402f6c:	csinc	w28, w28, wzr, ne  // ne = any
  402f70:	str	w19, [x9, #48]
  402f74:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402f78:	ldr	w23, [x8, #1072]
  402f7c:	cmp	w23, #0x1
  402f80:	b.ge	402fec <tigetstr@plt+0xb0c>  // b.tcont
  402f84:	b	403330 <tigetstr@plt+0xe50>
  402f88:	ldr	x8, [sp, #328]
  402f8c:	mov	x9, #0x34db                	// #13531
  402f90:	movk	x9, #0xd7b6, lsl #16
  402f94:	movk	x9, #0xde82, lsl #32
  402f98:	movk	x9, #0x431b, lsl #48
  402f9c:	umulh	x8, x8, x9
  402fa0:	lsr	x8, x8, #18
  402fa4:	str	x8, [sp, #16]
  402fa8:	add	x0, sp, #0x10
  402fac:	bl	4020b0 <localtime@plt>
  402fb0:	mov	x21, x0
  402fb4:	ldr	w8, [x21, #28]
  402fb8:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  402fbc:	add	x9, x9, #0x424
  402fc0:	ldr	w19, [x9, #4]
  402fc4:	add	w8, w8, #0x1
  402fc8:	str	w8, [x9]
  402fcc:	ldr	w8, [x21, #20]
  402fd0:	add	w20, w8, #0x76c
  402fd4:	str	w20, [x9, #8]
  402fd8:	cbz	w19, 40327c <tigetstr@plt+0xd9c>
  402fdc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402fe0:	ldr	w23, [x8, #1072]
  402fe4:	cmp	w23, #0x1
  402fe8:	b.lt	403330 <tigetstr@plt+0xe50>  // b.tstop
  402fec:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  402ff0:	ldr	w9, [x8, #1008]
  402ff4:	mov	w8, #0xf                   	// #15
  402ff8:	add	w10, w9, #0x1
  402ffc:	cmp	w10, w20
  403000:	csinc	w8, w8, wzr, eq  // eq = none
  403004:	sub	w10, w20, w8
  403008:	add	w11, w10, #0x3
  40300c:	cmp	w10, #0x0
  403010:	csel	w11, w11, w10, lt  // lt = tstop
  403014:	sxtw	x8, w10
  403018:	cmp	w9, w10
  40301c:	sbfx	x10, x11, #2, #30
  403020:	b.ge	403068 <tigetstr@plt+0xb88>  // b.tcont
  403024:	mov	x11, #0xffffffffffff7ae1    	// #-34079
  403028:	movk	x11, #0xae14, lsl #16
  40302c:	mov	w12, #0x851f                	// #34079
  403030:	movk	w12, #0x51eb, lsl #16
  403034:	mul	x11, x8, x11
  403038:	add	x10, x10, x8
  40303c:	mul	x8, x8, x12
  403040:	lsr	x12, x11, #63
  403044:	asr	x11, x11, #37
  403048:	lsr	x13, x8, #63
  40304c:	asr	x8, x8, #39
  403050:	add	w11, w11, w12
  403054:	add	w8, w8, w13
  403058:	add	x10, x10, w11, sxtw
  40305c:	sxtw	x8, w8
  403060:	add	x10, x10, #0x1
  403064:	b	403070 <tigetstr@plt+0xb90>
  403068:	add	x10, x10, x8
  40306c:	mov	w8, #0x6                   	// #6
  403070:	add	x10, x10, x8
  403074:	mov	x8, #0x4925                	// #18725
  403078:	movk	x8, #0x2492, lsl #16
  40307c:	movk	x8, #0x9249, lsl #32
  403080:	movk	x8, #0x4924, lsl #48
  403084:	smulh	x8, x10, x8
  403088:	lsr	x11, x8, #63
  40308c:	lsr	x8, x8, #1
  403090:	add	w11, w8, w11
  403094:	lsl	w12, w23, #3
  403098:	sub	w11, w11, w11, lsl #3
  40309c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4030a0:	sub	w12, w12, w23
  4030a4:	add	w10, w10, w11
  4030a8:	ldr	w8, [x8, #1032]
  4030ac:	sub	w11, w12, w10
  4030b0:	cmp	w11, #0x101
  4030b4:	add	w12, w11, #0xb
  4030b8:	ccmp	w20, w9, #0x0, gt
  4030bc:	csel	w11, w12, w11, eq  // eq = none
  4030c0:	mov	w12, #0x2                   	// #2
  4030c4:	cmp	w10, #0x5
  4030c8:	mov	w10, #0xfffffffb            	// #-5
  4030cc:	csel	w10, w10, w12, lt  // lt = tstop
  4030d0:	mov	w12, #0xfffffffa            	// #-6
  4030d4:	tst	w8, #0x100
  4030d8:	csel	w10, w12, w10, eq  // eq = none
  4030dc:	add	w10, w11, w10
  4030e0:	cmp	w10, #0x1
  4030e4:	csinc	w10, w10, wzr, gt
  4030e8:	cmp	w9, w20
  4030ec:	and	w9, w20, #0x3
  4030f0:	b.ge	403124 <tigetstr@plt+0xc44>  // b.tcont
  4030f4:	cbnz	w9, 403130 <tigetstr@plt+0xc50>
  4030f8:	mov	w9, #0x851f                	// #34079
  4030fc:	movk	w9, #0x51eb, lsl #16
  403100:	smull	x9, w20, w9
  403104:	lsr	x11, x9, #63
  403108:	asr	x9, x9, #37
  40310c:	add	w9, w9, w11
  403110:	mov	w11, #0x64                  	// #100
  403114:	msub	w9, w9, w11, w20
  403118:	cbz	w9, 403130 <tigetstr@plt+0xc50>
  40311c:	mov	w9, #0x1                   	// #1
  403120:	b	403158 <tigetstr@plt+0xc78>
  403124:	cmp	w9, #0x0
  403128:	cset	w9, eq  // eq = none
  40312c:	b	403158 <tigetstr@plt+0xc78>
  403130:	mov	w9, #0x5c29                	// #23593
  403134:	mov	w11, #0xb850                	// #47184
  403138:	movk	w9, #0xc28f, lsl #16
  40313c:	movk	w11, #0x51e, lsl #16
  403140:	madd	w9, w20, w9, w11
  403144:	mov	w11, #0xd70b                	// #55051
  403148:	ror	w9, w9, #4
  40314c:	movk	w11, #0xa3, lsl #16
  403150:	cmp	w9, w11
  403154:	cset	w9, cc  // cc = lo, ul, last
  403158:	mov	w11, #0x34                  	// #52
  40315c:	umaddl	x11, w9, w11, x22
  403160:	ldr	w11, [x11, #4]
  403164:	subs	w10, w10, w11
  403168:	b.le	40326c <tigetstr@plt+0xd8c>
  40316c:	mov	w11, #0x34                  	// #52
  403170:	madd	x11, x9, x11, x22
  403174:	ldr	w11, [x11, #8]
  403178:	subs	w10, w10, w11
  40317c:	b.le	403274 <tigetstr@plt+0xd94>
  403180:	mov	w11, #0x34                  	// #52
  403184:	madd	x11, x9, x11, x22
  403188:	ldr	w11, [x11, #12]
  40318c:	subs	w10, w10, w11
  403190:	b.le	4032a0 <tigetstr@plt+0xdc0>
  403194:	mov	w11, #0x34                  	// #52
  403198:	madd	x11, x9, x11, x22
  40319c:	ldr	w11, [x11, #16]
  4031a0:	subs	w10, w10, w11
  4031a4:	b.le	4032e8 <tigetstr@plt+0xe08>
  4031a8:	mov	w11, #0x34                  	// #52
  4031ac:	madd	x11, x9, x11, x22
  4031b0:	ldr	w11, [x11, #20]
  4031b4:	subs	w10, w10, w11
  4031b8:	b.le	4032f0 <tigetstr@plt+0xe10>
  4031bc:	mov	w11, #0x34                  	// #52
  4031c0:	madd	x11, x9, x11, x22
  4031c4:	ldr	w11, [x11, #24]
  4031c8:	subs	w10, w10, w11
  4031cc:	b.le	4032f8 <tigetstr@plt+0xe18>
  4031d0:	mov	w11, #0x34                  	// #52
  4031d4:	madd	x11, x9, x11, x22
  4031d8:	ldr	w11, [x11, #28]
  4031dc:	subs	w10, w10, w11
  4031e0:	b.le	403300 <tigetstr@plt+0xe20>
  4031e4:	mov	w11, #0x34                  	// #52
  4031e8:	madd	x11, x9, x11, x22
  4031ec:	ldr	w11, [x11, #32]
  4031f0:	subs	w10, w10, w11
  4031f4:	b.le	403308 <tigetstr@plt+0xe28>
  4031f8:	mov	w11, #0x34                  	// #52
  4031fc:	madd	x11, x9, x11, x22
  403200:	ldr	w11, [x11, #36]
  403204:	subs	w10, w10, w11
  403208:	b.le	403310 <tigetstr@plt+0xe30>
  40320c:	mov	w11, #0x34                  	// #52
  403210:	madd	x11, x9, x11, x22
  403214:	ldr	w11, [x11, #40]
  403218:	subs	w10, w10, w11
  40321c:	b.le	403318 <tigetstr@plt+0xe38>
  403220:	mov	w11, #0x34                  	// #52
  403224:	madd	x11, x9, x11, x22
  403228:	ldr	w11, [x11, #44]
  40322c:	subs	w10, w10, w11
  403230:	b.le	403320 <tigetstr@plt+0xe40>
  403234:	mov	w11, #0x34                  	// #52
  403238:	madd	x9, x9, x11, x22
  40323c:	ldr	w9, [x9, #48]
  403240:	cmp	w10, w9
  403244:	mov	w9, #0xc                   	// #12
  403248:	csinc	w9, w9, wzr, le
  40324c:	b.le	403324 <tigetstr@plt+0xe44>
  403250:	tbz	w8, #8, 403324 <tigetstr@plt+0xe44>
  403254:	sub	w2, w20, #0x1
  403258:	mov	w0, #0x1f                  	// #31
  40325c:	mov	w1, #0xc                   	// #12
  403260:	bl	404248 <tigetstr@plt+0x1d68>
  403264:	cmp	w23, w0
  403268:	b.ne	403dd4 <tigetstr@plt+0x18f4>  // b.any
  40326c:	mov	w9, #0x1                   	// #1
  403270:	b	403324 <tigetstr@plt+0xe44>
  403274:	mov	w9, #0x2                   	// #2
  403278:	b	403324 <tigetstr@plt+0xe44>
  40327c:	ldr	w8, [x21, #16]
  403280:	add	w19, w8, #0x1
  403284:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403288:	str	w19, [x8, #1064]
  40328c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403290:	ldr	w23, [x8, #1072]
  403294:	cmp	w23, #0x1
  403298:	b.ge	402fec <tigetstr@plt+0xb0c>  // b.tcont
  40329c:	b	403330 <tigetstr@plt+0xe50>
  4032a0:	mov	w9, #0x3                   	// #3
  4032a4:	b	403324 <tigetstr@plt+0xe44>
  4032a8:	adrp	x12, 40a000 <tigetstr@plt+0x7b20>
  4032ac:	add	x12, x12, #0xdc0
  4032b0:	add	x8, x12, w8, sxtw #2
  4032b4:	ldursw	x8, [x8, #-4]
  4032b8:	add	w9, w10, #0x3
  4032bc:	cmp	w10, #0x0
  4032c0:	mov	x12, #0x4925                	// #18725
  4032c4:	add	w11, w10, w11
  4032c8:	movk	x12, #0x2492, lsl #16
  4032cc:	csel	w9, w9, w10, lt  // lt = tstop
  4032d0:	movk	x12, #0x9249, lsl #32
  4032d4:	add	w9, w11, w9, asr #2
  4032d8:	movk	x12, #0x4924, lsl #48
  4032dc:	add	x8, x8, w9, sxtw
  4032e0:	smulh	x9, x8, x12
  4032e4:	b	40282c <tigetstr@plt+0x34c>
  4032e8:	mov	w9, #0x4                   	// #4
  4032ec:	b	403324 <tigetstr@plt+0xe44>
  4032f0:	mov	w9, #0x5                   	// #5
  4032f4:	b	403324 <tigetstr@plt+0xe44>
  4032f8:	mov	w9, #0x6                   	// #6
  4032fc:	b	403324 <tigetstr@plt+0xe44>
  403300:	mov	w9, #0x7                   	// #7
  403304:	b	403324 <tigetstr@plt+0xe44>
  403308:	mov	w9, #0x8                   	// #8
  40330c:	b	403324 <tigetstr@plt+0xe44>
  403310:	mov	w9, #0x9                   	// #9
  403314:	b	403324 <tigetstr@plt+0xe44>
  403318:	mov	w9, #0xa                   	// #10
  40331c:	b	403324 <tigetstr@plt+0xe44>
  403320:	mov	w9, #0xb                   	// #11
  403324:	cbnz	w19, 403330 <tigetstr@plt+0xe50>
  403328:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40332c:	str	w9, [x8, #1064]
  403330:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  403334:	add	x2, x2, #0xa4
  403338:	add	x0, sp, #0x1c
  40333c:	mov	w1, #0x12c                 	// #300
  403340:	mov	w3, w20
  403344:	bl	402080 <snprintf@plt>
  403348:	tbnz	w0, #31, 4038ac <tigetstr@plt+0x13cc>
  40334c:	cmp	w0, #0x12b
  403350:	b.hi	4038ac <tigetstr@plt+0x13cc>  // b.pmore
  403354:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403358:	ldr	x8, [x8, #1040]
  40335c:	mov	w22, w0
  403360:	sub	x8, x8, #0x1
  403364:	cmp	x8, #0x85
  403368:	b.cs	4036e8 <tigetstr@plt+0x1208>  // b.hs, b.nlast
  40336c:	adrp	x24, 41d000 <tigetstr@plt+0x1ab20>
  403370:	add	x24, x24, #0x404
  403374:	ldrsw	x8, [x24]
  403378:	mov	x25, #0x2493                	// #9363
  40337c:	movk	x25, #0x9249, lsl #16
  403380:	movk	x25, #0x4924, lsl #32
  403384:	movk	x25, #0x2492, lsl #48
  403388:	umulh	x9, x8, x25
  40338c:	sub	x10, x8, x9
  403390:	add	x9, x9, x10, lsr #1
  403394:	lsr	x9, x9, #2
  403398:	sub	w9, w9, w9, lsl #3
  40339c:	add	w8, w8, w9
  4033a0:	orr	w0, w8, #0x20000
  4033a4:	bl	4020e0 <nl_langinfo@plt>
  4033a8:	ldur	x8, [x24, #12]
  4033ac:	adrp	x26, 41d000 <tigetstr@plt+0x1ab20>
  4033b0:	add	x26, x26, #0x474
  4033b4:	add	x19, x26, #0x4
  4033b8:	sub	x8, x8, #0x1
  4033bc:	add	x3, sp, #0x148
  4033c0:	mov	w2, #0x85                  	// #133
  4033c4:	mov	w4, #0x2                   	// #2
  4033c8:	mov	w5, #0x1                   	// #1
  4033cc:	mov	x1, x19
  4033d0:	str	x8, [sp, #328]
  4033d4:	bl	40618c <tigetstr@plt+0x3cac>
  4033d8:	ldrsw	x23, [x24]
  4033dc:	add	x21, x19, w0, sxtw
  4033e0:	mov	x0, x21
  4033e4:	add	x19, x21, #0x1
  4033e8:	bl	401f10 <strlen@plt>
  4033ec:	ldur	x8, [x24, #12]
  4033f0:	sub	x9, x26, x19
  4033f4:	add	x20, x9, #0x89
  4033f8:	mov	w27, #0x20                  	// #32
  4033fc:	sub	x8, x8, #0x1
  403400:	cmp	x20, x8
  403404:	strh	w27, [x21, x0]
  403408:	b.ls	4036e8 <tigetstr@plt+0x1208>  // b.plast
  40340c:	add	x8, x23, #0x1
  403410:	umulh	x9, x8, x25
  403414:	sub	x10, x8, x9
  403418:	add	x9, x9, x10, lsr #1
  40341c:	lsr	x9, x9, #2
  403420:	sub	w9, w9, w9, lsl #3
  403424:	add	w8, w8, w9
  403428:	orr	w0, w8, #0x20000
  40342c:	bl	4020e0 <nl_langinfo@plt>
  403430:	ldur	x8, [x24, #12]
  403434:	add	x3, sp, #0x148
  403438:	mov	w4, #0x2                   	// #2
  40343c:	mov	w5, #0x1                   	// #1
  403440:	sub	x8, x8, #0x1
  403444:	mov	x1, x19
  403448:	mov	x2, x20
  40344c:	str	x8, [sp, #328]
  403450:	bl	40618c <tigetstr@plt+0x3cac>
  403454:	ldrsw	x23, [x24]
  403458:	add	x21, x19, w0, sxtw
  40345c:	mov	x0, x21
  403460:	add	x19, x21, #0x1
  403464:	bl	401f10 <strlen@plt>
  403468:	ldur	x8, [x24, #12]
  40346c:	sub	x9, x26, x19
  403470:	add	x20, x9, #0x89
  403474:	strh	w27, [x21, x0]
  403478:	sub	x8, x8, #0x1
  40347c:	cmp	x20, x8
  403480:	b.ls	4036e8 <tigetstr@plt+0x1208>  // b.plast
  403484:	mov	x21, #0x2493                	// #9363
  403488:	movk	x21, #0x9249, lsl #16
  40348c:	movk	x21, #0x4924, lsl #32
  403490:	add	x8, x23, #0x2
  403494:	movk	x21, #0x2492, lsl #48
  403498:	umulh	x9, x8, x21
  40349c:	sub	x10, x8, x9
  4034a0:	add	x9, x9, x10, lsr #1
  4034a4:	lsr	x9, x9, #2
  4034a8:	sub	w9, w9, w9, lsl #3
  4034ac:	add	w8, w8, w9
  4034b0:	orr	w0, w8, #0x20000
  4034b4:	bl	4020e0 <nl_langinfo@plt>
  4034b8:	ldur	x8, [x24, #12]
  4034bc:	add	x3, sp, #0x148
  4034c0:	mov	w4, #0x2                   	// #2
  4034c4:	mov	w5, #0x1                   	// #1
  4034c8:	sub	x8, x8, #0x1
  4034cc:	mov	x1, x19
  4034d0:	mov	x2, x20
  4034d4:	str	x8, [sp, #328]
  4034d8:	bl	40618c <tigetstr@plt+0x3cac>
  4034dc:	ldrsw	x23, [x24]
  4034e0:	add	x20, x19, w0, sxtw
  4034e4:	mov	x0, x20
  4034e8:	add	x19, x20, #0x1
  4034ec:	bl	401f10 <strlen@plt>
  4034f0:	mov	w25, #0x20                  	// #32
  4034f4:	strh	w25, [x20, x0]
  4034f8:	ldur	x8, [x24, #12]
  4034fc:	sub	x9, x26, x19
  403500:	add	x20, x9, #0x89
  403504:	sub	x8, x8, #0x1
  403508:	cmp	x20, x8
  40350c:	b.ls	4036e8 <tigetstr@plt+0x1208>  // b.plast
  403510:	add	x8, x23, #0x3
  403514:	umulh	x9, x8, x21
  403518:	sub	x10, x8, x9
  40351c:	add	x9, x9, x10, lsr #1
  403520:	lsr	x9, x9, #2
  403524:	sub	w9, w9, w9, lsl #3
  403528:	add	w8, w8, w9
  40352c:	orr	w0, w8, #0x20000
  403530:	bl	4020e0 <nl_langinfo@plt>
  403534:	ldur	x8, [x24, #12]
  403538:	add	x3, sp, #0x148
  40353c:	mov	w4, #0x2                   	// #2
  403540:	mov	w5, #0x1                   	// #1
  403544:	sub	x8, x8, #0x1
  403548:	mov	x1, x19
  40354c:	mov	x2, x20
  403550:	str	x8, [sp, #328]
  403554:	bl	40618c <tigetstr@plt+0x3cac>
  403558:	ldrsw	x21, [x24]
  40355c:	add	x20, x19, w0, sxtw
  403560:	mov	x0, x20
  403564:	add	x19, x20, #0x1
  403568:	bl	401f10 <strlen@plt>
  40356c:	strh	w25, [x20, x0]
  403570:	ldur	x8, [x24, #12]
  403574:	sub	x9, x26, x19
  403578:	add	x20, x9, #0x89
  40357c:	sub	x8, x8, #0x1
  403580:	cmp	x20, x8
  403584:	b.ls	4036e8 <tigetstr@plt+0x1208>  // b.plast
  403588:	add	x8, x21, #0x4
  40358c:	mov	x21, #0x2493                	// #9363
  403590:	movk	x21, #0x9249, lsl #16
  403594:	movk	x21, #0x4924, lsl #32
  403598:	movk	x21, #0x2492, lsl #48
  40359c:	umulh	x9, x8, x21
  4035a0:	sub	x10, x8, x9
  4035a4:	add	x9, x9, x10, lsr #1
  4035a8:	lsr	x9, x9, #2
  4035ac:	sub	w9, w9, w9, lsl #3
  4035b0:	add	w8, w8, w9
  4035b4:	orr	w0, w8, #0x20000
  4035b8:	bl	4020e0 <nl_langinfo@plt>
  4035bc:	ldur	x8, [x24, #12]
  4035c0:	add	x3, sp, #0x148
  4035c4:	mov	w4, #0x2                   	// #2
  4035c8:	mov	w5, #0x1                   	// #1
  4035cc:	sub	x8, x8, #0x1
  4035d0:	mov	x1, x19
  4035d4:	mov	x2, x20
  4035d8:	str	x8, [sp, #328]
  4035dc:	bl	40618c <tigetstr@plt+0x3cac>
  4035e0:	ldrsw	x23, [x24]
  4035e4:	add	x20, x19, w0, sxtw
  4035e8:	mov	x0, x20
  4035ec:	add	x19, x20, #0x1
  4035f0:	bl	401f10 <strlen@plt>
  4035f4:	mov	w25, #0x20                  	// #32
  4035f8:	strh	w25, [x20, x0]
  4035fc:	ldur	x8, [x24, #12]
  403600:	sub	x9, x26, x19
  403604:	add	x20, x9, #0x89
  403608:	sub	x8, x8, #0x1
  40360c:	cmp	x20, x8
  403610:	b.ls	4036e8 <tigetstr@plt+0x1208>  // b.plast
  403614:	add	x8, x23, #0x5
  403618:	umulh	x9, x8, x21
  40361c:	sub	x10, x8, x9
  403620:	add	x9, x9, x10, lsr #1
  403624:	lsr	x9, x9, #2
  403628:	sub	w9, w9, w9, lsl #3
  40362c:	add	w8, w8, w9
  403630:	orr	w0, w8, #0x20000
  403634:	bl	4020e0 <nl_langinfo@plt>
  403638:	ldur	x8, [x24, #12]
  40363c:	add	x3, sp, #0x148
  403640:	mov	w4, #0x2                   	// #2
  403644:	mov	w5, #0x1                   	// #1
  403648:	sub	x8, x8, #0x1
  40364c:	mov	x1, x19
  403650:	mov	x2, x20
  403654:	str	x8, [sp, #328]
  403658:	bl	40618c <tigetstr@plt+0x3cac>
  40365c:	ldrsw	x21, [x24]
  403660:	add	x20, x19, w0, sxtw
  403664:	mov	x0, x20
  403668:	add	x19, x20, #0x1
  40366c:	bl	401f10 <strlen@plt>
  403670:	strh	w25, [x20, x0]
  403674:	ldur	x8, [x24, #12]
  403678:	sub	x9, x26, x19
  40367c:	add	x20, x9, #0x89
  403680:	sub	x8, x8, #0x1
  403684:	cmp	x20, x8
  403688:	b.ls	4036e8 <tigetstr@plt+0x1208>  // b.plast
  40368c:	mov	x9, #0x2493                	// #9363
  403690:	movk	x9, #0x9249, lsl #16
  403694:	movk	x9, #0x4924, lsl #32
  403698:	add	x8, x21, #0x6
  40369c:	movk	x9, #0x2492, lsl #48
  4036a0:	umulh	x9, x8, x9
  4036a4:	sub	x10, x8, x9
  4036a8:	add	x9, x9, x10, lsr #1
  4036ac:	lsr	x9, x9, #2
  4036b0:	sub	w9, w9, w9, lsl #3
  4036b4:	add	w8, w8, w9
  4036b8:	orr	w0, w8, #0x20000
  4036bc:	bl	4020e0 <nl_langinfo@plt>
  4036c0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4036c4:	ldr	x8, [x8, #1040]
  4036c8:	add	x3, sp, #0x148
  4036cc:	mov	w4, #0x2                   	// #2
  4036d0:	mov	w5, #0x1                   	// #1
  4036d4:	sub	x8, x8, #0x1
  4036d8:	mov	x1, x19
  4036dc:	mov	x2, x20
  4036e0:	str	x8, [sp, #328]
  4036e4:	bl	40618c <tigetstr@plt+0x3cac>
  4036e8:	bl	4057c8 <tigetstr@plt+0x32e8>
  4036ec:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4036f0:	add	x8, x8, #0x330
  4036f4:	ldr	x0, [x8]
  4036f8:	ldr	x19, [x8, #232]
  4036fc:	add	x20, x22, #0x1
  403700:	bl	401f10 <strlen@plt>
  403704:	add	x8, x0, x20
  403708:	cmp	x19, x8
  40370c:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  403710:	b.cs	403720 <tigetstr@plt+0x1240>  // b.hs, b.nlast
  403714:	ldrb	w8, [x21, #1080]
  403718:	orr	w8, w8, #0x4
  40371c:	strb	w8, [x21, #1080]
  403720:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403724:	ldr	x0, [x8, #824]
  403728:	bl	401f10 <strlen@plt>
  40372c:	add	x8, x0, x20
  403730:	cmp	x19, x8
  403734:	b.cs	403744 <tigetstr@plt+0x1264>  // b.hs, b.nlast
  403738:	ldrb	w8, [x21, #1080]
  40373c:	orr	w8, w8, #0x4
  403740:	strb	w8, [x21, #1080]
  403744:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403748:	ldr	x0, [x8, #832]
  40374c:	bl	401f10 <strlen@plt>
  403750:	add	x8, x0, x20
  403754:	cmp	x19, x8
  403758:	b.cs	403768 <tigetstr@plt+0x1288>  // b.hs, b.nlast
  40375c:	ldrb	w8, [x21, #1080]
  403760:	orr	w8, w8, #0x4
  403764:	strb	w8, [x21, #1080]
  403768:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40376c:	ldr	x0, [x8, #840]
  403770:	bl	401f10 <strlen@plt>
  403774:	add	x8, x0, x20
  403778:	cmp	x19, x8
  40377c:	b.cs	40378c <tigetstr@plt+0x12ac>  // b.hs, b.nlast
  403780:	ldrb	w8, [x21, #1080]
  403784:	orr	w8, w8, #0x4
  403788:	strb	w8, [x21, #1080]
  40378c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403790:	ldr	x0, [x8, #848]
  403794:	bl	401f10 <strlen@plt>
  403798:	add	x8, x0, x20
  40379c:	cmp	x19, x8
  4037a0:	b.cs	4037b0 <tigetstr@plt+0x12d0>  // b.hs, b.nlast
  4037a4:	ldrb	w8, [x21, #1080]
  4037a8:	orr	w8, w8, #0x4
  4037ac:	strb	w8, [x21, #1080]
  4037b0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4037b4:	ldr	x0, [x8, #856]
  4037b8:	bl	401f10 <strlen@plt>
  4037bc:	add	x8, x0, x20
  4037c0:	cmp	x19, x8
  4037c4:	b.cs	4037d4 <tigetstr@plt+0x12f4>  // b.hs, b.nlast
  4037c8:	ldrb	w8, [x21, #1080]
  4037cc:	orr	w8, w8, #0x4
  4037d0:	strb	w8, [x21, #1080]
  4037d4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4037d8:	ldr	x0, [x8, #864]
  4037dc:	bl	401f10 <strlen@plt>
  4037e0:	add	x8, x0, x20
  4037e4:	cmp	x19, x8
  4037e8:	b.cs	4037f8 <tigetstr@plt+0x1318>  // b.hs, b.nlast
  4037ec:	ldrb	w8, [x21, #1080]
  4037f0:	orr	w8, w8, #0x4
  4037f4:	strb	w8, [x21, #1080]
  4037f8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4037fc:	ldr	x0, [x8, #872]
  403800:	bl	401f10 <strlen@plt>
  403804:	add	x8, x0, x20
  403808:	cmp	x19, x8
  40380c:	b.cs	40381c <tigetstr@plt+0x133c>  // b.hs, b.nlast
  403810:	ldrb	w8, [x21, #1080]
  403814:	orr	w8, w8, #0x4
  403818:	strb	w8, [x21, #1080]
  40381c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403820:	ldr	x0, [x8, #880]
  403824:	bl	401f10 <strlen@plt>
  403828:	add	x8, x0, x20
  40382c:	cmp	x19, x8
  403830:	b.cs	403840 <tigetstr@plt+0x1360>  // b.hs, b.nlast
  403834:	ldrb	w8, [x21, #1080]
  403838:	orr	w8, w8, #0x4
  40383c:	strb	w8, [x21, #1080]
  403840:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403844:	ldr	x0, [x8, #888]
  403848:	bl	401f10 <strlen@plt>
  40384c:	add	x8, x0, x20
  403850:	cmp	x19, x8
  403854:	b.cs	403864 <tigetstr@plt+0x1384>  // b.hs, b.nlast
  403858:	ldrb	w8, [x21, #1080]
  40385c:	orr	w8, w8, #0x4
  403860:	strb	w8, [x21, #1080]
  403864:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403868:	ldr	x0, [x8, #896]
  40386c:	bl	401f10 <strlen@plt>
  403870:	add	x8, x0, x20
  403874:	cmp	x19, x8
  403878:	b.cs	403888 <tigetstr@plt+0x13a8>  // b.hs, b.nlast
  40387c:	ldrb	w8, [x21, #1080]
  403880:	orr	w8, w8, #0x4
  403884:	strb	w8, [x21, #1080]
  403888:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40388c:	ldr	x0, [x8, #904]
  403890:	bl	401f10 <strlen@plt>
  403894:	add	x8, x0, x20
  403898:	cmp	x19, x8
  40389c:	b.cs	4038ac <tigetstr@plt+0x13cc>  // b.hs, b.nlast
  4038a0:	ldrb	w8, [x21, #1080]
  4038a4:	orr	w8, w8, #0x4
  4038a8:	strb	w8, [x21, #1080]
  4038ac:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4038b0:	ldr	w0, [x8, #1012]
  4038b4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4038b8:	add	x1, x1, #0x64
  4038bc:	bl	40925c <tigetstr@plt+0x6d7c>
  4038c0:	cbnz	w0, 403914 <tigetstr@plt+0x1434>
  4038c4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4038c8:	ldr	x8, [x8, #800]
  4038cc:	ldrb	w8, [x8]
  4038d0:	cbz	w8, 4038f0 <tigetstr@plt+0x1410>
  4038d4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4038d8:	ldr	x8, [x8, #808]
  4038dc:	ldrb	w8, [x8]
  4038e0:	cbz	w8, 4038f0 <tigetstr@plt+0x1410>
  4038e4:	bl	4099ac <tigetstr@plt+0x74cc>
  4038e8:	cmp	w0, #0x1
  4038ec:	b.ne	403914 <tigetstr@plt+0x1434>  // b.any
  4038f0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4038f4:	add	x8, x8, #0x320
  4038f8:	ldr	w9, [x8, #232]
  4038fc:	adrp	x10, 40b000 <tigetstr@plt+0x8b20>
  403900:	add	x10, x10, #0xd4
  403904:	stp	x10, x10, [x8]
  403908:	and	w9, w9, #0xffffff00
  40390c:	str	wzr, [x8, #260]
  403910:	str	w9, [x8, #232]
  403914:	ldr	w8, [sp, #12]
  403918:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  40391c:	orr	w19, w28, w8
  403920:	cbz	w19, 403978 <tigetstr@plt+0x1498>
  403924:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  403928:	add	x9, x9, #0x3f8
  40392c:	ldr	w8, [x9]
  403930:	mov	w10, #0x3                   	// #3
  403934:	str	w10, [x9, #40]
  403938:	cbnz	w8, 403944 <tigetstr@plt+0x1464>
  40393c:	mov	w8, #0xc                   	// #12
  403940:	str	w8, [x21, #1016]
  403944:	cbz	w28, 403964 <tigetstr@plt+0x1484>
  403948:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  40394c:	add	x9, x9, #0x434
  403950:	ldrb	w10, [x9, #4]
  403954:	mov	w11, #0x1                   	// #1
  403958:	str	w11, [x9]
  40395c:	orr	w10, w10, #0x2
  403960:	strb	w10, [x9, #4]
  403964:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  403968:	ldr	w9, [x20, #1024]
  40396c:	cmp	w8, #0x2
  403970:	b.ge	40398c <tigetstr@plt+0x14ac>  // b.tcont
  403974:	b	4039f8 <tigetstr@plt+0x1518>
  403978:	ldr	w8, [x21, #1016]
  40397c:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  403980:	ldr	w9, [x20, #1024]
  403984:	cmp	w8, #0x2
  403988:	b.lt	4039f8 <tigetstr@plt+0x1518>  // b.tstop
  40398c:	cbnz	w9, 4039f8 <tigetstr@plt+0x1518>
  403990:	mov	w8, #0x3                   	// #3
  403994:	mov	w0, #0x1                   	// #1
  403998:	str	w8, [x20, #1024]
  40399c:	bl	4023b0 <isatty@plt>
  4039a0:	cbz	w0, 403a04 <tigetstr@plt+0x1524>
  4039a4:	mov	w0, #0x50                  	// #80
  4039a8:	bl	40905c <tigetstr@plt+0x6b7c>
  4039ac:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4039b0:	add	x8, x8, #0x420
  4039b4:	ldrb	w9, [x8, #24]
  4039b8:	mov	w10, #0x1b                  	// #27
  4039bc:	mov	w11, #0x14                  	// #20
  4039c0:	ldr	w8, [x8]
  4039c4:	tst	w9, #0x1
  4039c8:	csel	w9, w11, w10, eq  // eq = none
  4039cc:	cmp	w0, w9
  4039d0:	csel	w10, w9, w0, lt  // lt = tstop
  4039d4:	udiv	w11, w10, w9
  4039d8:	sub	w11, w11, #0x1
  4039dc:	msub	w8, w11, w8, w10
  4039e0:	sdiv	w8, w8, w9
  4039e4:	cmp	w8, #0x2
  4039e8:	b.gt	403a04 <tigetstr@plt+0x1524>
  4039ec:	mov	w8, #0x1                   	// #1
  4039f0:	cinc	w8, w8, eq  // eq = none
  4039f4:	b	403a00 <tigetstr@plt+0x1520>
  4039f8:	cbnz	w9, 403a04 <tigetstr@plt+0x1524>
  4039fc:	mov	w8, #0x1                   	// #1
  403a00:	str	w8, [x20, #1024]
  403a04:	ldr	w8, [x21, #1016]
  403a08:	cbnz	w8, 403a14 <tigetstr@plt+0x1534>
  403a0c:	mov	w8, #0x1                   	// #1
  403a10:	str	w8, [x21, #1016]
  403a14:	cbz	w19, 403ae8 <tigetstr@plt+0x1608>
  403a18:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403a1c:	ldrb	w8, [x8, #1080]
  403a20:	tbz	w8, #1, 403ae8 <tigetstr@plt+0x1608>
  403a24:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  403a28:	add	x9, x9, #0x418
  403a2c:	ldr	w11, [x9]
  403a30:	ldr	w3, [x9, #20]
  403a34:	tst	w8, #0x1
  403a38:	mov	w10, #0x2                   	// #2
  403a3c:	and	w8, w8, #0x1
  403a40:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  403a44:	cinc	w10, w10, eq  // eq = none
  403a48:	add	w9, w11, #0x1
  403a4c:	neg	w8, w8
  403a50:	add	x2, x2, #0xa4
  403a54:	add	x0, sp, #0x148
  403a58:	mov	w1, #0x12c                 	// #300
  403a5c:	madd	w19, w9, w10, w8
  403a60:	bl	402080 <snprintf@plt>
  403a64:	sxtw	x8, w19
  403a68:	add	x0, sp, #0x148
  403a6c:	add	x1, sp, #0x1c
  403a70:	add	x3, x29, #0x8
  403a74:	mov	w2, #0x12c                 	// #300
  403a78:	mov	w4, #0x2                   	// #2
  403a7c:	mov	w5, #0x1                   	// #1
  403a80:	str	x8, [x29, #8]
  403a84:	bl	40618c <tigetstr@plt+0x3cac>
  403a88:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  403a8c:	ldr	w8, [x19, #1140]
  403a90:	cbz	w8, 403ab4 <tigetstr@plt+0x15d4>
  403a94:	add	x0, sp, #0x1c
  403a98:	bl	401fe0 <putp@plt>
  403a9c:	ldr	w8, [x19, #1140]
  403aa0:	cbz	w8, 403acc <tigetstr@plt+0x15ec>
  403aa4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  403aa8:	add	x0, x0, #0xd2
  403aac:	bl	401fe0 <putp@plt>
  403ab0:	b	403ae8 <tigetstr@plt+0x1608>
  403ab4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403ab8:	ldr	x1, [x8, #1120]
  403abc:	add	x0, sp, #0x1c
  403ac0:	bl	401f20 <fputs@plt>
  403ac4:	ldr	w8, [x19, #1140]
  403ac8:	cbnz	w8, 403aa4 <tigetstr@plt+0x15c4>
  403acc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403ad0:	ldr	x3, [x8, #1120]
  403ad4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  403ad8:	add	x0, x0, #0xd2
  403adc:	mov	w1, #0x2                   	// #2
  403ae0:	mov	w2, #0x1                   	// #1
  403ae4:	bl	402370 <fwrite@plt>
  403ae8:	bl	404808 <tigetstr@plt+0x2328>
  403aec:	mov	w0, wzr
  403af0:	add	sp, sp, #0x280
  403af4:	ldp	x20, x19, [sp, #96]
  403af8:	ldp	x22, x21, [sp, #80]
  403afc:	ldp	x24, x23, [sp, #64]
  403b00:	ldp	x26, x25, [sp, #48]
  403b04:	ldp	x28, x27, [sp, #32]
  403b08:	ldp	x29, x30, [sp, #16]
  403b0c:	ldr	d8, [sp], #112
  403b10:	ret
  403b14:	bl	403e00 <tigetstr@plt+0x1920>
  403b18:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403b1c:	add	x1, x1, #0xf28
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	mov	x0, xzr
  403b28:	bl	4023d0 <dcgettext@plt>
  403b2c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403b30:	ldr	x1, [x8, #1128]
  403b34:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403b38:	add	x2, x2, #0xf34
  403b3c:	bl	402440 <printf@plt>
  403b40:	mov	w0, wzr
  403b44:	bl	401f40 <exit@plt>
  403b48:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  403b4c:	ldr	x19, [x21, #1096]
  403b50:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403b54:	add	x1, x1, #0x74
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	mov	x0, xzr
  403b60:	bl	4023d0 <dcgettext@plt>
  403b64:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403b68:	ldr	x2, [x8, #1128]
  403b6c:	mov	x1, x0
  403b70:	mov	x0, x19
  403b74:	bl	402490 <fprintf@plt>
  403b78:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  403b7c:	adrp	x24, 40a000 <tigetstr@plt+0x7b20>
  403b80:	adrp	x25, 40a000 <tigetstr@plt+0x7b20>
  403b84:	adrp	x20, 40b000 <tigetstr@plt+0x8b20>
  403b88:	adrp	x28, 40a000 <tigetstr@plt+0x7b20>
  403b8c:	adrp	x19, 40a000 <tigetstr@plt+0x7b20>
  403b90:	adrp	x26, 40a000 <tigetstr@plt+0x7b20>
  403b94:	adrp	x27, 40a000 <tigetstr@plt+0x7b20>
  403b98:	mov	x22, xzr
  403b9c:	add	x23, x23, #0xca8
  403ba0:	add	x24, x24, #0xe40
  403ba4:	add	x25, x25, #0x980
  403ba8:	add	x20, x20, #0x96
  403bac:	add	x28, x28, #0xe6b
  403bb0:	add	x19, x19, #0xe75
  403bb4:	add	x26, x26, #0xe82
  403bb8:	add	x27, x27, #0xe7b
  403bbc:	ldr	w8, [x23, x22]
  403bc0:	cmp	w8, #0x82
  403bc4:	b.hi	403be8 <tigetstr@plt+0x1708>  // b.pmore
  403bc8:	adr	x9, 403bdc <tigetstr@plt+0x16fc>
  403bcc:	ldrb	w10, [x25, x8]
  403bd0:	add	x9, x9, x10, lsl #2
  403bd4:	mov	x2, x24
  403bd8:	br	x9
  403bdc:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403be0:	add	x2, x2, #0xe44
  403be4:	b	403c94 <tigetstr@plt+0x17b4>
  403be8:	sub	w9, w8, #0x21
  403bec:	cmp	w9, #0x5d
  403bf0:	b.hi	403ca0 <tigetstr@plt+0x17c0>  // b.pmore
  403bf4:	ldr	x0, [x21, #1096]
  403bf8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403bfc:	add	x1, x1, #0x9c
  403c00:	mov	w2, w8
  403c04:	bl	402490 <fprintf@plt>
  403c08:	b	403ca0 <tigetstr@plt+0x17c0>
  403c0c:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403c10:	add	x2, x2, #0xe66
  403c14:	b	403c94 <tigetstr@plt+0x17b4>
  403c18:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  403c1c:	add	x2, x2, #0x53a
  403c20:	b	403c94 <tigetstr@plt+0x17b4>
  403c24:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403c28:	add	x2, x2, #0xe86
  403c2c:	b	403c94 <tigetstr@plt+0x17b4>
  403c30:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  403c34:	add	x2, x2, #0x51e
  403c38:	b	403c94 <tigetstr@plt+0x17b4>
  403c3c:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403c40:	add	x2, x2, #0xe58
  403c44:	b	403c94 <tigetstr@plt+0x17b4>
  403c48:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403c4c:	add	x2, x2, #0xe51
  403c50:	b	403c94 <tigetstr@plt+0x17b4>
  403c54:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403c58:	add	x2, x2, #0xe5f
  403c5c:	b	403c94 <tigetstr@plt+0x17b4>
  403c60:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403c64:	add	x2, x2, #0xe4a
  403c68:	b	403c94 <tigetstr@plt+0x17b4>
  403c6c:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403c70:	add	x2, x2, #0xe70
  403c74:	b	403c94 <tigetstr@plt+0x17b4>
  403c78:	mov	x2, x28
  403c7c:	b	403c94 <tigetstr@plt+0x17b4>
  403c80:	mov	x2, x19
  403c84:	b	403c94 <tigetstr@plt+0x17b4>
  403c88:	mov	x2, x26
  403c8c:	b	403c94 <tigetstr@plt+0x17b4>
  403c90:	mov	x2, x27
  403c94:	ldr	x0, [x21, #1096]
  403c98:	mov	x1, x20
  403c9c:	bl	402490 <fprintf@plt>
  403ca0:	add	x22, x22, #0x4
  403ca4:	cmp	x22, #0x3c
  403ca8:	b.ne	403bbc <tigetstr@plt+0x16dc>  // b.any
  403cac:	ldr	x1, [x21, #1096]
  403cb0:	mov	w0, #0xa                   	// #10
  403cb4:	bl	402040 <fputc@plt>
  403cb8:	mov	w0, #0x1                   	// #1
  403cbc:	bl	401f40 <exit@plt>
  403cc0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403cc4:	add	x1, x1, #0xe4
  403cc8:	mov	w0, #0x1                   	// #1
  403ccc:	mov	x2, x19
  403cd0:	bl	402400 <errx@plt>
  403cd4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403cd8:	add	x1, x1, #0xef4
  403cdc:	b	403d74 <tigetstr@plt+0x1894>
  403ce0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403ce4:	add	x1, x1, #0x0
  403ce8:	b	403d74 <tigetstr@plt+0x1894>
  403cec:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403cf0:	add	x1, x1, #0xfed
  403cf4:	b	403d74 <tigetstr@plt+0x1894>
  403cf8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403cfc:	add	x1, x1, #0x29
  403d00:	mov	w2, #0x5                   	// #5
  403d04:	mov	x0, xzr
  403d08:	bl	4023d0 <dcgettext@plt>
  403d0c:	bl	402390 <warnx@plt>
  403d10:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403d14:	ldr	x19, [x8, #1096]
  403d18:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d1c:	add	x1, x1, #0xf46
  403d20:	mov	w2, #0x5                   	// #5
  403d24:	mov	x0, xzr
  403d28:	bl	4023d0 <dcgettext@plt>
  403d2c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403d30:	ldr	x2, [x8, #1128]
  403d34:	mov	x1, x0
  403d38:	mov	x0, x19
  403d3c:	bl	402490 <fprintf@plt>
  403d40:	mov	w0, #0x1                   	// #1
  403d44:	bl	401f40 <exit@plt>
  403d48:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d4c:	add	x1, x1, #0xfb3
  403d50:	mov	w2, #0x5                   	// #5
  403d54:	mov	x0, xzr
  403d58:	bl	4023d0 <dcgettext@plt>
  403d5c:	mov	x1, x0
  403d60:	mov	w0, #0x1                   	// #1
  403d64:	mov	w2, w19
  403d68:	bl	402400 <errx@plt>
  403d6c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d70:	add	x1, x1, #0xfcf
  403d74:	mov	w2, #0x5                   	// #5
  403d78:	mov	x0, xzr
  403d7c:	bl	4023d0 <dcgettext@plt>
  403d80:	mov	x1, x0
  403d84:	mov	w0, #0x1                   	// #1
  403d88:	bl	402400 <errx@plt>
  403d8c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d90:	add	x1, x1, #0xfb3
  403d94:	mov	w2, #0x5                   	// #5
  403d98:	mov	x0, xzr
  403d9c:	bl	4023d0 <dcgettext@plt>
  403da0:	mov	x1, x0
  403da4:	mov	w0, #0x1                   	// #1
  403da8:	mov	w2, #0x1f                  	// #31
  403dac:	bl	402400 <errx@plt>
  403db0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403db4:	add	x1, x1, #0xf6d
  403db8:	mov	w2, #0x5                   	// #5
  403dbc:	mov	x0, xzr
  403dc0:	bl	4023d0 <dcgettext@plt>
  403dc4:	ldr	x2, [x20]
  403dc8:	mov	x1, x0
  403dcc:	mov	w0, #0x1                   	// #1
  403dd0:	bl	402400 <errx@plt>
  403dd4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403dd8:	add	x1, x1, #0x33
  403ddc:	mov	w2, #0x5                   	// #5
  403de0:	mov	x0, xzr
  403de4:	bl	4023d0 <dcgettext@plt>
  403de8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403dec:	add	x8, x8, #0x42c
  403df0:	ldp	w2, w3, [x8]
  403df4:	mov	x1, x0
  403df8:	mov	w0, #0x1                   	// #1
  403dfc:	bl	402400 <errx@plt>
  403e00:	stp	x29, x30, [sp, #-32]!
  403e04:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  403e08:	stp	x20, x19, [sp, #16]
  403e0c:	ldr	x19, [x8, #1120]
  403e10:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403e14:	add	x1, x1, #0x101
  403e18:	mov	w2, #0x5                   	// #5
  403e1c:	mov	x0, xzr
  403e20:	mov	x29, sp
  403e24:	bl	4023d0 <dcgettext@plt>
  403e28:	mov	x1, x19
  403e2c:	bl	401f20 <fputs@plt>
  403e30:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403e34:	add	x1, x1, #0x10a
  403e38:	mov	w2, #0x5                   	// #5
  403e3c:	mov	x0, xzr
  403e40:	bl	4023d0 <dcgettext@plt>
  403e44:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  403e48:	ldr	x2, [x20, #1128]
  403e4c:	mov	x1, x0
  403e50:	mov	x0, x19
  403e54:	bl	402490 <fprintf@plt>
  403e58:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403e5c:	add	x1, x1, #0x12e
  403e60:	mov	w2, #0x5                   	// #5
  403e64:	mov	x0, xzr
  403e68:	bl	4023d0 <dcgettext@plt>
  403e6c:	ldr	x2, [x20, #1128]
  403e70:	mov	x1, x0
  403e74:	mov	x0, x19
  403e78:	bl	402490 <fprintf@plt>
  403e7c:	mov	w0, #0xa                   	// #10
  403e80:	mov	x1, x19
  403e84:	bl	402040 <fputc@plt>
  403e88:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403e8c:	add	x1, x1, #0x153
  403e90:	mov	w2, #0x5                   	// #5
  403e94:	mov	x0, xzr
  403e98:	bl	4023d0 <dcgettext@plt>
  403e9c:	mov	x1, x19
  403ea0:	bl	401f20 <fputs@plt>
  403ea4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403ea8:	add	x1, x1, #0x17c
  403eac:	mov	w2, #0x5                   	// #5
  403eb0:	mov	x0, xzr
  403eb4:	bl	4023d0 <dcgettext@plt>
  403eb8:	mov	x1, x19
  403ebc:	bl	401f20 <fputs@plt>
  403ec0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403ec4:	add	x1, x1, #0x1af
  403ec8:	mov	w2, #0x5                   	// #5
  403ecc:	mov	x0, xzr
  403ed0:	bl	4023d0 <dcgettext@plt>
  403ed4:	mov	x1, x19
  403ed8:	bl	401f20 <fputs@plt>
  403edc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403ee0:	add	x1, x1, #0x1ba
  403ee4:	mov	w2, #0x5                   	// #5
  403ee8:	mov	x0, xzr
  403eec:	bl	4023d0 <dcgettext@plt>
  403ef0:	mov	x1, x19
  403ef4:	bl	401f20 <fputs@plt>
  403ef8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403efc:	add	x1, x1, #0x1f5
  403f00:	mov	w2, #0x5                   	// #5
  403f04:	mov	x0, xzr
  403f08:	bl	4023d0 <dcgettext@plt>
  403f0c:	mov	x1, x19
  403f10:	bl	401f20 <fputs@plt>
  403f14:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403f18:	add	x1, x1, #0x231
  403f1c:	mov	w2, #0x5                   	// #5
  403f20:	mov	x0, xzr
  403f24:	bl	4023d0 <dcgettext@plt>
  403f28:	mov	x1, x19
  403f2c:	bl	401f20 <fputs@plt>
  403f30:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403f34:	add	x1, x1, #0x274
  403f38:	mov	w2, #0x5                   	// #5
  403f3c:	mov	x0, xzr
  403f40:	bl	4023d0 <dcgettext@plt>
  403f44:	mov	x1, x19
  403f48:	bl	401f20 <fputs@plt>
  403f4c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403f50:	add	x1, x1, #0x2ba
  403f54:	mov	w2, #0x5                   	// #5
  403f58:	mov	x0, xzr
  403f5c:	bl	4023d0 <dcgettext@plt>
  403f60:	mov	x1, x19
  403f64:	bl	401f20 <fputs@plt>
  403f68:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403f6c:	add	x1, x1, #0x2ee
  403f70:	mov	w2, #0x5                   	// #5
  403f74:	mov	x0, xzr
  403f78:	bl	4023d0 <dcgettext@plt>
  403f7c:	mov	x1, x19
  403f80:	bl	401f20 <fputs@plt>
  403f84:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403f88:	add	x1, x1, #0x322
  403f8c:	mov	w2, #0x5                   	// #5
  403f90:	mov	x0, xzr
  403f94:	bl	4023d0 <dcgettext@plt>
  403f98:	mov	x1, x19
  403f9c:	bl	401f20 <fputs@plt>
  403fa0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403fa4:	add	x1, x1, #0x35c
  403fa8:	mov	w2, #0x5                   	// #5
  403fac:	mov	x0, xzr
  403fb0:	bl	4023d0 <dcgettext@plt>
  403fb4:	mov	x1, x19
  403fb8:	bl	401f20 <fputs@plt>
  403fbc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403fc0:	add	x1, x1, #0x3a6
  403fc4:	mov	w2, #0x5                   	// #5
  403fc8:	mov	x0, xzr
  403fcc:	bl	4023d0 <dcgettext@plt>
  403fd0:	mov	x1, x19
  403fd4:	bl	401f20 <fputs@plt>
  403fd8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403fdc:	add	x1, x1, #0x3d5
  403fe0:	mov	w2, #0x5                   	// #5
  403fe4:	mov	x0, xzr
  403fe8:	bl	4023d0 <dcgettext@plt>
  403fec:	mov	x1, x19
  403ff0:	bl	401f20 <fputs@plt>
  403ff4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  403ff8:	add	x1, x1, #0x401
  403ffc:	mov	w2, #0x5                   	// #5
  404000:	mov	x0, xzr
  404004:	bl	4023d0 <dcgettext@plt>
  404008:	mov	x1, x19
  40400c:	bl	401f20 <fputs@plt>
  404010:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  404014:	add	x1, x1, #0x435
  404018:	mov	w2, #0x5                   	// #5
  40401c:	mov	x0, xzr
  404020:	bl	4023d0 <dcgettext@plt>
  404024:	mov	x1, x19
  404028:	bl	401f20 <fputs@plt>
  40402c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  404030:	add	x1, x1, #0x46e
  404034:	mov	w2, #0x5                   	// #5
  404038:	mov	x0, xzr
  40403c:	bl	4023d0 <dcgettext@plt>
  404040:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  404044:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  404048:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40404c:	mov	x1, x0
  404050:	add	x2, x2, #0x4a7
  404054:	add	x3, x3, #0x4ac
  404058:	add	x4, x4, #0x4b3
  40405c:	mov	x0, x19
  404060:	bl	402490 <fprintf@plt>
  404064:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  404068:	add	x1, x1, #0x4d6
  40406c:	mov	w2, #0x5                   	// #5
  404070:	mov	x0, xzr
  404074:	bl	4023d0 <dcgettext@plt>
  404078:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40407c:	mov	x2, x0
  404080:	add	x1, x1, #0x4b9
  404084:	mov	x0, x19
  404088:	bl	402490 <fprintf@plt>
  40408c:	mov	w0, #0xa                   	// #10
  404090:	mov	x1, x19
  404094:	bl	402040 <fputc@plt>
  404098:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40409c:	add	x1, x1, #0x511
  4040a0:	mov	w2, #0x5                   	// #5
  4040a4:	mov	x0, xzr
  4040a8:	bl	4023d0 <dcgettext@plt>
  4040ac:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4040b0:	mov	x19, x0
  4040b4:	add	x1, x1, #0x532
  4040b8:	mov	w2, #0x5                   	// #5
  4040bc:	mov	x0, xzr
  4040c0:	bl	4023d0 <dcgettext@plt>
  4040c4:	mov	x4, x0
  4040c8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4040cc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4040d0:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  4040d4:	add	x0, x0, #0x4f4
  4040d8:	add	x1, x1, #0x505
  4040dc:	add	x3, x3, #0x523
  4040e0:	mov	x2, x19
  4040e4:	bl	402440 <printf@plt>
  4040e8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4040ec:	add	x1, x1, #0x542
  4040f0:	mov	w2, #0x5                   	// #5
  4040f4:	mov	x0, xzr
  4040f8:	bl	4023d0 <dcgettext@plt>
  4040fc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  404100:	add	x1, x1, #0x55d
  404104:	bl	402440 <printf@plt>
  404108:	mov	w0, wzr
  40410c:	bl	401f40 <exit@plt>
  404110:	stp	x29, x30, [sp, #-48]!
  404114:	stp	x22, x21, [sp, #16]
  404118:	stp	x20, x19, [sp, #32]
  40411c:	mov	x29, sp
  404120:	mov	x19, x0
  404124:	bl	4057c8 <tigetstr@plt+0x32e8>
  404128:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  40412c:	mov	x20, xzr
  404130:	add	x21, x21, #0x320
  404134:	cmp	x20, #0xc
  404138:	b.eq	404158 <tigetstr@plt+0x1c78>  // b.none
  40413c:	add	x8, x21, x20, lsl #3
  404140:	ldr	x0, [x8, #16]
  404144:	mov	x1, x19
  404148:	bl	4021d0 <strcasecmp@plt>
  40414c:	add	x20, x20, #0x1
  404150:	cbnz	w0, 404134 <tigetstr@plt+0x1c54>
  404154:	b	404234 <tigetstr@plt+0x1d54>
  404158:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40415c:	ldr	x8, [x8, #912]
  404160:	cbnz	x8, 404208 <tigetstr@plt+0x1d28>
  404164:	mov	w0, #0x87                  	// #135
  404168:	movk	w0, #0x2, lsl #16
  40416c:	mov	w22, #0x87                  	// #135
  404170:	movk	w22, #0x2, lsl #16
  404174:	bl	4020e0 <nl_langinfo@plt>
  404178:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  40417c:	add	x20, x20, #0x390
  404180:	str	x0, [x20]
  404184:	add	w0, w22, #0x1
  404188:	bl	4020e0 <nl_langinfo@plt>
  40418c:	str	x0, [x20, #8]
  404190:	add	w0, w22, #0x2
  404194:	bl	4020e0 <nl_langinfo@plt>
  404198:	str	x0, [x20, #16]
  40419c:	add	w0, w22, #0x3
  4041a0:	bl	4020e0 <nl_langinfo@plt>
  4041a4:	str	x0, [x20, #24]
  4041a8:	add	w0, w22, #0x4
  4041ac:	bl	4020e0 <nl_langinfo@plt>
  4041b0:	str	x0, [x20, #32]
  4041b4:	add	w0, w22, #0x5
  4041b8:	bl	4020e0 <nl_langinfo@plt>
  4041bc:	str	x0, [x20, #40]
  4041c0:	add	w0, w22, #0x6
  4041c4:	bl	4020e0 <nl_langinfo@plt>
  4041c8:	str	x0, [x20, #48]
  4041cc:	add	w0, w22, #0x7
  4041d0:	bl	4020e0 <nl_langinfo@plt>
  4041d4:	str	x0, [x20, #56]
  4041d8:	orr	w0, w22, #0x8
  4041dc:	bl	4020e0 <nl_langinfo@plt>
  4041e0:	str	x0, [x20, #64]
  4041e4:	add	w0, w22, #0x9
  4041e8:	bl	4020e0 <nl_langinfo@plt>
  4041ec:	str	x0, [x20, #72]
  4041f0:	add	w0, w22, #0xa
  4041f4:	bl	4020e0 <nl_langinfo@plt>
  4041f8:	str	x0, [x20, #80]
  4041fc:	add	w0, w22, #0xb
  404200:	bl	4020e0 <nl_langinfo@plt>
  404204:	str	x0, [x20, #88]
  404208:	mov	x20, xzr
  40420c:	cmp	x20, #0xc
  404210:	b.eq	404230 <tigetstr@plt+0x1d50>  // b.none
  404214:	add	x8, x21, x20, lsl #3
  404218:	ldr	x0, [x8, #112]
  40421c:	mov	x1, x19
  404220:	bl	4021d0 <strcasecmp@plt>
  404224:	add	x20, x20, #0x1
  404228:	cbnz	w0, 40420c <tigetstr@plt+0x1d2c>
  40422c:	b	404234 <tigetstr@plt+0x1d54>
  404230:	mov	w20, #0xffffffea            	// #-22
  404234:	mov	w0, w20
  404238:	ldp	x20, x19, [sp, #32]
  40423c:	ldp	x22, x21, [sp, #16]
  404240:	ldp	x29, x30, [sp], #48
  404244:	ret
  404248:	stp	x29, x30, [sp, #-96]!
  40424c:	stp	x20, x19, [sp, #80]
  404250:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  404254:	add	x19, x19, #0x3f0
  404258:	ldr	w6, [x19]
  40425c:	mov	x11, #0x4925                	// #18725
  404260:	ldr	w19, [x19, #24]
  404264:	movk	x11, #0x2492, lsl #16
  404268:	stp	x22, x21, [sp, #64]
  40426c:	mov	x9, #0xffffffffffff7ae1    	// #-34079
  404270:	mov	w10, #0x851f                	// #34079
  404274:	movk	x11, #0x9249, lsl #32
  404278:	mov	w16, #0x5c29                	// #23593
  40427c:	mov	w17, #0xb850                	// #47184
  404280:	mov	w18, #0xd70b                	// #55051
  404284:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  404288:	mov	w7, #0x7ae1                	// #31457
  40428c:	adrp	x20, 40a000 <tigetstr@plt+0x7b20>
  404290:	adrp	x22, 40a000 <tigetstr@plt+0x7b20>
  404294:	mov	w8, #0xf                   	// #15
  404298:	movk	x9, #0xae14, lsl #16
  40429c:	movk	w10, #0x51eb, lsl #16
  4042a0:	movk	x11, #0x4924, lsl #48
  4042a4:	mov	w12, #0xfffffffe            	// #-2
  4042a8:	mov	w13, #0x5                   	// #5
  4042ac:	mov	w14, #0x6                   	// #6
  4042b0:	mov	w15, #0x64                  	// #100
  4042b4:	movk	w16, #0xc28f, lsl #16
  4042b8:	movk	w17, #0x51e, lsl #16
  4042bc:	movk	w18, #0xa3, lsl #16
  4042c0:	mov	w3, #0x34                  	// #52
  4042c4:	add	x4, x4, #0xd28
  4042c8:	mov	w5, #0xe                   	// #14
  4042cc:	movk	w7, #0xae14, lsl #16
  4042d0:	add	x20, x20, #0xd90
  4042d4:	add	w21, w6, #0x1
  4042d8:	add	x22, x22, #0xdc0
  4042dc:	stp	x28, x27, [sp, #16]
  4042e0:	stp	x26, x25, [sp, #32]
  4042e4:	stp	x24, x23, [sp, #48]
  4042e8:	b	4042fc <tigetstr@plt+0x1e1c>
  4042ec:	mov	w23, #0xffffffff            	// #-1
  4042f0:	mov	w1, #0xc                   	// #12
  4042f4:	mov	w0, #0x1f                  	// #31
  4042f8:	add	w2, w2, w23
  4042fc:	cmp	w21, w2
  404300:	csinc	w23, w8, wzr, eq  // eq = none
  404304:	sub	w24, w2, w23
  404308:	add	w25, w24, #0x3
  40430c:	cmp	w24, #0x0
  404310:	csel	w25, w25, w24, lt  // lt = tstop
  404314:	sxtw	x23, w24
  404318:	cmp	w6, w24
  40431c:	sbfx	x24, x25, #2, #30
  404320:	b.ge	404358 <tigetstr@plt+0x1e78>  // b.tcont
  404324:	mul	x25, x23, x9
  404328:	mul	x26, x23, x10
  40432c:	add	x23, x23, x24
  404330:	lsr	x24, x25, #63
  404334:	asr	x25, x25, #37
  404338:	lsr	x27, x26, #63
  40433c:	asr	x26, x26, #39
  404340:	add	w25, w25, w24
  404344:	add	w24, w26, w27
  404348:	add	x23, x23, w25, sxtw
  40434c:	sxtw	x24, w24
  404350:	add	x23, x23, #0x1
  404354:	b	404360 <tigetstr@plt+0x1e80>
  404358:	add	x23, x24, x23
  40435c:	mov	w24, #0x6                   	// #6
  404360:	add	x23, x23, x24
  404364:	smulh	x24, x23, x11
  404368:	lsr	x25, x24, #63
  40436c:	lsr	x24, x24, #1
  404370:	add	w24, w24, w25
  404374:	sub	w24, w24, w24, lsl #3
  404378:	add	w25, w23, w24
  40437c:	cmp	w25, #0x5
  404380:	csel	w23, w13, w12, lt  // lt = tstop
  404384:	tst	w19, #0x100
  404388:	csel	w26, w14, w23, eq  // eq = none
  40438c:	cmp	w0, #0x1f
  404390:	csinc	w23, w1, wzr, le
  404394:	cmp	w6, w2
  404398:	and	w1, w2, #0x3
  40439c:	b.ge	4043d4 <tigetstr@plt+0x1ef4>  // b.tcont
  4043a0:	cbnz	w1, 4043f0 <tigetstr@plt+0x1f10>
  4043a4:	smull	x1, w2, w10
  4043a8:	lsr	x24, x1, #63
  4043ac:	asr	x1, x1, #37
  4043b0:	add	w1, w1, w24
  4043b4:	msub	w1, w1, w15, w2
  4043b8:	cbz	w1, 4043f0 <tigetstr@plt+0x1f10>
  4043bc:	mov	w24, #0x1                   	// #1
  4043c0:	cmp	w23, #0x2
  4043c4:	add	w1, w26, w25
  4043c8:	mov	w26, w0
  4043cc:	b.ge	404410 <tigetstr@plt+0x1f30>  // b.tcont
  4043d0:	b	404494 <tigetstr@plt+0x1fb4>
  4043d4:	cmp	w1, #0x0
  4043d8:	cset	w24, eq  // eq = none
  4043dc:	cmp	w23, #0x2
  4043e0:	add	w1, w26, w25
  4043e4:	mov	w26, w0
  4043e8:	b.ge	404410 <tigetstr@plt+0x1f30>  // b.tcont
  4043ec:	b	404494 <tigetstr@plt+0x1fb4>
  4043f0:	madd	w1, w2, w16, w17
  4043f4:	ror	w1, w1, #4
  4043f8:	cmp	w1, w18
  4043fc:	cset	w24, cc  // cc = lo, ul, last
  404400:	cmp	w23, #0x2
  404404:	add	w1, w26, w25
  404408:	mov	w26, w0
  40440c:	b.lt	404494 <tigetstr@plt+0x1fb4>  // b.tstop
  404410:	mov	w25, w23
  404414:	sub	x26, x25, #0x1
  404418:	cmp	x26, #0x8
  40441c:	b.cs	40442c <tigetstr@plt+0x1f4c>  // b.hs, b.nlast
  404420:	mov	w27, #0x1                   	// #1
  404424:	mov	w26, w0
  404428:	b	404478 <tigetstr@plt+0x1f98>
  40442c:	and	x28, x26, #0xfffffffffffffff8
  404430:	movi	v0.2d, #0x0
  404434:	madd	x29, x24, x3, x4
  404438:	orr	x27, x28, #0x1
  40443c:	mov	v0.s[0], w0
  404440:	add	x29, x29, #0x14
  404444:	movi	v1.2d, #0x0
  404448:	mov	x30, x28
  40444c:	ldp	q2, q3, [x29, #-16]
  404450:	subs	x30, x30, #0x8
  404454:	add	x29, x29, #0x20
  404458:	add	v0.4s, v2.4s, v0.4s
  40445c:	add	v1.4s, v3.4s, v1.4s
  404460:	b.ne	40444c <tigetstr@plt+0x1f6c>  // b.any
  404464:	add	v0.4s, v1.4s, v0.4s
  404468:	addv	s0, v0.4s
  40446c:	cmp	x26, x28
  404470:	fmov	w26, s0
  404474:	b.eq	404494 <tigetstr@plt+0x1fb4>  // b.none
  404478:	madd	x24, x24, x3, x4
  40447c:	sub	x25, x25, x27
  404480:	add	x24, x24, x27, lsl #2
  404484:	ldr	w27, [x24], #4
  404488:	subs	x25, x25, #0x1
  40448c:	add	w26, w27, w26
  404490:	b.ne	404484 <tigetstr@plt+0x1fa4>  // b.any
  404494:	cmp	w26, #0x101
  404498:	sub	w24, w1, #0xb
  40449c:	ccmp	w6, w2, #0x0, gt
  4044a0:	csel	w1, w24, w1, eq  // eq = none
  4044a4:	add	w1, w1, w26
  4044a8:	cmp	w1, #0x6
  4044ac:	b.le	4042ec <tigetstr@plt+0x1e0c>
  4044b0:	cmp	w19, #0x100
  4044b4:	b.ne	4047d0 <tigetstr@plt+0x22f0>  // b.any
  4044b8:	cmp	w26, #0x16b
  4044bc:	b.lt	4047d0 <tigetstr@plt+0x22f0>  // b.tstop
  4044c0:	cmp	w23, #0x3
  4044c4:	cset	w24, lt  // lt = tstop
  4044c8:	cinc	w25, w5, lt  // lt = tstop
  4044cc:	cmp	w21, w2
  4044d0:	csel	w24, w25, w24, eq  // eq = none
  4044d4:	sub	w24, w2, w24
  4044d8:	cmp	w6, w24
  4044dc:	add	x25, x20, w23, sxtw #2
  4044e0:	b.lt	404514 <tigetstr@plt+0x2034>  // b.tstop
  4044e4:	cmp	w23, #0xa
  4044e8:	b.lt	4044f4 <tigetstr@plt+0x2014>  // b.tstop
  4044ec:	cmp	w24, w6
  4044f0:	b.eq	404514 <tigetstr@plt+0x2034>  // b.none
  4044f4:	cmp	w24, w6
  4044f8:	cset	w26, eq  // eq = none
  4044fc:	cmp	w23, #0x9
  404500:	cset	w27, eq  // eq = none
  404504:	cmp	w0, #0xe
  404508:	and	w26, w27, w26
  40450c:	b.lt	404780 <tigetstr@plt+0x22a0>  // b.tstop
  404510:	cbz	w26, 404780 <tigetstr@plt+0x22a0>
  404514:	add	w29, w24, #0x3
  404518:	cmp	w24, #0x0
  40451c:	sxtw	x28, w24
  404520:	smull	x26, w24, w7
  404524:	csel	w29, w29, w24, lt  // lt = tstop
  404528:	smull	x27, w24, w10
  40452c:	lsr	x30, x26, #63
  404530:	asr	x26, x26, #37
  404534:	asr	w29, w29, #2
  404538:	add	x28, x28, w0, sxtw
  40453c:	add	w30, w26, w30
  404540:	lsr	x26, x27, #63
  404544:	asr	x27, x27, #39
  404548:	add	x28, x28, w29, sxtw
  40454c:	add	w26, w27, w26
  404550:	sub	x27, x25, #0x4
  404554:	add	x28, x28, w30, sxtw
  404558:	ldrsw	x27, [x27]
  40455c:	add	x26, x28, w26, sxtw
  404560:	add	x26, x26, x27
  404564:	smulh	x27, x26, x11
  404568:	lsr	x28, x27, #63
  40456c:	lsr	x27, x27, #1
  404570:	add	w27, w27, w28
  404574:	sub	w27, w27, w27, lsl #3
  404578:	add	w26, w26, w27
  40457c:	cmp	w26, #0x1
  404580:	b.lt	4047d0 <tigetstr@plt+0x22f0>  // b.tstop
  404584:	cmp	w6, w24
  404588:	b.lt	4045bc <tigetstr@plt+0x20dc>  // b.tstop
  40458c:	cmp	w23, #0xa
  404590:	b.lt	40459c <tigetstr@plt+0x20bc>  // b.tstop
  404594:	cmp	w24, w6
  404598:	b.eq	4045bc <tigetstr@plt+0x20dc>  // b.none
  40459c:	cmp	w24, w6
  4045a0:	cset	w26, eq  // eq = none
  4045a4:	cmp	w23, #0x9
  4045a8:	cset	w27, eq  // eq = none
  4045ac:	cmp	w0, #0xe
  4045b0:	and	w26, w27, w26
  4045b4:	b.lt	404730 <tigetstr@plt+0x2250>  // b.tstop
  4045b8:	cbz	w26, 404730 <tigetstr@plt+0x2250>
  4045bc:	add	w27, w24, #0x3
  4045c0:	cmp	w24, #0x0
  4045c4:	smull	x28, w24, w7
  4045c8:	sxtw	x26, w24
  4045cc:	smull	x29, w24, w10
  4045d0:	sub	x23, x25, #0x4
  4045d4:	csel	w24, w27, w24, lt  // lt = tstop
  4045d8:	lsr	x25, x28, #63
  4045dc:	asr	x27, x28, #37
  4045e0:	add	w25, w27, w25
  4045e4:	lsr	x27, x29, #63
  4045e8:	asr	x28, x29, #39
  4045ec:	asr	w29, w24, #2
  4045f0:	add	x0, x26, w0, sxtw
  4045f4:	add	x0, x0, w29, sxtw
  4045f8:	add	w24, w28, w27
  4045fc:	add	x0, x0, w25, sxtw
  404600:	ldrsw	x23, [x23]
  404604:	add	x0, x0, w24, sxtw
  404608:	add	x0, x0, x23
  40460c:	smulh	x23, x0, x11
  404610:	lsr	x24, x23, #63
  404614:	lsr	x23, x23, #1
  404618:	add	w23, w23, w24
  40461c:	sub	w23, w23, w23, lsl #3
  404620:	add	w0, w0, w23
  404624:	cmp	w0, #0x3
  404628:	b.gt	4047d0 <tigetstr@plt+0x22f0>
  40462c:	cmp	w21, w2
  404630:	csel	w0, w5, wzr, eq  // eq = none
  404634:	sub	w23, w2, w0
  404638:	add	w24, w23, #0x3
  40463c:	cmp	w23, #0x0
  404640:	csel	w24, w24, w23, lt  // lt = tstop
  404644:	sxtw	x0, w23
  404648:	cmp	w23, w6
  40464c:	sbfx	x23, x24, #2, #30
  404650:	b.ge	404660 <tigetstr@plt+0x2180>  // b.tcont
  404654:	add	x24, x23, x0
  404658:	mov	w25, #0x21                  	// #33
  40465c:	b	404690 <tigetstr@plt+0x21b0>
  404660:	mul	x24, x0, x9
  404664:	mul	x25, x0, x10
  404668:	lsr	x27, x24, #63
  40466c:	asr	x24, x24, #37
  404670:	add	x26, x23, x0
  404674:	lsr	x28, x25, #63
  404678:	asr	x25, x25, #39
  40467c:	add	w24, w24, w27
  404680:	add	w25, w25, w28
  404684:	add	x24, x26, w24, sxtw
  404688:	sxtw	x25, w25
  40468c:	add	x24, x24, #0x23
  404690:	add	x24, x24, x25
  404694:	smulh	x25, x24, x11
  404698:	lsr	x26, x25, #63
  40469c:	lsr	x25, x25, #1
  4046a0:	add	w25, w25, w26
  4046a4:	sub	w25, w25, w25, lsl #3
  4046a8:	add	w24, w24, w25
  4046ac:	cmp	w24, #0x1
  4046b0:	b.lt	4047d0 <tigetstr@plt+0x22f0>  // b.tstop
  4046b4:	cmp	w0, w6
  4046b8:	b.ge	4046c8 <tigetstr@plt+0x21e8>  // b.tcont
  4046bc:	add	x0, x23, x0
  4046c0:	mov	w23, #0x21                  	// #33
  4046c4:	b	4046f8 <tigetstr@plt+0x2218>
  4046c8:	mul	x24, x0, x9
  4046cc:	mul	x25, x0, x10
  4046d0:	add	x0, x23, x0
  4046d4:	lsr	x23, x24, #63
  4046d8:	asr	x24, x24, #37
  4046dc:	lsr	x26, x25, #63
  4046e0:	asr	x25, x25, #39
  4046e4:	add	w24, w24, w23
  4046e8:	add	w23, w25, w26
  4046ec:	add	x0, x0, w24, sxtw
  4046f0:	sxtw	x23, w23
  4046f4:	add	x0, x0, #0x23
  4046f8:	add	x0, x0, x23
  4046fc:	smulh	x23, x0, x11
  404700:	lsr	x24, x23, #63
  404704:	lsr	x23, x23, #1
  404708:	add	w23, w23, w24
  40470c:	sub	w23, w23, w23, lsl #3
  404710:	add	w0, w0, w23
  404714:	cmp	w0, #0x4
  404718:	b.ge	4047d0 <tigetstr@plt+0x22f0>  // b.tcont
  40471c:	mov	w23, #0x1                   	// #1
  404720:	mov	w0, #0x1                   	// #1
  404724:	mov	w1, #0x1                   	// #1
  404728:	add	w2, w2, w23
  40472c:	b	4042fc <tigetstr@plt+0x1e1c>
  404730:	cmp	w23, #0x9
  404734:	cset	w27, lt  // lt = tstop
  404738:	cmp	w0, #0x3
  40473c:	cset	w25, lt  // lt = tstop
  404740:	cmp	w24, w6
  404744:	cset	w28, eq  // eq = none
  404748:	b.lt	40475c <tigetstr@plt+0x227c>  // b.tstop
  40474c:	and	w27, w27, w28
  404750:	tbnz	w27, #0, 40475c <tigetstr@plt+0x227c>
  404754:	and	w25, w25, w26
  404758:	cbz	w25, 4047d0 <tigetstr@plt+0x22f0>
  40475c:	add	w26, w24, #0x3
  404760:	cmp	w24, #0x0
  404764:	sxtw	x25, w24
  404768:	add	x23, x22, w23, sxtw #2
  40476c:	csel	w24, w26, w24, lt  // lt = tstop
  404770:	sub	x23, x23, #0x4
  404774:	asr	w24, w24, #2
  404778:	add	x0, x25, w0, sxtw
  40477c:	b	404600 <tigetstr@plt+0x2120>
  404780:	cmp	w23, #0x9
  404784:	cset	w28, lt  // lt = tstop
  404788:	cmp	w0, #0x3
  40478c:	cset	w27, lt  // lt = tstop
  404790:	cmp	w24, w6
  404794:	cset	w29, eq  // eq = none
  404798:	b.lt	4047ac <tigetstr@plt+0x22cc>  // b.tstop
  40479c:	and	w28, w28, w29
  4047a0:	tbnz	w28, #0, 4047ac <tigetstr@plt+0x22cc>
  4047a4:	and	w26, w27, w26
  4047a8:	cbz	w26, 40458c <tigetstr@plt+0x20ac>
  4047ac:	add	w26, w24, #0x3
  4047b0:	cmp	w24, #0x0
  4047b4:	sxtw	x28, w24
  4047b8:	add	x27, x22, w23, sxtw #2
  4047bc:	csel	w26, w26, w24, lt  // lt = tstop
  4047c0:	sub	x27, x27, #0x4
  4047c4:	asr	w26, w26, #2
  4047c8:	add	x28, x28, w0, sxtw
  4047cc:	b	404558 <tigetstr@plt+0x2078>
  4047d0:	mov	w8, #0x4925                	// #18725
  4047d4:	movk	w8, #0x2492, lsl #16
  4047d8:	umull	x8, w1, w8
  4047dc:	lsr	x8, x8, #32
  4047e0:	ldp	x20, x19, [sp, #80]
  4047e4:	ldp	x22, x21, [sp, #64]
  4047e8:	ldp	x24, x23, [sp, #48]
  4047ec:	ldp	x26, x25, [sp, #32]
  4047f0:	ldp	x28, x27, [sp, #16]
  4047f4:	sub	w9, w1, w8
  4047f8:	add	w8, w8, w9, lsr #1
  4047fc:	lsr	w0, w8, #2
  404800:	ldp	x29, x30, [sp], #96
  404804:	ret
  404808:	stp	x29, x30, [sp, #-96]!
  40480c:	stp	x28, x27, [sp, #16]
  404810:	stp	x26, x25, [sp, #32]
  404814:	stp	x24, x23, [sp, #48]
  404818:	stp	x22, x21, [sp, #64]
  40481c:	stp	x20, x19, [sp, #80]
  404820:	mov	x29, sp
  404824:	sub	sp, sp, #0x520
  404828:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40482c:	add	x8, x8, #0x3f8
  404830:	ldr	w9, [x8, #60]
  404834:	ldp	w10, w2, [x8, #48]
  404838:	ldp	w8, w11, [x8]
  40483c:	cmp	w9, #0x0
  404840:	csel	w1, w10, w9, eq  // eq = none
  404844:	cbz	w11, 4048ac <tigetstr@plt+0x23cc>
  404848:	cmp	w8, #0x0
  40484c:	cinc	w9, w8, lt  // lt = tstop
  404850:	sub	w1, w1, w9, asr #1
  404854:	cmp	w1, #0x0
  404858:	b.gt	4048ac <tigetstr@plt+0x23cc>
  40485c:	mov	w10, #0x5555                	// #21845
  404860:	movk	w10, #0xd555, lsl #16
  404864:	mov	w11, #0xaaab                	// #43691
  404868:	neg	w9, w1
  40486c:	movk	w11, #0x2aaa, lsl #16
  404870:	smull	x10, w1, w10
  404874:	smull	x11, w9, w11
  404878:	lsr	x12, x10, #63
  40487c:	asr	x10, x10, #33
  404880:	add	w10, w10, w12
  404884:	lsr	x12, x11, #63
  404888:	asr	x11, x11, #33
  40488c:	add	w11, w11, w12
  404890:	mov	w12, #0xc                   	// #12
  404894:	msub	w9, w11, w12, w9
  404898:	cmn	w1, #0xc
  40489c:	mvn	w10, w10
  4048a0:	csneg	w9, w9, w1, lt  // lt = tstop
  4048a4:	add	w2, w2, w10
  4048a8:	sub	w1, w12, w9
  4048ac:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  4048b0:	ldr	w9, [x9, #1024]
  4048b4:	add	x10, sp, #0x118
  4048b8:	sub	w8, w8, #0x1
  4048bc:	add	x11, sp, #0x48
  4048c0:	cmp	w9, #0x1
  4048c4:	sdiv	w12, w8, w9
  4048c8:	csel	x8, x10, xzr, gt
  4048cc:	cmp	w9, #0x2
  4048d0:	str	x8, [sp, #688]
  4048d4:	csel	x8, x11, xzr, gt
  4048d8:	str	x8, [sp, #480]
  4048dc:	str	xzr, [sp, #272]
  4048e0:	tbnz	w12, #31, 405698 <tigetstr@plt+0x31b8>
  4048e4:	adrp	x8, 40a000 <tigetstr@plt+0x7b20>
  4048e8:	ldr	q0, [x8, #3632]
  4048ec:	adrp	x25, 41d000 <tigetstr@plt+0x1ab20>
  4048f0:	adrp	x20, 40b000 <tigetstr@plt+0x8b20>
  4048f4:	adrp	x21, 40b000 <tigetstr@plt+0x8b20>
  4048f8:	add	x25, x25, #0x320
  4048fc:	adrp	x28, 41d000 <tigetstr@plt+0x1ab20>
  404900:	add	x20, x20, #0xaf
  404904:	add	x21, x21, #0xd4
  404908:	mov	w8, wzr
  40490c:	adrp	x26, 41d000 <tigetstr@plt+0x1ab20>
  404910:	mov	w9, wzr
  404914:	str	q0, [sp, #16]
  404918:	str	w12, [sp, #40]
  40491c:	b	40492c <tigetstr@plt+0x244c>
  404920:	cmp	w8, w12
  404924:	add	w8, w8, #0x1
  404928:	b.eq	405698 <tigetstr@plt+0x31b8>  // b.none
  40492c:	cmp	w8, w12
  404930:	str	w8, [sp, #44]
  404934:	b.ne	404968 <tigetstr@plt+0x2488>  // b.any
  404938:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  40493c:	add	x9, x9, #0x3f8
  404940:	ldr	w8, [x9]
  404944:	ldr	w9, [x9, #8]
  404948:	sdiv	w10, w8, w9
  40494c:	msub	w8, w10, w9, w8
  404950:	cmp	w8, #0x2
  404954:	b.eq	404964 <tigetstr@plt+0x2484>  // b.none
  404958:	cmp	w8, #0x1
  40495c:	b.ne	404968 <tigetstr@plt+0x2488>  // b.any
  404960:	str	xzr, [sp, #688]
  404964:	str	xzr, [sp, #480]
  404968:	add	x19, sp, #0x1e8
  40496c:	b	404990 <tigetstr@plt+0x24b0>
  404970:	stp	w8, w8, [x19, #172]
  404974:	str	w8, [x19, #180]
  404978:	mov	w0, #0xffffffff            	// #-1
  40497c:	str	w0, [x19, #184]
  404980:	str	w0, [x19, #188]
  404984:	ldr	x19, [x19, #200]
  404988:	ldp	w2, w1, [sp, #48]
  40498c:	cbz	x19, 404ebc <tigetstr@plt+0x29dc>
  404990:	cmp	w1, #0xb
  404994:	mov	w8, #0x1                   	// #1
  404998:	stp	w1, w2, [x19, #192]
  40499c:	csinc	w9, w8, w1, gt
  4049a0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4049a4:	ldr	w8, [x8, #1008]
  4049a8:	cinc	w10, w2, gt
  4049ac:	cmp	w1, #0x3
  4049b0:	mov	w13, #0xe                   	// #14
  4049b4:	add	w12, w8, #0x1
  4049b8:	cset	w11, lt  // lt = tstop
  4049bc:	cinc	w13, w13, lt  // lt = tstop
  4049c0:	cmp	w12, w2
  4049c4:	csel	w11, w13, w11, eq  // eq = none
  4049c8:	sub	w11, w2, w11
  4049cc:	cmp	w8, w11
  4049d0:	b.lt	4049e4 <tigetstr@plt+0x2504>  // b.tstop
  4049d4:	cmp	w1, #0xa
  4049d8:	b.lt	404a8c <tigetstr@plt+0x25ac>  // b.tstop
  4049dc:	cmp	w11, w8
  4049e0:	b.ne	404a8c <tigetstr@plt+0x25ac>  // b.any
  4049e4:	mov	w14, #0x7ae1                	// #31457
  4049e8:	movk	w14, #0xae14, lsl #16
  4049ec:	mov	w15, #0x851f                	// #34079
  4049f0:	add	w13, w11, #0x3
  4049f4:	cmp	w11, #0x0
  4049f8:	smull	x14, w11, w14
  4049fc:	movk	w15, #0x51eb, lsl #16
  404a00:	sxtw	x12, w11
  404a04:	smull	x15, w11, w15
  404a08:	csel	w11, w13, w11, lt  // lt = tstop
  404a0c:	lsr	x13, x14, #63
  404a10:	asr	x14, x14, #37
  404a14:	add	w13, w14, w13
  404a18:	lsr	x14, x15, #63
  404a1c:	asr	x15, x15, #39
  404a20:	add	w14, w15, w14
  404a24:	adrp	x15, 40a000 <tigetstr@plt+0x7b20>
  404a28:	add	x15, x15, #0xd90
  404a2c:	add	x15, x15, w1, sxtw #2
  404a30:	ldursw	x15, [x15, #-4]
  404a34:	asr	w11, w11, #2
  404a38:	add	x11, x12, w11, sxtw
  404a3c:	add	x11, x11, w13, sxtw
  404a40:	add	x11, x11, w14, sxtw
  404a44:	add	x11, x11, x15
  404a48:	mov	x12, #0x4925                	// #18725
  404a4c:	movk	x12, #0x2492, lsl #16
  404a50:	movk	x12, #0x9249, lsl #32
  404a54:	add	x11, x11, #0x1
  404a58:	movk	x12, #0x4924, lsl #48
  404a5c:	smulh	x12, x11, x12
  404a60:	lsr	x13, x12, #63
  404a64:	lsr	x12, x12, #1
  404a68:	add	w12, w12, w13
  404a6c:	sub	w12, w12, w12, lsl #3
  404a70:	add	w11, w11, w12
  404a74:	adrp	x12, 41d000 <tigetstr@plt+0x1ab20>
  404a78:	ldrb	w12, [x12, #1080]
  404a7c:	tbnz	w12, #0, 404ac8 <tigetstr@plt+0x25e8>
  404a80:	and	w13, w2, #0x3
  404a84:	mov	w12, #0x1                   	// #1
  404a88:	b	404c1c <tigetstr@plt+0x273c>
  404a8c:	cmp	w11, w8
  404a90:	cset	w12, eq  // eq = none
  404a94:	cmp	w1, #0x9
  404a98:	cset	w13, eq  // eq = none
  404a9c:	and	w14, w13, w12
  404aa0:	cset	w13, lt  // lt = tstop
  404aa4:	tbnz	w14, #0, 404b38 <tigetstr@plt+0x2658>
  404aa8:	cmp	w11, w8
  404aac:	b.lt	404b38 <tigetstr@plt+0x2658>  // b.tstop
  404ab0:	and	w12, w13, w12
  404ab4:	tbnz	w12, #0, 404b38 <tigetstr@plt+0x2658>
  404ab8:	mov	w11, #0x8                   	// #8
  404abc:	adrp	x12, 41d000 <tigetstr@plt+0x1ab20>
  404ac0:	ldrb	w12, [x12, #1080]
  404ac4:	tbz	w12, #0, 404a80 <tigetstr@plt+0x25a0>
  404ac8:	cmp	w8, w2
  404acc:	and	w13, w2, #0x3
  404ad0:	b.ge	404b0c <tigetstr@plt+0x262c>  // b.tcont
  404ad4:	cbnz	w13, 404b68 <tigetstr@plt+0x2688>
  404ad8:	mov	w12, #0x851f                	// #34079
  404adc:	movk	w12, #0x51eb, lsl #16
  404ae0:	smull	x12, w2, w12
  404ae4:	lsr	x14, x12, #63
  404ae8:	asr	x12, x12, #37
  404aec:	add	w12, w12, w14
  404af0:	mov	w14, #0x64                  	// #100
  404af4:	msub	w12, w12, w14, w2
  404af8:	cbz	w12, 404b68 <tigetstr@plt+0x2688>
  404afc:	mov	w14, #0x1                   	// #1
  404b00:	cmp	w1, #0x2
  404b04:	b.ge	404b1c <tigetstr@plt+0x263c>  // b.tcont
  404b08:	b	404b98 <tigetstr@plt+0x26b8>
  404b0c:	cmp	w13, #0x0
  404b10:	cset	w14, eq  // eq = none
  404b14:	cmp	w1, #0x2
  404b18:	b.lt	404b98 <tigetstr@plt+0x26b8>  // b.tstop
  404b1c:	mov	w15, w1
  404b20:	sub	x12, x15, #0x1
  404b24:	cmp	x12, #0x8
  404b28:	b.cs	404ba0 <tigetstr@plt+0x26c0>  // b.hs, b.nlast
  404b2c:	mov	w16, #0x1                   	// #1
  404b30:	mov	w12, #0x1                   	// #1
  404b34:	b	404bf4 <tigetstr@plt+0x2714>
  404b38:	adrp	x13, 40a000 <tigetstr@plt+0x7b20>
  404b3c:	add	x13, x13, #0xdc0
  404b40:	add	x13, x13, w1, sxtw #2
  404b44:	add	w12, w11, #0x3
  404b48:	cmp	w11, #0x0
  404b4c:	ldursw	x13, [x13, #-4]
  404b50:	csel	w12, w12, w11, lt  // lt = tstop
  404b54:	sxtw	x11, w11
  404b58:	asr	w12, w12, #2
  404b5c:	add	x11, x11, w12, sxtw
  404b60:	add	x11, x11, x13
  404b64:	b	404a48 <tigetstr@plt+0x2568>
  404b68:	mov	w12, #0x5c29                	// #23593
  404b6c:	mov	w14, #0xb850                	// #47184
  404b70:	movk	w12, #0xc28f, lsl #16
  404b74:	movk	w14, #0x51e, lsl #16
  404b78:	madd	w12, w2, w12, w14
  404b7c:	mov	w14, #0xd70b                	// #55051
  404b80:	ror	w12, w12, #4
  404b84:	movk	w14, #0xa3, lsl #16
  404b88:	cmp	w12, w14
  404b8c:	cset	w14, cc  // cc = lo, ul, last
  404b90:	cmp	w1, #0x2
  404b94:	b.ge	404b1c <tigetstr@plt+0x263c>  // b.tcont
  404b98:	mov	w12, #0x1                   	// #1
  404b9c:	b	404c1c <tigetstr@plt+0x273c>
  404ba0:	adrp	x16, 40a000 <tigetstr@plt+0x7b20>
  404ba4:	ldr	q1, [sp, #16]
  404ba8:	add	x16, x16, #0xd28
  404bac:	mov	w18, #0x34                  	// #52
  404bb0:	and	x17, x12, #0xfffffffffffffff8
  404bb4:	madd	x18, x14, x18, x16
  404bb8:	orr	x16, x17, #0x1
  404bbc:	add	x18, x18, #0x14
  404bc0:	movi	v0.2d, #0x0
  404bc4:	mov	x0, x17
  404bc8:	ldp	q2, q3, [x18, #-16]
  404bcc:	subs	x0, x0, #0x8
  404bd0:	add	x18, x18, #0x20
  404bd4:	add	v1.4s, v2.4s, v1.4s
  404bd8:	add	v0.4s, v3.4s, v0.4s
  404bdc:	b.ne	404bc8 <tigetstr@plt+0x26e8>  // b.any
  404be0:	add	v0.4s, v0.4s, v1.4s
  404be4:	addv	s0, v0.4s
  404be8:	cmp	x12, x17
  404bec:	fmov	w12, s0
  404bf0:	b.eq	404c1c <tigetstr@plt+0x273c>  // b.none
  404bf4:	adrp	x17, 40a000 <tigetstr@plt+0x7b20>
  404bf8:	add	x17, x17, #0xd28
  404bfc:	mov	w18, #0x34                  	// #52
  404c00:	madd	x14, x14, x18, x17
  404c04:	sub	x15, x15, x16
  404c08:	add	x14, x14, x16, lsl #2
  404c0c:	ldr	w16, [x14], #4
  404c10:	subs	x15, x15, #0x1
  404c14:	add	w12, w16, w12
  404c18:	b.ne	404c0c <tigetstr@plt+0x272c>  // b.any
  404c1c:	cmp	w8, w2
  404c20:	b.ge	404c58 <tigetstr@plt+0x2778>  // b.tcont
  404c24:	mov	w14, #0x5c29                	// #23593
  404c28:	mov	w15, #0xb850                	// #47184
  404c2c:	movk	w14, #0xc28f, lsl #16
  404c30:	movk	w15, #0x51e, lsl #16
  404c34:	madd	w14, w2, w14, w15
  404c38:	mov	w16, #0x5c29                	// #23593
  404c3c:	ror	w15, w14, #2
  404c40:	movk	w16, #0x28f, lsl #16
  404c44:	cmp	w15, w16
  404c48:	b.cc	404c64 <tigetstr@plt+0x2784>  // b.lo, b.ul, b.last
  404c4c:	cbnz	w13, 404c64 <tigetstr@plt+0x2784>
  404c50:	mov	w13, #0x1                   	// #1
  404c54:	b	404c78 <tigetstr@plt+0x2798>
  404c58:	cmp	w13, #0x0
  404c5c:	cset	w13, eq  // eq = none
  404c60:	b	404c78 <tigetstr@plt+0x2798>
  404c64:	ror	w13, w14, #4
  404c68:	mov	w14, #0xd70b                	// #55051
  404c6c:	movk	w14, #0xa3, lsl #16
  404c70:	cmp	w13, w14
  404c74:	cset	w13, cc  // cc = lo, ul, last
  404c78:	adrp	x14, 40a000 <tigetstr@plt+0x7b20>
  404c7c:	add	x14, x14, #0xd28
  404c80:	mov	w15, #0x34                  	// #52
  404c84:	umaddl	x13, w13, w15, x14
  404c88:	ldr	w13, [x13, w1, sxtw #2]
  404c8c:	adrp	x14, 41d000 <tigetstr@plt+0x1ab20>
  404c90:	ldr	w14, [x14, #1028]
  404c94:	add	w13, w13, w12
  404c98:	cbz	w14, 404cb8 <tigetstr@plt+0x27d8>
  404c9c:	sub	w11, w11, w14
  404ca0:	mov	w15, #0x7                   	// #7
  404ca4:	sub	w15, w15, w14
  404ca8:	add	w13, w14, w13
  404cac:	cmp	w11, #0x0
  404cb0:	csel	w11, w15, w11, lt  // lt = tstop
  404cb4:	sub	w13, w13, #0x1
  404cb8:	mov	w15, #0xffffffff            	// #-1
  404cbc:	mov	x14, xzr
  404cc0:	mov	w23, wzr
  404cc4:	stp	w10, w9, [sp, #48]
  404cc8:	b	404ce0 <tigetstr@plt+0x2800>
  404ccc:	str	w15, [x19, x14]
  404cd0:	mov	w11, w9
  404cd4:	add	x14, x14, #0x4
  404cd8:	cmp	x14, #0xa8
  404cdc:	b.eq	404d34 <tigetstr@plt+0x2854>  // b.none
  404ce0:	subs	w9, w11, #0x1
  404ce4:	b.ge	404ccc <tigetstr@plt+0x27ec>  // b.tcont
  404ce8:	cmp	w12, w13
  404cec:	b.ge	404d28 <tigetstr@plt+0x2848>  // b.tcont
  404cf0:	ldr	w9, [x19, #196]
  404cf4:	cmp	w9, w8
  404cf8:	b.ne	404d1c <tigetstr@plt+0x283c>  // b.any
  404cfc:	ldr	w9, [x19, #192]
  404d00:	cmp	w9, #0x9
  404d04:	b.ne	404d1c <tigetstr@plt+0x283c>  // b.any
  404d08:	cmp	w12, #0xf7
  404d0c:	b.eq	404d18 <tigetstr@plt+0x2838>  // b.none
  404d10:	cmp	w12, #0x3
  404d14:	b.ne	404d1c <tigetstr@plt+0x283c>  // b.any
  404d18:	add	w12, w12, #0xb
  404d1c:	str	w12, [x19, x14]
  404d20:	add	w12, w12, #0x1
  404d24:	b	404cd4 <tigetstr@plt+0x27f4>
  404d28:	add	w23, w23, #0x1
  404d2c:	str	w15, [x19, x14]
  404d30:	b	404cd4 <tigetstr@plt+0x27f4>
  404d34:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  404d38:	ldr	w8, [x8, #1032]
  404d3c:	cbz	w8, 404984 <tigetstr@plt+0x24a4>
  404d40:	ldp	w24, w22, [x19, #192]
  404d44:	mov	w0, #0x1                   	// #1
  404d48:	mov	w1, w24
  404d4c:	mov	w2, w22
  404d50:	bl	404248 <tigetstr@plt+0x1d68>
  404d54:	cmp	w23, #0x29
  404d58:	b.gt	404d88 <tigetstr@plt+0x28a8>
  404d5c:	cmp	w0, #0x35
  404d60:	b.lt	404d98 <tigetstr@plt+0x28b8>  // b.tstop
  404d64:	ldr	w0, [x19]
  404d68:	mov	w1, w24
  404d6c:	mov	w2, w22
  404d70:	bl	404248 <tigetstr@plt+0x1d68>
  404d74:	cmp	w23, #0x23
  404d78:	mov	w8, #0xffffffff            	// #-1
  404d7c:	str	w0, [x19, #168]
  404d80:	b.lt	404da8 <tigetstr@plt+0x28c8>  // b.tstop
  404d84:	b	404970 <tigetstr@plt+0x2490>
  404d88:	mov	w8, #0xffffffff            	// #-1
  404d8c:	stp	w8, w8, [x19, #168]
  404d90:	stp	w8, w8, [x19, #176]
  404d94:	b	404978 <tigetstr@plt+0x2498>
  404d98:	cmp	w23, #0x23
  404d9c:	mov	w8, #0xffffffff            	// #-1
  404da0:	str	w0, [x19, #168]
  404da4:	b.ge	404970 <tigetstr@plt+0x2490>  // b.tcont
  404da8:	cmp	w0, #0x34
  404dac:	b.lt	404dd4 <tigetstr@plt+0x28f4>  // b.tstop
  404db0:	ldr	w0, [x19, #28]
  404db4:	mov	w1, w24
  404db8:	mov	w2, w22
  404dbc:	bl	404248 <tigetstr@plt+0x1d68>
  404dc0:	mov	w8, #0xffffffff            	// #-1
  404dc4:	cmp	w23, #0x1c
  404dc8:	str	w0, [x19, #172]
  404dcc:	b.ge	404d90 <tigetstr@plt+0x28b0>  // b.tcont
  404dd0:	b	404de4 <tigetstr@plt+0x2904>
  404dd4:	add	w0, w0, #0x1
  404dd8:	cmp	w23, #0x1c
  404ddc:	str	w0, [x19, #172]
  404de0:	b.ge	404d90 <tigetstr@plt+0x28b0>  // b.tcont
  404de4:	cmp	w0, #0x34
  404de8:	b.lt	404e14 <tigetstr@plt+0x2934>  // b.tstop
  404dec:	ldr	w0, [x19, #56]
  404df0:	mov	w1, w24
  404df4:	mov	w2, w22
  404df8:	bl	404248 <tigetstr@plt+0x1d68>
  404dfc:	mov	w8, #0xffffffff            	// #-1
  404e00:	cmp	w23, #0x15
  404e04:	str	w0, [x19, #176]
  404e08:	b.lt	404e24 <tigetstr@plt+0x2944>  // b.tstop
  404e0c:	str	w8, [x19, #180]
  404e10:	b	404978 <tigetstr@plt+0x2498>
  404e14:	add	w0, w0, #0x1
  404e18:	cmp	w23, #0x15
  404e1c:	str	w0, [x19, #176]
  404e20:	b.ge	404e0c <tigetstr@plt+0x292c>  // b.tcont
  404e24:	cmp	w0, #0x34
  404e28:	b.lt	404e4c <tigetstr@plt+0x296c>  // b.tstop
  404e2c:	ldr	w0, [x19, #84]
  404e30:	mov	w1, w24
  404e34:	mov	w2, w22
  404e38:	bl	404248 <tigetstr@plt+0x1d68>
  404e3c:	cmp	w23, #0xe
  404e40:	str	w0, [x19, #180]
  404e44:	b.ge	404978 <tigetstr@plt+0x2498>  // b.tcont
  404e48:	b	404e5c <tigetstr@plt+0x297c>
  404e4c:	add	w0, w0, #0x1
  404e50:	cmp	w23, #0xe
  404e54:	str	w0, [x19, #180]
  404e58:	b.ge	404978 <tigetstr@plt+0x2498>  // b.tcont
  404e5c:	cmp	w0, #0x34
  404e60:	b.lt	404e88 <tigetstr@plt+0x29a8>  // b.tstop
  404e64:	ldr	w0, [x19, #112]
  404e68:	mov	w1, w24
  404e6c:	mov	w2, w22
  404e70:	bl	404248 <tigetstr@plt+0x1d68>
  404e74:	cmp	w23, #0x6
  404e78:	str	w0, [x19, #184]
  404e7c:	b.le	404e98 <tigetstr@plt+0x29b8>
  404e80:	mov	w0, #0xffffffff            	// #-1
  404e84:	b	404980 <tigetstr@plt+0x24a0>
  404e88:	add	w0, w0, #0x1
  404e8c:	cmp	w23, #0x6
  404e90:	str	w0, [x19, #184]
  404e94:	b.gt	404e80 <tigetstr@plt+0x29a0>
  404e98:	cmp	w0, #0x34
  404e9c:	b.lt	404eb4 <tigetstr@plt+0x29d4>  // b.tstop
  404ea0:	ldr	w0, [x19, #140]
  404ea4:	mov	w1, w24
  404ea8:	mov	w2, w22
  404eac:	bl	404248 <tigetstr@plt+0x1d68>
  404eb0:	b	404980 <tigetstr@plt+0x24a0>
  404eb4:	add	w0, w0, #0x1
  404eb8:	b	404980 <tigetstr@plt+0x24a0>
  404ebc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  404ec0:	ldrb	w8, [x8, #1080]
  404ec4:	add	x22, sp, #0x1e8
  404ec8:	tst	w8, #0x6
  404ecc:	b.ne	404eec <tigetstr@plt+0x2a0c>  // b.any
  404ed0:	b	404fb4 <tigetstr@plt+0x2ad4>
  404ed4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  404ed8:	ldr	x1, [x8, #1120]
  404edc:	add	x0, sp, #0x3e4
  404ee0:	bl	401f20 <fputs@plt>
  404ee4:	ldr	x22, [x22, #200]
  404ee8:	cbz	x22, 405068 <tigetstr@plt+0x2b88>
  404eec:	ldrsw	x8, [x22, #192]
  404ef0:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404ef4:	add	x0, sp, #0x2b8
  404ef8:	mov	w1, #0x12c                 	// #300
  404efc:	add	x8, x25, x8, lsl #3
  404f00:	ldr	x3, [x8, #8]
  404f04:	add	x2, x2, #0xf9e
  404f08:	bl	402080 <snprintf@plt>
  404f0c:	ldr	x8, [x25, #248]
  404f10:	ldr	x9, [x22, #200]
  404f14:	ldr	w10, [x25, #256]
  404f18:	add	x0, sp, #0x2b8
  404f1c:	sub	x8, x8, #0x1
  404f20:	cmp	x9, #0x0
  404f24:	add	x1, sp, #0x3e4
  404f28:	sub	x3, x29, #0x10
  404f2c:	mov	w2, #0x12c                 	// #300
  404f30:	mov	w4, #0x2                   	// #2
  404f34:	mov	w5, #0x1                   	// #1
  404f38:	csel	w19, wzr, w10, eq  // eq = none
  404f3c:	stur	x8, [x29, #-16]
  404f40:	bl	40618c <tigetstr@plt+0x3cac>
  404f44:	ldr	w8, [x28, #1140]
  404f48:	cbz	w8, 404f5c <tigetstr@plt+0x2a7c>
  404f4c:	add	x0, sp, #0x3e4
  404f50:	bl	401fe0 <putp@plt>
  404f54:	cbnz	w19, 404f70 <tigetstr@plt+0x2a90>
  404f58:	b	404ee4 <tigetstr@plt+0x2a04>
  404f5c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  404f60:	ldr	x1, [x8, #1120]
  404f64:	add	x0, sp, #0x3e4
  404f68:	bl	401f20 <fputs@plt>
  404f6c:	cbz	w19, 404ee4 <tigetstr@plt+0x2a04>
  404f70:	add	x0, sp, #0x3e4
  404f74:	mov	w1, #0x12c                 	// #300
  404f78:	mov	x2, x20
  404f7c:	mov	w3, w19
  404f80:	mov	x4, x21
  404f84:	bl	402080 <snprintf@plt>
  404f88:	ldr	w8, [x28, #1140]
  404f8c:	cbz	w8, 404ed4 <tigetstr@plt+0x29f4>
  404f90:	add	x0, sp, #0x3e4
  404f94:	bl	401fe0 <putp@plt>
  404f98:	b	404ee4 <tigetstr@plt+0x2a04>
  404f9c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  404fa0:	ldr	x1, [x8, #1120]
  404fa4:	add	x0, sp, #0x3e4
  404fa8:	bl	401f20 <fputs@plt>
  404fac:	ldr	x22, [x22, #200]
  404fb0:	cbz	x22, 40516c <tigetstr@plt+0x2c8c>
  404fb4:	ldp	w8, w4, [x22, #192]
  404fb8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  404fbc:	sxtw	x8, w8
  404fc0:	add	x8, x25, x8, lsl #3
  404fc4:	ldr	x3, [x8, #8]
  404fc8:	add	x0, sp, #0x2b8
  404fcc:	mov	w1, #0x12c                 	// #300
  404fd0:	add	x2, x2, #0xa1
  404fd4:	bl	402080 <snprintf@plt>
  404fd8:	ldr	x8, [x25, #248]
  404fdc:	ldr	x9, [x22, #200]
  404fe0:	ldr	w10, [x25, #256]
  404fe4:	add	x0, sp, #0x2b8
  404fe8:	sub	x8, x8, #0x1
  404fec:	cmp	x9, #0x0
  404ff0:	add	x1, sp, #0x3e4
  404ff4:	sub	x3, x29, #0x10
  404ff8:	mov	w2, #0x12c                 	// #300
  404ffc:	mov	w4, #0x2                   	// #2
  405000:	mov	w5, #0x1                   	// #1
  405004:	csel	w19, wzr, w10, eq  // eq = none
  405008:	stur	x8, [x29, #-16]
  40500c:	bl	40618c <tigetstr@plt+0x3cac>
  405010:	ldr	w8, [x28, #1140]
  405014:	cbz	w8, 405028 <tigetstr@plt+0x2b48>
  405018:	add	x0, sp, #0x3e4
  40501c:	bl	401fe0 <putp@plt>
  405020:	cbnz	w19, 40503c <tigetstr@plt+0x2b5c>
  405024:	b	404fac <tigetstr@plt+0x2acc>
  405028:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40502c:	ldr	x1, [x8, #1120]
  405030:	add	x0, sp, #0x3e4
  405034:	bl	401f20 <fputs@plt>
  405038:	cbz	w19, 404fac <tigetstr@plt+0x2acc>
  40503c:	add	x0, sp, #0x3e4
  405040:	mov	w1, #0x12c                 	// #300
  405044:	mov	x2, x20
  405048:	mov	w3, w19
  40504c:	mov	x4, x21
  405050:	bl	402080 <snprintf@plt>
  405054:	ldr	w8, [x28, #1140]
  405058:	cbz	w8, 404f9c <tigetstr@plt+0x2abc>
  40505c:	add	x0, sp, #0x3e4
  405060:	bl	401fe0 <putp@plt>
  405064:	b	404fac <tigetstr@plt+0x2acc>
  405068:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40506c:	ldrb	w8, [x8, #1080]
  405070:	tbnz	w8, #1, 40516c <tigetstr@plt+0x2c8c>
  405074:	ldr	w8, [x28, #1140]
  405078:	cbz	w8, 40508c <tigetstr@plt+0x2bac>
  40507c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  405080:	add	x0, x0, #0xd3
  405084:	bl	401fe0 <putp@plt>
  405088:	b	40509c <tigetstr@plt+0x2bbc>
  40508c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405090:	ldr	x1, [x8, #1120]
  405094:	mov	w0, #0xa                   	// #10
  405098:	bl	402040 <fputc@plt>
  40509c:	add	x22, sp, #0x1e8
  4050a0:	b	4050bc <tigetstr@plt+0x2bdc>
  4050a4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4050a8:	ldr	x1, [x8, #1120]
  4050ac:	add	x0, sp, #0x3e4
  4050b0:	bl	401f20 <fputs@plt>
  4050b4:	ldr	x22, [x22, #200]
  4050b8:	cbz	x22, 40516c <tigetstr@plt+0x2c8c>
  4050bc:	ldr	w3, [x22, #196]
  4050c0:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4050c4:	add	x0, sp, #0x2b8
  4050c8:	mov	w1, #0x12c                 	// #300
  4050cc:	add	x2, x2, #0xa4
  4050d0:	bl	402080 <snprintf@plt>
  4050d4:	adrp	x10, 41d000 <tigetstr@plt+0x1ab20>
  4050d8:	add	x10, x10, #0x418
  4050dc:	ldr	x8, [x10]
  4050e0:	ldr	x9, [x22, #200]
  4050e4:	ldr	w10, [x10, #8]
  4050e8:	add	x0, sp, #0x2b8
  4050ec:	sub	x8, x8, #0x1
  4050f0:	cmp	x9, #0x0
  4050f4:	add	x1, sp, #0x3e4
  4050f8:	sub	x3, x29, #0x10
  4050fc:	mov	w2, #0x12c                 	// #300
  405100:	mov	w4, #0x2                   	// #2
  405104:	mov	w5, #0x1                   	// #1
  405108:	csel	w19, wzr, w10, eq  // eq = none
  40510c:	stur	x8, [x29, #-16]
  405110:	bl	40618c <tigetstr@plt+0x3cac>
  405114:	ldr	w8, [x28, #1140]
  405118:	cbz	w8, 40512c <tigetstr@plt+0x2c4c>
  40511c:	add	x0, sp, #0x3e4
  405120:	bl	401fe0 <putp@plt>
  405124:	cbnz	w19, 405140 <tigetstr@plt+0x2c60>
  405128:	b	4050b4 <tigetstr@plt+0x2bd4>
  40512c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405130:	ldr	x1, [x8, #1120]
  405134:	add	x0, sp, #0x3e4
  405138:	bl	401f20 <fputs@plt>
  40513c:	cbz	w19, 4050b4 <tigetstr@plt+0x2bd4>
  405140:	add	x0, sp, #0x3e4
  405144:	mov	w1, #0x12c                 	// #300
  405148:	mov	x2, x20
  40514c:	mov	w3, w19
  405150:	mov	x4, x21
  405154:	bl	402080 <snprintf@plt>
  405158:	ldr	w8, [x28, #1140]
  40515c:	cbz	w8, 4050a4 <tigetstr@plt+0x2bc4>
  405160:	add	x0, sp, #0x3e4
  405164:	bl	401fe0 <putp@plt>
  405168:	b	4050b4 <tigetstr@plt+0x2bd4>
  40516c:	ldr	w8, [x28, #1140]
  405170:	cbz	w8, 405184 <tigetstr@plt+0x2ca4>
  405174:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  405178:	add	x0, x0, #0xd3
  40517c:	bl	401fe0 <putp@plt>
  405180:	b	405194 <tigetstr@plt+0x2cb4>
  405184:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405188:	ldr	x1, [x8, #1120]
  40518c:	mov	w0, #0xa                   	// #10
  405190:	bl	402040 <fputc@plt>
  405194:	add	x19, sp, #0x1e8
  405198:	b	4051b4 <tigetstr@plt+0x2cd4>
  40519c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4051a0:	ldr	x1, [x8, #1120]
  4051a4:	add	x0, sp, #0x2b8
  4051a8:	bl	401f20 <fputs@plt>
  4051ac:	ldr	x19, [x19, #200]
  4051b0:	cbz	x19, 405288 <tigetstr@plt+0x2da8>
  4051b4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4051b8:	ldr	w8, [x8, #1032]
  4051bc:	cbz	w8, 405210 <tigetstr@plt+0x2d30>
  4051c0:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  4051c4:	add	x9, x9, #0x410
  4051c8:	ldrb	w8, [x9, #40]
  4051cc:	ldr	w9, [x9]
  4051d0:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  4051d4:	add	x22, x22, #0x474
  4051d8:	and	w8, w8, #0x1
  4051dc:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4051e0:	sub	w3, w9, w8
  4051e4:	add	x5, x22, #0x4
  4051e8:	add	x0, sp, #0x2b8
  4051ec:	mov	w1, #0x12c                 	// #300
  4051f0:	add	x2, x2, #0xa9
  4051f4:	mov	x4, x21
  4051f8:	bl	402080 <snprintf@plt>
  4051fc:	ldr	w8, [x22]
  405200:	cbz	w8, 405228 <tigetstr@plt+0x2d48>
  405204:	add	x0, sp, #0x2b8
  405208:	bl	401fe0 <putp@plt>
  40520c:	b	40524c <tigetstr@plt+0x2d6c>
  405210:	ldr	w8, [x28, #1140]
  405214:	cbz	w8, 405238 <tigetstr@plt+0x2d58>
  405218:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  40521c:	add	x0, x0, #0x478
  405220:	bl	401fe0 <putp@plt>
  405224:	b	40524c <tigetstr@plt+0x2d6c>
  405228:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40522c:	ldr	x1, [x8, #1120]
  405230:	add	x0, sp, #0x2b8
  405234:	b	405248 <tigetstr@plt+0x2d68>
  405238:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40523c:	ldr	x1, [x8, #1120]
  405240:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  405244:	add	x0, x0, #0x478
  405248:	bl	401f20 <fputs@plt>
  40524c:	ldr	x8, [x19, #200]
  405250:	cbz	x8, 405288 <tigetstr@plt+0x2da8>
  405254:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405258:	ldr	w3, [x8, #1056]
  40525c:	add	x0, sp, #0x2b8
  405260:	mov	w1, #0x12c                 	// #300
  405264:	mov	x2, x20
  405268:	mov	x4, x21
  40526c:	bl	402080 <snprintf@plt>
  405270:	ldr	w8, [x28, #1140]
  405274:	cbz	w8, 40519c <tigetstr@plt+0x2cbc>
  405278:	add	x0, sp, #0x2b8
  40527c:	bl	401fe0 <putp@plt>
  405280:	ldr	x19, [x19, #200]
  405284:	cbnz	x19, 4051b4 <tigetstr@plt+0x2cd4>
  405288:	ldr	w8, [x28, #1140]
  40528c:	cbz	w8, 4052a0 <tigetstr@plt+0x2dc0>
  405290:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  405294:	add	x0, x0, #0xd3
  405298:	bl	401fe0 <putp@plt>
  40529c:	b	4052b0 <tigetstr@plt+0x2dd0>
  4052a0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4052a4:	ldr	x1, [x8, #1120]
  4052a8:	mov	w0, #0xa                   	// #10
  4052ac:	bl	402040 <fputc@plt>
  4052b0:	stp	xzr, xzr, [sp, #56]
  4052b4:	b	4052f0 <tigetstr@plt+0x2e10>
  4052b8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4052bc:	ldr	x1, [x8, #1120]
  4052c0:	mov	w0, #0xa                   	// #10
  4052c4:	bl	402040 <fputc@plt>
  4052c8:	ldr	x9, [sp, #56]
  4052cc:	ldp	w2, w1, [sp, #48]
  4052d0:	ldp	w12, w8, [sp, #40]
  4052d4:	add	x9, x9, #0x1
  4052d8:	str	x9, [sp, #56]
  4052dc:	cmp	x9, #0x6
  4052e0:	ldr	x9, [sp, #64]
  4052e4:	add	x9, x9, #0x7
  4052e8:	str	x9, [sp, #64]
  4052ec:	b.eq	404920 <tigetstr@plt+0x2440>  // b.none
  4052f0:	add	x23, sp, #0x1e8
  4052f4:	b	405310 <tigetstr@plt+0x2e30>
  4052f8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4052fc:	ldr	x1, [x8, #1120]
  405300:	add	x0, sp, #0x3e4
  405304:	bl	401f20 <fputs@plt>
  405308:	ldr	x23, [x23, #200]
  40530c:	cbz	x23, 405680 <tigetstr@plt+0x31a0>
  405310:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  405314:	ldr	w8, [x23, #192]
  405318:	ldr	w9, [x9, #1064]
  40531c:	cmp	w8, w9
  405320:	b.ne	40539c <tigetstr@plt+0x2ebc>  // b.any
  405324:	adrp	x10, 41d000 <tigetstr@plt+0x1ab20>
  405328:	ldr	w9, [x23, #196]
  40532c:	ldr	w10, [x10, #1068]
  405330:	cmp	w9, w10
  405334:	b.ne	4053b8 <tigetstr@plt+0x2ed8>  // b.any
  405338:	adrp	x11, 41d000 <tigetstr@plt+0x1ab20>
  40533c:	add	x11, x11, #0x424
  405340:	ldrb	w10, [x11, #20]
  405344:	ldr	w19, [x11]
  405348:	tbnz	w10, #0, 4053bc <tigetstr@plt+0x2edc>
  40534c:	adrp	x10, 41d000 <tigetstr@plt+0x1ab20>
  405350:	ldr	w10, [x10, #1008]
  405354:	cmp	w10, w9
  405358:	and	w10, w9, #0x3
  40535c:	b.ge	405588 <tigetstr@plt+0x30a8>  // b.tcont
  405360:	cbnz	w10, 4055b4 <tigetstr@plt+0x30d4>
  405364:	mov	w10, #0x851f                	// #34079
  405368:	movk	w10, #0x51eb, lsl #16
  40536c:	smull	x10, w9, w10
  405370:	lsr	x11, x10, #63
  405374:	asr	x10, x10, #37
  405378:	add	w10, w10, w11
  40537c:	mov	w11, #0x64                  	// #100
  405380:	msub	w10, w10, w11, w9
  405384:	cbz	w10, 4055b4 <tigetstr@plt+0x30d4>
  405388:	mov	w10, #0x1                   	// #1
  40538c:	cmp	w8, #0x2
  405390:	add	w9, w19, #0x1
  405394:	b.ge	40559c <tigetstr@plt+0x30bc>  // b.tcont
  405398:	b	4055e8 <tigetstr@plt+0x3108>
  40539c:	mov	w19, wzr
  4053a0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4053a4:	ldr	w8, [x8, #1032]
  4053a8:	cbnz	w8, 4053c8 <tigetstr@plt+0x2ee8>
  4053ac:	ldr	w8, [x26, #1040]
  4053b0:	sub	w22, w8, #0x1
  4053b4:	b	40546c <tigetstr@plt+0x2f8c>
  4053b8:	mov	w19, wzr
  4053bc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4053c0:	ldr	w8, [x8, #1032]
  4053c4:	cbz	w8, 4053ac <tigetstr@plt+0x2ecc>
  4053c8:	ldr	x9, [sp, #56]
  4053cc:	add	x9, x23, x9, lsl #2
  4053d0:	ldr	w4, [x9, #168]
  4053d4:	cmp	w4, #0x1
  4053d8:	b.lt	405408 <tigetstr@plt+0x2f28>  // b.tstop
  4053dc:	cmp	w4, w8, uxtb
  4053e0:	b.ne	405438 <tigetstr@plt+0x2f58>  // b.any
  4053e4:	ldp	x3, x5, [x25]
  4053e8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4053ec:	add	x0, sp, #0x3e4
  4053f0:	mov	w1, #0x12c                 	// #300
  4053f4:	add	x2, x2, #0xb3
  4053f8:	bl	402080 <snprintf@plt>
  4053fc:	ldr	w8, [x28, #1140]
  405400:	cbnz	w8, 405428 <tigetstr@plt+0x2f48>
  405404:	b	405458 <tigetstr@plt+0x2f78>
  405408:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  40540c:	add	x0, sp, #0x3e4
  405410:	mov	w1, #0x12c                 	// #300
  405414:	add	x2, x2, #0xbf
  405418:	mov	x3, x21
  40541c:	bl	402080 <snprintf@plt>
  405420:	ldr	w8, [x28, #1140]
  405424:	cbz	w8, 405458 <tigetstr@plt+0x2f78>
  405428:	add	x0, sp, #0x3e4
  40542c:	bl	401fe0 <putp@plt>
  405430:	ldr	w22, [x26, #1040]
  405434:	b	40546c <tigetstr@plt+0x2f8c>
  405438:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  40543c:	add	x0, sp, #0x3e4
  405440:	mov	w1, #0x12c                 	// #300
  405444:	add	x2, x2, #0xbb
  405448:	mov	w3, w4
  40544c:	bl	402080 <snprintf@plt>
  405450:	ldr	w8, [x28, #1140]
  405454:	cbnz	w8, 405428 <tigetstr@plt+0x2f48>
  405458:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40545c:	ldr	x1, [x8, #1120]
  405460:	add	x0, sp, #0x3e4
  405464:	bl	401f20 <fputs@plt>
  405468:	ldr	w22, [x26, #1040]
  40546c:	ldr	x8, [sp, #64]
  405470:	mov	x24, xzr
  405474:	add	x27, x23, x8, lsl #2
  405478:	b	4054bc <tigetstr@plt+0x2fdc>
  40547c:	add	x0, sp, #0x3e4
  405480:	mov	w1, #0x12c                 	// #300
  405484:	mov	x2, x20
  405488:	mov	w3, w22
  40548c:	mov	x4, x21
  405490:	bl	402080 <snprintf@plt>
  405494:	ldr	w8, [x28, #1140]
  405498:	cbz	w8, 405534 <tigetstr@plt+0x3054>
  40549c:	add	x0, sp, #0x3e4
  4054a0:	bl	401fe0 <putp@plt>
  4054a4:	ldr	w8, [x26, #1040]
  4054a8:	add	x24, x24, #0x4
  4054ac:	cmp	w22, w8
  4054b0:	cinc	w22, w22, lt  // lt = tstop
  4054b4:	cmp	x24, #0x1c
  4054b8:	b.eq	405548 <tigetstr@plt+0x3068>  // b.none
  4054bc:	ldr	w4, [x27, x24]
  4054c0:	cmp	w4, #0x1
  4054c4:	b.lt	40547c <tigetstr@plt+0x2f9c>  // b.tstop
  4054c8:	cmp	w19, w4
  4054cc:	b.ne	405514 <tigetstr@plt+0x3034>  // b.any
  4054d0:	ldrb	w8, [x25, #280]
  4054d4:	ldp	x5, x9, [x25]
  4054d8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4054dc:	add	x0, sp, #0x3e4
  4054e0:	tst	w8, #0x1
  4054e4:	mov	w8, #0x2                   	// #2
  4054e8:	cinc	w6, w8, ne  // ne = any
  4054ec:	sub	w3, w22, w6
  4054f0:	mov	w1, #0x12c                 	// #300
  4054f4:	add	x2, x2, #0xc3
  4054f8:	mov	x4, x21
  4054fc:	mov	w7, w19
  405500:	str	x9, [sp]
  405504:	bl	402080 <snprintf@plt>
  405508:	ldr	w8, [x28, #1140]
  40550c:	cbnz	w8, 40549c <tigetstr@plt+0x2fbc>
  405510:	b	405534 <tigetstr@plt+0x3054>
  405514:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  405518:	add	x0, sp, #0x3e4
  40551c:	mov	w1, #0x12c                 	// #300
  405520:	add	x2, x2, #0xce
  405524:	mov	w3, w22
  405528:	bl	402080 <snprintf@plt>
  40552c:	ldr	w8, [x28, #1140]
  405530:	cbnz	w8, 40549c <tigetstr@plt+0x2fbc>
  405534:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405538:	ldr	x1, [x8, #1120]
  40553c:	add	x0, sp, #0x3e4
  405540:	bl	401f20 <fputs@plt>
  405544:	b	4054a4 <tigetstr@plt+0x2fc4>
  405548:	ldr	x8, [x23, #200]
  40554c:	cbz	x8, 405680 <tigetstr@plt+0x31a0>
  405550:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405554:	ldr	w3, [x8, #1056]
  405558:	add	x0, sp, #0x3e4
  40555c:	mov	w1, #0x12c                 	// #300
  405560:	mov	x2, x20
  405564:	mov	x4, x21
  405568:	bl	402080 <snprintf@plt>
  40556c:	ldr	w8, [x28, #1140]
  405570:	cbz	w8, 4052f8 <tigetstr@plt+0x2e18>
  405574:	add	x0, sp, #0x3e4
  405578:	bl	401fe0 <putp@plt>
  40557c:	ldr	x23, [x23, #200]
  405580:	cbnz	x23, 405310 <tigetstr@plt+0x2e30>
  405584:	b	405680 <tigetstr@plt+0x31a0>
  405588:	cmp	w10, #0x0
  40558c:	cset	w10, eq  // eq = none
  405590:	cmp	w8, #0x2
  405594:	add	w9, w19, #0x1
  405598:	b.lt	4055e8 <tigetstr@plt+0x3108>  // b.tstop
  40559c:	sub	x12, x8, #0x1
  4055a0:	cmp	x12, #0x8
  4055a4:	b.cs	4055f0 <tigetstr@plt+0x3110>  // b.hs, b.nlast
  4055a8:	mov	w11, #0x1                   	// #1
  4055ac:	mov	w12, #0x1                   	// #1
  4055b0:	b	405644 <tigetstr@plt+0x3164>
  4055b4:	mov	w10, #0x5c29                	// #23593
  4055b8:	mov	w11, #0xb850                	// #47184
  4055bc:	movk	w10, #0xc28f, lsl #16
  4055c0:	movk	w11, #0x51e, lsl #16
  4055c4:	madd	w9, w9, w10, w11
  4055c8:	mov	w10, #0xd70b                	// #55051
  4055cc:	ror	w9, w9, #4
  4055d0:	movk	w10, #0xa3, lsl #16
  4055d4:	cmp	w9, w10
  4055d8:	cset	w10, cc  // cc = lo, ul, last
  4055dc:	cmp	w8, #0x2
  4055e0:	add	w9, w19, #0x1
  4055e4:	b.ge	40559c <tigetstr@plt+0x30bc>  // b.tcont
  4055e8:	mov	w12, #0x1                   	// #1
  4055ec:	b	40566c <tigetstr@plt+0x318c>
  4055f0:	adrp	x11, 40a000 <tigetstr@plt+0x7b20>
  4055f4:	ldr	q1, [sp, #16]
  4055f8:	add	x11, x11, #0xd28
  4055fc:	mov	w14, #0x34                  	// #52
  405600:	and	x13, x12, #0xfffffffffffffff8
  405604:	madd	x14, x10, x14, x11
  405608:	orr	x11, x13, #0x1
  40560c:	add	x14, x14, #0x14
  405610:	movi	v0.2d, #0x0
  405614:	mov	x15, x13
  405618:	ldp	q2, q3, [x14, #-16]
  40561c:	subs	x15, x15, #0x8
  405620:	add	x14, x14, #0x20
  405624:	add	v1.4s, v2.4s, v1.4s
  405628:	add	v0.4s, v3.4s, v0.4s
  40562c:	b.ne	405618 <tigetstr@plt+0x3138>  // b.any
  405630:	add	v0.4s, v0.4s, v1.4s
  405634:	addv	s0, v0.4s
  405638:	cmp	x12, x13
  40563c:	fmov	w12, s0
  405640:	b.eq	40566c <tigetstr@plt+0x318c>  // b.none
  405644:	adrp	x13, 40a000 <tigetstr@plt+0x7b20>
  405648:	add	x13, x13, #0xd28
  40564c:	mov	w14, #0x34                  	// #52
  405650:	madd	x10, x10, x14, x13
  405654:	sub	x8, x8, x11
  405658:	add	x10, x10, x11, lsl #2
  40565c:	ldr	w11, [x10], #4
  405660:	subs	x8, x8, #0x1
  405664:	add	w12, w11, w12
  405668:	b.ne	40565c <tigetstr@plt+0x317c>  // b.any
  40566c:	sub	w19, w9, w12
  405670:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405674:	ldr	w8, [x8, #1032]
  405678:	cbnz	w8, 4053c8 <tigetstr@plt+0x2ee8>
  40567c:	b	4053ac <tigetstr@plt+0x2ecc>
  405680:	ldr	w8, [x28, #1140]
  405684:	cbz	w8, 4052b8 <tigetstr@plt+0x2dd8>
  405688:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40568c:	add	x0, x0, #0xd3
  405690:	bl	401fe0 <putp@plt>
  405694:	b	4052c8 <tigetstr@plt+0x2de8>
  405698:	add	sp, sp, #0x520
  40569c:	ldp	x20, x19, [sp, #80]
  4056a0:	ldp	x22, x21, [sp, #64]
  4056a4:	ldp	x24, x23, [sp, #48]
  4056a8:	ldp	x26, x25, [sp, #32]
  4056ac:	ldp	x28, x27, [sp, #16]
  4056b0:	ldp	x29, x30, [sp], #96
  4056b4:	ret
  4056b8:	stp	x29, x30, [sp, #-32]!
  4056bc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4056c0:	stp	x20, x19, [sp, #16]
  4056c4:	ldr	x20, [x8, #1120]
  4056c8:	mov	x29, sp
  4056cc:	bl	402460 <__errno_location@plt>
  4056d0:	mov	x19, x0
  4056d4:	str	wzr, [x0]
  4056d8:	mov	x0, x20
  4056dc:	bl	4024d0 <ferror@plt>
  4056e0:	cbnz	w0, 405780 <tigetstr@plt+0x32a0>
  4056e4:	mov	x0, x20
  4056e8:	bl	402380 <fflush@plt>
  4056ec:	cbz	w0, 405740 <tigetstr@plt+0x3260>
  4056f0:	ldr	w20, [x19]
  4056f4:	cmp	w20, #0x9
  4056f8:	b.eq	405704 <tigetstr@plt+0x3224>  // b.none
  4056fc:	cmp	w20, #0x20
  405700:	b.ne	405798 <tigetstr@plt+0x32b8>  // b.any
  405704:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  405708:	ldr	x20, [x8, #1096]
  40570c:	str	wzr, [x19]
  405710:	mov	x0, x20
  405714:	bl	4024d0 <ferror@plt>
  405718:	cbnz	w0, 4057c0 <tigetstr@plt+0x32e0>
  40571c:	mov	x0, x20
  405720:	bl	402380 <fflush@plt>
  405724:	cbz	w0, 405760 <tigetstr@plt+0x3280>
  405728:	ldr	w8, [x19]
  40572c:	cmp	w8, #0x9
  405730:	b.ne	4057c0 <tigetstr@plt+0x32e0>  // b.any
  405734:	ldp	x20, x19, [sp, #16]
  405738:	ldp	x29, x30, [sp], #32
  40573c:	ret
  405740:	mov	x0, x20
  405744:	bl	4020a0 <fileno@plt>
  405748:	tbnz	w0, #31, 4056f0 <tigetstr@plt+0x3210>
  40574c:	bl	401f50 <dup@plt>
  405750:	tbnz	w0, #31, 4056f0 <tigetstr@plt+0x3210>
  405754:	bl	402220 <close@plt>
  405758:	cbnz	w0, 4056f0 <tigetstr@plt+0x3210>
  40575c:	b	405704 <tigetstr@plt+0x3224>
  405760:	mov	x0, x20
  405764:	bl	4020a0 <fileno@plt>
  405768:	tbnz	w0, #31, 405728 <tigetstr@plt+0x3248>
  40576c:	bl	401f50 <dup@plt>
  405770:	tbnz	w0, #31, 405728 <tigetstr@plt+0x3248>
  405774:	bl	402220 <close@plt>
  405778:	cbnz	w0, 405728 <tigetstr@plt+0x3248>
  40577c:	b	405734 <tigetstr@plt+0x3254>
  405780:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  405784:	add	x1, x1, #0x68
  405788:	mov	w2, #0x5                   	// #5
  40578c:	mov	x0, xzr
  405790:	bl	4023d0 <dcgettext@plt>
  405794:	b	4057b0 <tigetstr@plt+0x32d0>
  405798:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40579c:	add	x1, x1, #0x68
  4057a0:	mov	w2, #0x5                   	// #5
  4057a4:	mov	x0, xzr
  4057a8:	bl	4023d0 <dcgettext@plt>
  4057ac:	cbnz	w20, 4057bc <tigetstr@plt+0x32dc>
  4057b0:	bl	402390 <warnx@plt>
  4057b4:	mov	w0, #0x1                   	// #1
  4057b8:	bl	401ef0 <_exit@plt>
  4057bc:	bl	4022c0 <warn@plt>
  4057c0:	mov	w0, #0x1                   	// #1
  4057c4:	bl	401ef0 <_exit@plt>
  4057c8:	stp	x29, x30, [sp, #-32]!
  4057cc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4057d0:	ldr	x8, [x8, #816]
  4057d4:	stp	x20, x19, [sp, #16]
  4057d8:	mov	x29, sp
  4057dc:	cbz	x8, 4057ec <tigetstr@plt+0x330c>
  4057e0:	ldp	x20, x19, [sp, #16]
  4057e4:	ldp	x29, x30, [sp], #32
  4057e8:	ret
  4057ec:	mov	w0, #0x6f                  	// #111
  4057f0:	movk	w0, #0x2, lsl #16
  4057f4:	mov	w20, #0x6f                  	// #111
  4057f8:	movk	w20, #0x2, lsl #16
  4057fc:	bl	4020e0 <nl_langinfo@plt>
  405800:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  405804:	add	x19, x19, #0x330
  405808:	str	x0, [x19]
  40580c:	add	w0, w20, #0x1
  405810:	bl	4020e0 <nl_langinfo@plt>
  405814:	str	x0, [x19, #8]
  405818:	add	w0, w20, #0x2
  40581c:	bl	4020e0 <nl_langinfo@plt>
  405820:	str	x0, [x19, #16]
  405824:	add	w0, w20, #0x3
  405828:	bl	4020e0 <nl_langinfo@plt>
  40582c:	str	x0, [x19, #24]
  405830:	add	w0, w20, #0x4
  405834:	bl	4020e0 <nl_langinfo@plt>
  405838:	str	x0, [x19, #32]
  40583c:	add	w0, w20, #0x5
  405840:	bl	4020e0 <nl_langinfo@plt>
  405844:	str	x0, [x19, #40]
  405848:	add	w0, w20, #0x6
  40584c:	bl	4020e0 <nl_langinfo@plt>
  405850:	str	x0, [x19, #48]
  405854:	add	w0, w20, #0x7
  405858:	bl	4020e0 <nl_langinfo@plt>
  40585c:	str	x0, [x19, #56]
  405860:	add	w0, w20, #0x8
  405864:	bl	4020e0 <nl_langinfo@plt>
  405868:	str	x0, [x19, #64]
  40586c:	add	w0, w20, #0x9
  405870:	bl	4020e0 <nl_langinfo@plt>
  405874:	str	x0, [x19, #72]
  405878:	add	w0, w20, #0xa
  40587c:	bl	4020e0 <nl_langinfo@plt>
  405880:	str	x0, [x19, #80]
  405884:	add	w0, w20, #0xb
  405888:	bl	4020e0 <nl_langinfo@plt>
  40588c:	str	x0, [x19, #88]
  405890:	ldp	x20, x19, [sp, #16]
  405894:	ldp	x29, x30, [sp], #32
  405898:	ret
  40589c:	sub	sp, sp, #0x60
  4058a0:	stp	x29, x30, [sp, #16]
  4058a4:	stp	x20, x19, [sp, #80]
  4058a8:	add	x29, sp, #0x10
  4058ac:	mov	x19, x2
  4058b0:	str	x25, [sp, #32]
  4058b4:	stp	x24, x23, [sp, #48]
  4058b8:	stp	x22, x21, [sp, #64]
  4058bc:	str	xzr, [x29, #24]
  4058c0:	cbz	x0, 405a14 <tigetstr@plt+0x3534>
  4058c4:	ldrb	w22, [x0]
  4058c8:	mov	x20, x0
  4058cc:	mov	x21, xzr
  4058d0:	mov	x24, xzr
  4058d4:	cmp	w22, #0x0
  4058d8:	cset	w8, ne  // ne = any
  4058dc:	subs	x9, x1, #0x1
  4058e0:	cset	w10, cs  // cs = hs, nlast
  4058e4:	add	x9, x0, x9
  4058e8:	tst	w10, w8
  4058ec:	csel	x25, x9, x0, ne  // ne = any
  4058f0:	cmp	x25, x0
  4058f4:	b.cc	405a1c <tigetstr@plt+0x353c>  // b.lo, b.ul, b.last
  4058f8:	cbz	w22, 405a1c <tigetstr@plt+0x353c>
  4058fc:	mov	x21, xzr
  405900:	mov	x24, xzr
  405904:	cmp	x20, x25
  405908:	b.cs	405924 <tigetstr@plt+0x3444>  // b.hs, b.nlast
  40590c:	and	w8, w22, #0xff
  405910:	cmp	w8, #0x5c
  405914:	b.ne	405924 <tigetstr@plt+0x3444>  // b.any
  405918:	ldrb	w8, [x20, #1]
  40591c:	cmp	w8, #0x78
  405920:	b.eq	405990 <tigetstr@plt+0x34b0>  // b.none
  405924:	bl	4022d0 <__ctype_b_loc@plt>
  405928:	ldr	x8, [x0]
  40592c:	and	x9, x22, #0xff
  405930:	ldrh	w8, [x8, x9, lsl #1]
  405934:	tbnz	w8, #1, 405990 <tigetstr@plt+0x34b0>
  405938:	mov	x23, x0
  40593c:	bl	402300 <__ctype_get_mb_cur_max@plt>
  405940:	mov	x2, x0
  405944:	sub	x0, x29, #0x4
  405948:	add	x3, x29, #0x18
  40594c:	mov	x1, x20
  405950:	bl	401ed0 <mbrtowc@plt>
  405954:	cbz	x0, 405a1c <tigetstr@plt+0x353c>
  405958:	mov	x22, x0
  40595c:	cmn	x0, #0x2
  405960:	b.cc	4059a8 <tigetstr@plt+0x34c8>  // b.lo, b.ul, b.last
  405964:	ldr	x8, [x23]
  405968:	ldrb	w9, [x20]
  40596c:	ldrh	w8, [x8, x9, lsl #1]
  405970:	tbnz	w8, #14, 4059d4 <tigetstr@plt+0x34f4>
  405974:	add	x21, x21, #0x4
  405978:	add	x24, x24, #0x4
  40597c:	mov	w22, #0x1                   	// #1
  405980:	add	x20, x20, x22
  405984:	cmp	x20, x25
  405988:	b.ls	405a08 <tigetstr@plt+0x3528>  // b.plast
  40598c:	b	405a1c <tigetstr@plt+0x353c>
  405990:	add	x21, x21, #0x4
  405994:	add	x24, x24, #0x4
  405998:	add	x20, x20, #0x1
  40599c:	cmp	x20, x25
  4059a0:	b.ls	405a08 <tigetstr@plt+0x3528>  // b.plast
  4059a4:	b	405a1c <tigetstr@plt+0x353c>
  4059a8:	ldur	w0, [x29, #-4]
  4059ac:	bl	402410 <iswprint@plt>
  4059b0:	cbz	w0, 4059f0 <tigetstr@plt+0x3510>
  4059b4:	ldur	w0, [x29, #-4]
  4059b8:	bl	402120 <wcwidth@plt>
  4059bc:	add	x21, x21, w0, sxtw
  4059c0:	add	x24, x22, x24
  4059c4:	add	x20, x20, x22
  4059c8:	cmp	x20, x25
  4059cc:	b.ls	405a08 <tigetstr@plt+0x3528>  // b.plast
  4059d0:	b	405a1c <tigetstr@plt+0x353c>
  4059d4:	add	x21, x21, #0x1
  4059d8:	add	x24, x24, #0x1
  4059dc:	mov	w22, #0x1                   	// #1
  4059e0:	add	x20, x20, x22
  4059e4:	cmp	x20, x25
  4059e8:	b.ls	405a08 <tigetstr@plt+0x3528>  // b.plast
  4059ec:	b	405a1c <tigetstr@plt+0x353c>
  4059f0:	lsl	x8, x22, #2
  4059f4:	add	x21, x8, x21
  4059f8:	add	x24, x8, x24
  4059fc:	add	x20, x20, x22
  405a00:	cmp	x20, x25
  405a04:	b.hi	405a1c <tigetstr@plt+0x353c>  // b.pmore
  405a08:	ldrb	w22, [x20]
  405a0c:	cbnz	w22, 405904 <tigetstr@plt+0x3424>
  405a10:	b	405a1c <tigetstr@plt+0x353c>
  405a14:	mov	x21, xzr
  405a18:	mov	x24, xzr
  405a1c:	cbz	x19, 405a24 <tigetstr@plt+0x3544>
  405a20:	str	x24, [x19]
  405a24:	mov	x0, x21
  405a28:	ldp	x20, x19, [sp, #80]
  405a2c:	ldp	x22, x21, [sp, #64]
  405a30:	ldp	x24, x23, [sp, #48]
  405a34:	ldr	x25, [sp, #32]
  405a38:	ldp	x29, x30, [sp, #16]
  405a3c:	add	sp, sp, #0x60
  405a40:	ret
  405a44:	stp	x29, x30, [sp, #-32]!
  405a48:	str	x19, [sp, #16]
  405a4c:	mov	x29, sp
  405a50:	cbz	x0, 405a80 <tigetstr@plt+0x35a0>
  405a54:	ldrb	w8, [x0]
  405a58:	mov	x19, x0
  405a5c:	cbz	w8, 405a80 <tigetstr@plt+0x35a0>
  405a60:	mov	x0, x19
  405a64:	bl	401f10 <strlen@plt>
  405a68:	mov	x1, x0
  405a6c:	mov	x0, x19
  405a70:	ldr	x19, [sp, #16]
  405a74:	mov	x2, xzr
  405a78:	ldp	x29, x30, [sp], #32
  405a7c:	b	40589c <tigetstr@plt+0x33bc>
  405a80:	ldr	x19, [sp, #16]
  405a84:	mov	x0, xzr
  405a88:	ldp	x29, x30, [sp], #32
  405a8c:	ret
  405a90:	sub	sp, sp, #0x70
  405a94:	stp	x29, x30, [sp, #16]
  405a98:	str	x27, [sp, #32]
  405a9c:	stp	x26, x25, [sp, #48]
  405aa0:	stp	x24, x23, [sp, #64]
  405aa4:	stp	x22, x21, [sp, #80]
  405aa8:	stp	x20, x19, [sp, #96]
  405aac:	add	x29, sp, #0x10
  405ab0:	cbz	x0, 405c64 <tigetstr@plt+0x3784>
  405ab4:	mov	x21, x0
  405ab8:	ldrb	w8, [x21]
  405abc:	mov	x19, x2
  405ac0:	mov	x0, xzr
  405ac4:	str	xzr, [x29, #24]
  405ac8:	cbz	x2, 405dd0 <tigetstr@plt+0x38f0>
  405acc:	cbz	w8, 405dd0 <tigetstr@plt+0x38f0>
  405ad0:	str	xzr, [x1]
  405ad4:	ldrb	w27, [x21]
  405ad8:	mov	x20, x1
  405adc:	mov	x22, x19
  405ae0:	cbz	w27, 405dc8 <tigetstr@plt+0x38e8>
  405ae4:	mov	x23, x3
  405ae8:	cbz	x3, 405c6c <tigetstr@plt+0x378c>
  405aec:	adrp	x24, 40b000 <tigetstr@plt+0x8b20>
  405af0:	add	x24, x24, #0x564
  405af4:	mov	x22, x19
  405af8:	b	405b0c <tigetstr@plt+0x362c>
  405afc:	add	x21, x21, #0x1
  405b00:	strb	w27, [x22], #1
  405b04:	ldrb	w27, [x21]
  405b08:	cbz	w27, 405dc8 <tigetstr@plt+0x38e8>
  405b0c:	sxtb	w1, w27
  405b10:	mov	x0, x23
  405b14:	bl	402360 <strchr@plt>
  405b18:	cbnz	x0, 405afc <tigetstr@plt+0x361c>
  405b1c:	and	w8, w27, #0xff
  405b20:	cmp	w8, #0x5c
  405b24:	b.ne	405b34 <tigetstr@plt+0x3654>  // b.any
  405b28:	ldrb	w8, [x21, #1]
  405b2c:	cmp	w8, #0x78
  405b30:	b.eq	405bac <tigetstr@plt+0x36cc>  // b.none
  405b34:	bl	4022d0 <__ctype_b_loc@plt>
  405b38:	ldr	x8, [x0]
  405b3c:	and	x9, x27, #0xff
  405b40:	ldrh	w8, [x8, x9, lsl #1]
  405b44:	tbnz	w8, #1, 405bac <tigetstr@plt+0x36cc>
  405b48:	mov	x26, x0
  405b4c:	bl	402300 <__ctype_get_mb_cur_max@plt>
  405b50:	mov	x2, x0
  405b54:	sub	x0, x29, #0x4
  405b58:	add	x3, x29, #0x18
  405b5c:	mov	x1, x21
  405b60:	bl	401ed0 <mbrtowc@plt>
  405b64:	cbz	x0, 405dc8 <tigetstr@plt+0x38e8>
  405b68:	mov	x25, x0
  405b6c:	cmn	x0, #0x2
  405b70:	b.cc	405bd4 <tigetstr@plt+0x36f4>  // b.lo, b.ul, b.last
  405b74:	ldr	x8, [x26]
  405b78:	ldrb	w2, [x21]
  405b7c:	ldrh	w8, [x8, x2, lsl #1]
  405b80:	tbnz	w8, #14, 405c0c <tigetstr@plt+0x372c>
  405b84:	mov	x0, x22
  405b88:	mov	x1, x24
  405b8c:	bl	401ff0 <sprintf@plt>
  405b90:	ldr	x8, [x20]
  405b94:	mov	w25, #0x1                   	// #1
  405b98:	add	x22, x22, #0x4
  405b9c:	add	x21, x21, x25
  405ba0:	add	x8, x8, #0x4
  405ba4:	str	x8, [x20]
  405ba8:	b	405b04 <tigetstr@plt+0x3624>
  405bac:	and	w2, w27, #0xff
  405bb0:	mov	x0, x22
  405bb4:	mov	x1, x24
  405bb8:	bl	401ff0 <sprintf@plt>
  405bbc:	ldr	x8, [x20]
  405bc0:	add	x22, x22, #0x4
  405bc4:	add	x21, x21, #0x1
  405bc8:	add	x8, x8, #0x4
  405bcc:	str	x8, [x20]
  405bd0:	b	405b04 <tigetstr@plt+0x3624>
  405bd4:	ldur	w0, [x29, #-4]
  405bd8:	bl	402410 <iswprint@plt>
  405bdc:	cbz	w0, 405c2c <tigetstr@plt+0x374c>
  405be0:	mov	x0, x22
  405be4:	mov	x1, x21
  405be8:	mov	x2, x25
  405bec:	bl	401ee0 <memcpy@plt>
  405bf0:	ldur	w0, [x29, #-4]
  405bf4:	add	x22, x22, x25
  405bf8:	bl	402120 <wcwidth@plt>
  405bfc:	ldr	x8, [x20]
  405c00:	add	x8, x8, w0, sxtw
  405c04:	str	x8, [x20]
  405c08:	b	405c5c <tigetstr@plt+0x377c>
  405c0c:	ldr	x8, [x20]
  405c10:	mov	w25, #0x1                   	// #1
  405c14:	add	x8, x8, #0x1
  405c18:	str	x8, [x20]
  405c1c:	ldrb	w8, [x21]
  405c20:	add	x21, x21, x25
  405c24:	strb	w8, [x22], #1
  405c28:	b	405b04 <tigetstr@plt+0x3624>
  405c2c:	mov	x26, xzr
  405c30:	ldrb	w2, [x21, x26]
  405c34:	mov	x0, x22
  405c38:	mov	x1, x24
  405c3c:	bl	401ff0 <sprintf@plt>
  405c40:	ldr	x8, [x20]
  405c44:	add	x26, x26, #0x1
  405c48:	add	x22, x22, #0x4
  405c4c:	cmp	x25, x26
  405c50:	add	x8, x8, #0x4
  405c54:	str	x8, [x20]
  405c58:	b.ne	405c30 <tigetstr@plt+0x3750>  // b.any
  405c5c:	add	x21, x21, x25
  405c60:	b	405b04 <tigetstr@plt+0x3624>
  405c64:	str	xzr, [x29, #24]
  405c68:	b	405dd0 <tigetstr@plt+0x38f0>
  405c6c:	adrp	x23, 40b000 <tigetstr@plt+0x8b20>
  405c70:	add	x23, x23, #0x564
  405c74:	mov	x22, x19
  405c78:	b	405ca4 <tigetstr@plt+0x37c4>
  405c7c:	and	w2, w27, #0xff
  405c80:	mov	x0, x22
  405c84:	mov	x1, x23
  405c88:	bl	401ff0 <sprintf@plt>
  405c8c:	ldr	x8, [x20]
  405c90:	add	x22, x22, #0x4
  405c94:	add	x8, x8, #0x4
  405c98:	str	x8, [x20]
  405c9c:	ldrb	w27, [x21, #1]!
  405ca0:	cbz	w27, 405dc8 <tigetstr@plt+0x38e8>
  405ca4:	and	w8, w27, #0xff
  405ca8:	cmp	w8, #0x5c
  405cac:	b.ne	405cbc <tigetstr@plt+0x37dc>  // b.any
  405cb0:	ldrb	w8, [x21, #1]
  405cb4:	cmp	w8, #0x78
  405cb8:	b.eq	405c7c <tigetstr@plt+0x379c>  // b.none
  405cbc:	bl	4022d0 <__ctype_b_loc@plt>
  405cc0:	ldr	x8, [x0]
  405cc4:	and	x9, x27, #0xff
  405cc8:	ldrh	w8, [x8, x9, lsl #1]
  405ccc:	tbnz	w8, #1, 405c7c <tigetstr@plt+0x379c>
  405cd0:	mov	x25, x0
  405cd4:	bl	402300 <__ctype_get_mb_cur_max@plt>
  405cd8:	mov	x2, x0
  405cdc:	sub	x0, x29, #0x4
  405ce0:	add	x3, x29, #0x18
  405ce4:	mov	x1, x21
  405ce8:	bl	401ed0 <mbrtowc@plt>
  405cec:	cbz	x0, 405dc8 <tigetstr@plt+0x38e8>
  405cf0:	mov	x24, x0
  405cf4:	cmn	x0, #0x3
  405cf8:	b.ls	405d2c <tigetstr@plt+0x384c>  // b.plast
  405cfc:	ldr	x8, [x25]
  405d00:	ldrb	w2, [x21]
  405d04:	ldrh	w8, [x8, x2, lsl #1]
  405d08:	tbnz	w8, #14, 405d70 <tigetstr@plt+0x3890>
  405d0c:	mov	x0, x22
  405d10:	mov	x1, x23
  405d14:	bl	401ff0 <sprintf@plt>
  405d18:	ldr	x8, [x20]
  405d1c:	add	x22, x22, #0x4
  405d20:	add	x8, x8, #0x4
  405d24:	str	x8, [x20]
  405d28:	b	405d84 <tigetstr@plt+0x38a4>
  405d2c:	ldur	w0, [x29, #-4]
  405d30:	bl	402410 <iswprint@plt>
  405d34:	cbz	w0, 405d8c <tigetstr@plt+0x38ac>
  405d38:	mov	x0, x22
  405d3c:	mov	x1, x21
  405d40:	mov	x2, x24
  405d44:	bl	401ee0 <memcpy@plt>
  405d48:	ldur	w0, [x29, #-4]
  405d4c:	add	x22, x22, x24
  405d50:	bl	402120 <wcwidth@plt>
  405d54:	ldr	x8, [x20]
  405d58:	add	x21, x21, x24
  405d5c:	add	x8, x8, w0, sxtw
  405d60:	str	x8, [x20]
  405d64:	ldrb	w27, [x21]
  405d68:	cbnz	w27, 405ca4 <tigetstr@plt+0x37c4>
  405d6c:	b	405dc8 <tigetstr@plt+0x38e8>
  405d70:	ldr	x8, [x20]
  405d74:	add	x8, x8, #0x1
  405d78:	str	x8, [x20]
  405d7c:	ldrb	w8, [x21]
  405d80:	strb	w8, [x22], #1
  405d84:	mov	w24, #0x1                   	// #1
  405d88:	b	405dbc <tigetstr@plt+0x38dc>
  405d8c:	mov	x25, xzr
  405d90:	ldrb	w2, [x21, x25]
  405d94:	mov	x0, x22
  405d98:	mov	x1, x23
  405d9c:	bl	401ff0 <sprintf@plt>
  405da0:	ldr	x8, [x20]
  405da4:	add	x25, x25, #0x1
  405da8:	add	x22, x22, #0x4
  405dac:	cmp	x24, x25
  405db0:	add	x8, x8, #0x4
  405db4:	str	x8, [x20]
  405db8:	b.ne	405d90 <tigetstr@plt+0x38b0>  // b.any
  405dbc:	add	x21, x21, x24
  405dc0:	ldrb	w27, [x21]
  405dc4:	cbnz	w27, 405ca4 <tigetstr@plt+0x37c4>
  405dc8:	mov	x0, x19
  405dcc:	strb	wzr, [x22]
  405dd0:	ldp	x20, x19, [sp, #96]
  405dd4:	ldp	x22, x21, [sp, #80]
  405dd8:	ldp	x24, x23, [sp, #64]
  405ddc:	ldp	x26, x25, [sp, #48]
  405de0:	ldr	x27, [sp, #32]
  405de4:	ldp	x29, x30, [sp, #16]
  405de8:	add	sp, sp, #0x70
  405dec:	ret
  405df0:	sub	sp, sp, #0x50
  405df4:	stp	x29, x30, [sp, #16]
  405df8:	stp	x24, x23, [sp, #32]
  405dfc:	stp	x22, x21, [sp, #48]
  405e00:	stp	x20, x19, [sp, #64]
  405e04:	add	x29, sp, #0x10
  405e08:	cbz	x0, 405f34 <tigetstr@plt+0x3a54>
  405e0c:	mov	x21, x0
  405e10:	ldrb	w8, [x21]
  405e14:	mov	x19, x2
  405e18:	mov	x0, xzr
  405e1c:	str	xzr, [sp, #8]
  405e20:	cbz	x2, 405f44 <tigetstr@plt+0x3a64>
  405e24:	cbz	w8, 405f44 <tigetstr@plt+0x3a64>
  405e28:	str	xzr, [x1]
  405e2c:	ldrb	w8, [x21]
  405e30:	mov	x20, x1
  405e34:	mov	x22, x19
  405e38:	cbz	w8, 405f3c <tigetstr@plt+0x3a5c>
  405e3c:	adrp	x23, 40b000 <tigetstr@plt+0x8b20>
  405e40:	add	x23, x23, #0x564
  405e44:	mov	x22, x19
  405e48:	b	405e70 <tigetstr@plt+0x3990>
  405e4c:	ldr	x8, [x20]
  405e50:	mov	w24, #0x1                   	// #1
  405e54:	add	x8, x8, #0x1
  405e58:	str	x8, [x20]
  405e5c:	ldrb	w8, [x21]
  405e60:	strb	w8, [x22], #1
  405e64:	add	x21, x21, x24
  405e68:	ldrb	w8, [x21]
  405e6c:	cbz	w8, 405f3c <tigetstr@plt+0x3a5c>
  405e70:	bl	402300 <__ctype_get_mb_cur_max@plt>
  405e74:	mov	x2, x0
  405e78:	add	x0, sp, #0x4
  405e7c:	add	x3, sp, #0x8
  405e80:	mov	x1, x21
  405e84:	bl	401ed0 <mbrtowc@plt>
  405e88:	cbz	x0, 405f3c <tigetstr@plt+0x3a5c>
  405e8c:	mov	x24, x0
  405e90:	cmn	x0, #0x2
  405e94:	b.cc	405ed0 <tigetstr@plt+0x39f0>  // b.lo, b.ul, b.last
  405e98:	bl	4022d0 <__ctype_b_loc@plt>
  405e9c:	ldr	x8, [x0]
  405ea0:	ldrb	w2, [x21]
  405ea4:	ldrh	w8, [x8, x2, lsl #1]
  405ea8:	tbnz	w8, #14, 405e4c <tigetstr@plt+0x396c>
  405eac:	mov	x0, x22
  405eb0:	mov	x1, x23
  405eb4:	bl	401ff0 <sprintf@plt>
  405eb8:	ldr	x8, [x20]
  405ebc:	add	x22, x22, #0x4
  405ec0:	mov	w24, #0x1                   	// #1
  405ec4:	add	x8, x8, #0x4
  405ec8:	str	x8, [x20]
  405ecc:	b	405e64 <tigetstr@plt+0x3984>
  405ed0:	ldrb	w8, [x21]
  405ed4:	cmp	w8, #0x5c
  405ed8:	b.ne	405f08 <tigetstr@plt+0x3a28>  // b.any
  405edc:	ldrb	w8, [x21, #1]
  405ee0:	cmp	w8, #0x78
  405ee4:	b.ne	405f08 <tigetstr@plt+0x3a28>  // b.any
  405ee8:	mov	w2, #0x5c                  	// #92
  405eec:	mov	x0, x22
  405ef0:	mov	x1, x23
  405ef4:	bl	401ff0 <sprintf@plt>
  405ef8:	ldr	x8, [x20]
  405efc:	add	x22, x22, #0x4
  405f00:	add	x8, x8, #0x4
  405f04:	b	405f2c <tigetstr@plt+0x3a4c>
  405f08:	mov	x0, x22
  405f0c:	mov	x1, x21
  405f10:	mov	x2, x24
  405f14:	bl	401ee0 <memcpy@plt>
  405f18:	ldr	w0, [sp, #4]
  405f1c:	add	x22, x22, x24
  405f20:	bl	402120 <wcwidth@plt>
  405f24:	ldr	x8, [x20]
  405f28:	add	x8, x8, w0, sxtw
  405f2c:	str	x8, [x20]
  405f30:	b	405e64 <tigetstr@plt+0x3984>
  405f34:	str	xzr, [sp, #8]
  405f38:	b	405f44 <tigetstr@plt+0x3a64>
  405f3c:	mov	x0, x19
  405f40:	strb	wzr, [x22]
  405f44:	ldp	x20, x19, [sp, #64]
  405f48:	ldp	x22, x21, [sp, #48]
  405f4c:	ldp	x24, x23, [sp, #32]
  405f50:	ldp	x29, x30, [sp, #16]
  405f54:	add	sp, sp, #0x50
  405f58:	ret
  405f5c:	mov	w8, #0x1                   	// #1
  405f60:	bfi	x8, x0, #2, #62
  405f64:	mov	x0, x8
  405f68:	ret
  405f6c:	stp	x29, x30, [sp, #-48]!
  405f70:	str	x21, [sp, #16]
  405f74:	stp	x20, x19, [sp, #32]
  405f78:	mov	x29, sp
  405f7c:	cbz	x0, 405fc0 <tigetstr@plt+0x3ae0>
  405f80:	mov	x19, x1
  405f84:	mov	x20, x0
  405f88:	bl	401f10 <strlen@plt>
  405f8c:	cbz	x0, 405fc0 <tigetstr@plt+0x3ae0>
  405f90:	mov	w8, #0x1                   	// #1
  405f94:	bfi	x8, x0, #2, #62
  405f98:	mov	x0, x8
  405f9c:	bl	402110 <malloc@plt>
  405fa0:	mov	x21, x0
  405fa4:	cbz	x0, 405fd0 <tigetstr@plt+0x3af0>
  405fa8:	mov	x0, x20
  405fac:	mov	x1, x19
  405fb0:	mov	x2, x21
  405fb4:	mov	x3, xzr
  405fb8:	bl	405a90 <tigetstr@plt+0x35b0>
  405fbc:	cbz	x0, 405fd0 <tigetstr@plt+0x3af0>
  405fc0:	ldp	x20, x19, [sp, #32]
  405fc4:	ldr	x21, [sp, #16]
  405fc8:	ldp	x29, x30, [sp], #48
  405fcc:	ret
  405fd0:	mov	x0, x21
  405fd4:	bl	4022f0 <free@plt>
  405fd8:	mov	x0, xzr
  405fdc:	ldp	x20, x19, [sp, #32]
  405fe0:	ldr	x21, [sp, #16]
  405fe4:	ldp	x29, x30, [sp], #48
  405fe8:	ret
  405fec:	stp	x29, x30, [sp, #-48]!
  405ff0:	str	x21, [sp, #16]
  405ff4:	stp	x20, x19, [sp, #32]
  405ff8:	mov	x29, sp
  405ffc:	cbz	x0, 40603c <tigetstr@plt+0x3b5c>
  406000:	mov	x19, x1
  406004:	mov	x20, x0
  406008:	bl	401f10 <strlen@plt>
  40600c:	cbz	x0, 40603c <tigetstr@plt+0x3b5c>
  406010:	mov	w8, #0x1                   	// #1
  406014:	bfi	x8, x0, #2, #62
  406018:	mov	x0, x8
  40601c:	bl	402110 <malloc@plt>
  406020:	mov	x21, x0
  406024:	cbz	x0, 40604c <tigetstr@plt+0x3b6c>
  406028:	mov	x0, x20
  40602c:	mov	x1, x19
  406030:	mov	x2, x21
  406034:	bl	405df0 <tigetstr@plt+0x3910>
  406038:	cbz	x0, 40604c <tigetstr@plt+0x3b6c>
  40603c:	ldp	x20, x19, [sp, #32]
  406040:	ldr	x21, [sp, #16]
  406044:	ldp	x29, x30, [sp], #48
  406048:	ret
  40604c:	mov	x0, x21
  406050:	bl	4022f0 <free@plt>
  406054:	mov	x0, xzr
  406058:	ldp	x20, x19, [sp, #32]
  40605c:	ldr	x21, [sp, #16]
  406060:	ldp	x29, x30, [sp], #48
  406064:	ret
  406068:	stp	x29, x30, [sp, #-80]!
  40606c:	stp	x26, x25, [sp, #16]
  406070:	stp	x24, x23, [sp, #32]
  406074:	stp	x22, x21, [sp, #48]
  406078:	stp	x20, x19, [sp, #64]
  40607c:	mov	x29, sp
  406080:	mov	x21, x1
  406084:	mov	x19, x0
  406088:	bl	401f10 <strlen@plt>
  40608c:	mov	x20, x0
  406090:	mov	x0, xzr
  406094:	mov	x1, x19
  406098:	mov	x2, xzr
  40609c:	bl	401f30 <mbstowcs@plt>
  4060a0:	cmn	x0, #0x1
  4060a4:	b.eq	406120 <tigetstr@plt+0x3c40>  // b.none
  4060a8:	lsl	x8, x0, #2
  4060ac:	mov	x23, x0
  4060b0:	add	x1, x8, #0x4
  4060b4:	mov	w0, #0x1                   	// #1
  4060b8:	bl	4021c0 <calloc@plt>
  4060bc:	mov	x22, x0
  4060c0:	cbz	x0, 406124 <tigetstr@plt+0x3c44>
  4060c4:	mov	x0, x22
  4060c8:	mov	x1, x19
  4060cc:	mov	x2, x23
  4060d0:	bl	401f30 <mbstowcs@plt>
  4060d4:	cbz	x0, 406124 <tigetstr@plt+0x3c44>
  4060d8:	ldr	w0, [x22]
  4060dc:	cbz	w0, 406150 <tigetstr@plt+0x3c70>
  4060e0:	ldr	x24, [x21]
  4060e4:	mov	x25, xzr
  4060e8:	mov	w26, #0xfffd                	// #65533
  4060ec:	mov	x23, x22
  4060f0:	bl	402120 <wcwidth@plt>
  4060f4:	cmn	w0, #0x1
  4060f8:	b.ne	406104 <tigetstr@plt+0x3c24>  // b.any
  4060fc:	mov	w0, #0x1                   	// #1
  406100:	str	w26, [x23]
  406104:	add	x8, x25, w0, sxtw
  406108:	cmp	x8, x24
  40610c:	b.hi	40615c <tigetstr@plt+0x3c7c>  // b.pmore
  406110:	ldr	w0, [x23, #4]!
  406114:	mov	x25, x8
  406118:	cbnz	w0, 4060f0 <tigetstr@plt+0x3c10>
  40611c:	b	406160 <tigetstr@plt+0x3c80>
  406120:	mov	x22, xzr
  406124:	mov	x0, x22
  406128:	bl	4022f0 <free@plt>
  40612c:	tbnz	x20, #63, 406134 <tigetstr@plt+0x3c54>
  406130:	strb	wzr, [x19, x20]
  406134:	mov	x0, x20
  406138:	ldp	x20, x19, [sp, #64]
  40613c:	ldp	x22, x21, [sp, #48]
  406140:	ldp	x24, x23, [sp, #32]
  406144:	ldp	x26, x25, [sp, #16]
  406148:	ldp	x29, x30, [sp], #80
  40614c:	ret
  406150:	mov	x8, xzr
  406154:	mov	x23, x22
  406158:	b	406160 <tigetstr@plt+0x3c80>
  40615c:	mov	x8, x25
  406160:	mov	x0, x19
  406164:	mov	x1, x22
  406168:	mov	x2, x20
  40616c:	str	wzr, [x23]
  406170:	str	x8, [x21]
  406174:	bl	4023c0 <wcstombs@plt>
  406178:	mov	x20, x0
  40617c:	mov	x0, x22
  406180:	bl	4022f0 <free@plt>
  406184:	tbz	x20, #63, 406130 <tigetstr@plt+0x3c50>
  406188:	b	406134 <tigetstr@plt+0x3c54>
  40618c:	mov	w6, #0x20                  	// #32
  406190:	b	406194 <tigetstr@plt+0x3cb4>
  406194:	sub	sp, sp, #0x80
  406198:	stp	x29, x30, [sp, #32]
  40619c:	stp	x28, x27, [sp, #48]
  4061a0:	stp	x26, x25, [sp, #64]
  4061a4:	stp	x24, x23, [sp, #80]
  4061a8:	stp	x22, x21, [sp, #96]
  4061ac:	stp	x20, x19, [sp, #112]
  4061b0:	add	x29, sp, #0x20
  4061b4:	mov	w19, w6
  4061b8:	mov	w21, w5
  4061bc:	mov	w25, w4
  4061c0:	mov	x24, x3
  4061c4:	mov	x23, x2
  4061c8:	mov	x20, x1
  4061cc:	mov	x28, x0
  4061d0:	bl	401f10 <strlen@plt>
  4061d4:	mov	x27, x0
  4061d8:	bl	402300 <__ctype_get_mb_cur_max@plt>
  4061dc:	cmp	x0, #0x2
  4061e0:	b.cc	406270 <tigetstr@plt+0x3d90>  // b.lo, b.ul, b.last
  4061e4:	mov	x0, xzr
  4061e8:	mov	x1, x28
  4061ec:	mov	x2, xzr
  4061f0:	bl	401f30 <mbstowcs@plt>
  4061f4:	cmn	x0, #0x1
  4061f8:	b.eq	406280 <tigetstr@plt+0x3da0>  // b.none
  4061fc:	stur	w21, [x29, #-8]
  406200:	add	x21, x0, #0x1
  406204:	mov	x26, x0
  406208:	lsl	x0, x21, #2
  40620c:	bl	402110 <malloc@plt>
  406210:	cbz	x0, 406294 <tigetstr@plt+0x3db4>
  406214:	mov	x1, x28
  406218:	mov	x2, x21
  40621c:	mov	x22, x0
  406220:	bl	401f30 <mbstowcs@plt>
  406224:	cbz	x0, 4062ac <tigetstr@plt+0x3dcc>
  406228:	str	wzr, [x22, x26, lsl #2]
  40622c:	ldr	w0, [x22]
  406230:	str	w19, [sp]
  406234:	mov	x19, x20
  406238:	str	w25, [sp, #12]
  40623c:	str	x23, [sp, #16]
  406240:	cbz	w0, 4062b8 <tigetstr@plt+0x3dd8>
  406244:	mov	w23, wzr
  406248:	add	x20, x22, #0x4
  40624c:	mov	w21, #0xfffd                	// #65533
  406250:	b	40625c <tigetstr@plt+0x3d7c>
  406254:	ldr	w0, [x20], #4
  406258:	cbz	w0, 4062bc <tigetstr@plt+0x3ddc>
  40625c:	bl	402410 <iswprint@plt>
  406260:	cbnz	w0, 406254 <tigetstr@plt+0x3d74>
  406264:	mov	w23, #0x1                   	// #1
  406268:	stur	w21, [x20, #-4]
  40626c:	b	406254 <tigetstr@plt+0x3d74>
  406270:	mov	x26, xzr
  406274:	mov	x22, xzr
  406278:	mov	x21, x27
  40627c:	b	406400 <tigetstr@plt+0x3f20>
  406280:	mov	x26, xzr
  406284:	tbnz	w21, #0, 4062a0 <tigetstr@plt+0x3dc0>
  406288:	mov	x24, #0xffffffffffffffff    	// #-1
  40628c:	mov	x22, x26
  406290:	b	406574 <tigetstr@plt+0x4094>
  406294:	ldur	w8, [x29, #-8]
  406298:	mov	x26, xzr
  40629c:	tbz	w8, #0, 406288 <tigetstr@plt+0x3da8>
  4062a0:	mov	x22, x26
  4062a4:	mov	x21, x27
  4062a8:	b	406400 <tigetstr@plt+0x3f20>
  4062ac:	mov	x26, xzr
  4062b0:	mov	x21, x27
  4062b4:	b	406400 <tigetstr@plt+0x3f20>
  4062b8:	mov	w23, wzr
  4062bc:	mov	x25, x28
  4062c0:	mov	x20, xzr
  4062c4:	mov	w21, wzr
  4062c8:	add	x26, x26, #0x1
  4062cc:	mov	w28, #0x7fffffff            	// #2147483647
  4062d0:	cmp	x26, x20
  4062d4:	b.eq	406314 <tigetstr@plt+0x3e34>  // b.none
  4062d8:	ldr	w0, [x22, x20, lsl #2]
  4062dc:	cbz	w0, 406314 <tigetstr@plt+0x3e34>
  4062e0:	bl	402120 <wcwidth@plt>
  4062e4:	cmn	w0, #0x1
  4062e8:	sub	w8, w28, w0
  4062ec:	cset	w9, eq  // eq = none
  4062f0:	cmp	w21, w8
  4062f4:	cset	w8, gt
  4062f8:	orr	w8, w9, w8
  4062fc:	cmp	w8, #0x0
  406300:	csel	w9, wzr, w0, ne  // ne = any
  406304:	add	w21, w9, w21
  406308:	add	x20, x20, #0x1
  40630c:	cbz	w8, 4062d0 <tigetstr@plt+0x3df0>
  406310:	mov	w21, #0xffffffff            	// #-1
  406314:	sxtw	x21, w21
  406318:	mov	x20, x19
  40631c:	mov	x28, x25
  406320:	tbz	w23, #0, 40633c <tigetstr@plt+0x3e5c>
  406324:	mov	x0, xzr
  406328:	mov	x1, x22
  40632c:	mov	x2, xzr
  406330:	bl	4023c0 <wcstombs@plt>
  406334:	ldr	w19, [sp]
  406338:	b	406350 <tigetstr@plt+0x3e70>
  40633c:	ldr	x8, [x24]
  406340:	ldr	w19, [sp]
  406344:	mov	x0, x27
  406348:	cmp	x8, x21
  40634c:	b.cs	4063c4 <tigetstr@plt+0x3ee4>  // b.hs, b.nlast
  406350:	add	x0, x0, #0x1
  406354:	str	x0, [sp]
  406358:	bl	402110 <malloc@plt>
  40635c:	ldr	x23, [sp, #16]
  406360:	ldr	w25, [sp, #12]
  406364:	mov	x26, x0
  406368:	cbz	x0, 4063b4 <tigetstr@plt+0x3ed4>
  40636c:	ldr	w0, [x22]
  406370:	cbz	w0, 4063cc <tigetstr@plt+0x3eec>
  406374:	ldr	x25, [x24]
  406378:	mov	x27, xzr
  40637c:	mov	w28, #0xfffd                	// #65533
  406380:	mov	x23, x22
  406384:	bl	402120 <wcwidth@plt>
  406388:	cmn	w0, #0x1
  40638c:	b.ne	406398 <tigetstr@plt+0x3eb8>  // b.any
  406390:	mov	w0, #0x1                   	// #1
  406394:	str	w28, [x23]
  406398:	add	x21, x27, w0, sxtw
  40639c:	cmp	x21, x25
  4063a0:	b.hi	4063d8 <tigetstr@plt+0x3ef8>  // b.pmore
  4063a4:	ldr	w0, [x23, #4]!
  4063a8:	mov	x27, x21
  4063ac:	cbnz	w0, 406384 <tigetstr@plt+0x3ea4>
  4063b0:	b	4063dc <tigetstr@plt+0x3efc>
  4063b4:	ldur	w8, [x29, #-8]
  4063b8:	tbnz	w8, #0, 406400 <tigetstr@plt+0x3f20>
  4063bc:	mov	x24, #0xffffffffffffffff    	// #-1
  4063c0:	b	406574 <tigetstr@plt+0x4094>
  4063c4:	mov	x26, xzr
  4063c8:	b	4063f8 <tigetstr@plt+0x3f18>
  4063cc:	mov	x21, xzr
  4063d0:	mov	x23, x22
  4063d4:	b	4063dc <tigetstr@plt+0x3efc>
  4063d8:	mov	x21, x27
  4063dc:	ldr	x2, [sp]
  4063e0:	mov	x0, x26
  4063e4:	mov	x1, x22
  4063e8:	str	wzr, [x23]
  4063ec:	bl	4023c0 <wcstombs@plt>
  4063f0:	mov	x27, x0
  4063f4:	mov	x28, x26
  4063f8:	ldr	x23, [sp, #16]
  4063fc:	ldr	w25, [sp, #12]
  406400:	ldr	x8, [x24]
  406404:	cmp	x21, x8
  406408:	csel	x9, x8, x21, hi  // hi = pmore
  40640c:	csel	x27, x8, x27, hi  // hi = pmore
  406410:	cmp	x8, x21
  406414:	sub	x8, x8, x9
  406418:	csel	x8, x8, xzr, hi  // hi = pmore
  40641c:	str	x9, [x24]
  406420:	add	x24, x8, x27
  406424:	cbz	x23, 406574 <tigetstr@plt+0x4094>
  406428:	add	x9, x20, x23
  40642c:	sub	x21, x9, #0x1
  406430:	stur	x22, [x29, #-8]
  406434:	cbz	w25, 4064d8 <tigetstr@plt+0x3ff8>
  406438:	cmp	w25, #0x1
  40643c:	b.eq	406464 <tigetstr@plt+0x3f84>  // b.none
  406440:	cmp	w25, #0x2
  406444:	b.ne	4065a8 <tigetstr@plt+0x40c8>  // b.any
  406448:	mov	x22, x28
  40644c:	lsr	x28, x8, #1
  406450:	and	x8, x8, #0x1
  406454:	add	x8, x28, x8
  406458:	cmp	x21, x20
  40645c:	b.hi	406474 <tigetstr@plt+0x3f94>  // b.pmore
  406460:	b	4064cc <tigetstr@plt+0x3fec>
  406464:	mov	x22, x28
  406468:	mov	x28, xzr
  40646c:	cmp	x21, x20
  406470:	b.ls	4064cc <tigetstr@plt+0x3fec>  // b.plast
  406474:	cbz	x8, 4064cc <tigetstr@plt+0x3fec>
  406478:	mvn	x9, x20
  40647c:	add	x9, x21, x9
  406480:	str	x26, [sp, #16]
  406484:	mov	x26, x20
  406488:	sub	x20, x8, #0x1
  40648c:	cmp	x20, x9
  406490:	csel	x8, x9, x20, hi  // hi = pmore
  406494:	add	x2, x8, #0x1
  406498:	mov	x0, x26
  40649c:	mov	w1, w19
  4064a0:	mov	w25, w19
  4064a4:	bl	402180 <memset@plt>
  4064a8:	sub	x8, x23, #0x2
  4064ac:	cmp	x20, x8
  4064b0:	csel	x8, x20, x8, cc  // cc = lo, ul, last
  4064b4:	mov	x20, x26
  4064b8:	ldr	x26, [sp, #16]
  4064bc:	add	x8, x8, x20
  4064c0:	mov	x19, x23
  4064c4:	add	x23, x8, #0x1
  4064c8:	b	4064ec <tigetstr@plt+0x400c>
  4064cc:	mov	w25, w19
  4064d0:	mov	x19, x23
  4064d4:	b	4064e8 <tigetstr@plt+0x4008>
  4064d8:	mov	x22, x28
  4064dc:	mov	w25, w19
  4064e0:	mov	x19, x23
  4064e4:	mov	x28, x8
  4064e8:	mov	x23, x20
  4064ec:	sub	x8, x21, x23
  4064f0:	cmp	x27, x8
  4064f4:	csel	x27, x27, x8, cc  // cc = lo, ul, last
  4064f8:	mov	x0, x23
  4064fc:	mov	x1, x22
  406500:	mov	x2, x27
  406504:	strb	wzr, [x23]
  406508:	bl	401ee0 <memcpy@plt>
  40650c:	add	x0, x23, x27
  406510:	cbz	x28, 40656c <tigetstr@plt+0x408c>
  406514:	ldur	x22, [x29, #-8]
  406518:	cmp	x0, x21
  40651c:	b.cs	406570 <tigetstr@plt+0x4090>  // b.hs, b.nlast
  406520:	mvn	x8, x0
  406524:	add	x8, x21, x8
  406528:	mov	x21, x20
  40652c:	sub	x20, x28, #0x1
  406530:	cmp	x20, x8
  406534:	csel	x8, x8, x20, hi  // hi = pmore
  406538:	add	x2, x8, #0x1
  40653c:	mov	w1, w25
  406540:	bl	402180 <memset@plt>
  406544:	sub	x8, x19, x23
  406548:	sub	x8, x8, x27
  40654c:	add	x8, x8, x21
  406550:	sub	x8, x8, #0x2
  406554:	cmp	x20, x8
  406558:	csel	x8, x8, x20, hi  // hi = pmore
  40655c:	add	x8, x27, x8
  406560:	add	x8, x8, x23
  406564:	add	x0, x8, #0x1
  406568:	b	406570 <tigetstr@plt+0x4090>
  40656c:	ldur	x22, [x29, #-8]
  406570:	strb	wzr, [x0]
  406574:	mov	x0, x22
  406578:	bl	4022f0 <free@plt>
  40657c:	mov	x0, x26
  406580:	bl	4022f0 <free@plt>
  406584:	mov	x0, x24
  406588:	ldp	x20, x19, [sp, #112]
  40658c:	ldp	x22, x21, [sp, #96]
  406590:	ldp	x24, x23, [sp, #80]
  406594:	ldp	x26, x25, [sp, #64]
  406598:	ldp	x28, x27, [sp, #48]
  40659c:	ldp	x29, x30, [sp, #32]
  4065a0:	add	sp, sp, #0x80
  4065a4:	ret
  4065a8:	bl	402260 <abort@plt>
  4065ac:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4065b0:	str	w0, [x8, #1088]
  4065b4:	ret
  4065b8:	sub	sp, sp, #0x70
  4065bc:	stp	x29, x30, [sp, #16]
  4065c0:	stp	x28, x27, [sp, #32]
  4065c4:	stp	x26, x25, [sp, #48]
  4065c8:	stp	x24, x23, [sp, #64]
  4065cc:	stp	x22, x21, [sp, #80]
  4065d0:	stp	x20, x19, [sp, #96]
  4065d4:	add	x29, sp, #0x10
  4065d8:	str	xzr, [x1]
  4065dc:	cbz	x0, 406620 <tigetstr@plt+0x4140>
  4065e0:	ldrb	w22, [x0]
  4065e4:	mov	x20, x0
  4065e8:	cbz	x22, 406620 <tigetstr@plt+0x4140>
  4065ec:	mov	x21, x2
  4065f0:	mov	x19, x1
  4065f4:	bl	4022d0 <__ctype_b_loc@plt>
  4065f8:	ldr	x8, [x0]
  4065fc:	mov	x23, x0
  406600:	ldrh	w9, [x8, x22, lsl #1]
  406604:	tbz	w9, #13, 406618 <tigetstr@plt+0x4138>
  406608:	add	x9, x20, #0x1
  40660c:	ldrb	w22, [x9], #1
  406610:	ldrh	w10, [x8, x22, lsl #1]
  406614:	tbnz	w10, #13, 40660c <tigetstr@plt+0x412c>
  406618:	cmp	w22, #0x2d
  40661c:	b.ne	406654 <tigetstr@plt+0x4174>  // b.any
  406620:	mov	w22, #0xffffffea            	// #-22
  406624:	neg	w19, w22
  406628:	bl	402460 <__errno_location@plt>
  40662c:	str	w19, [x0]
  406630:	mov	w0, w22
  406634:	ldp	x20, x19, [sp, #96]
  406638:	ldp	x22, x21, [sp, #80]
  40663c:	ldp	x24, x23, [sp, #64]
  406640:	ldp	x26, x25, [sp, #48]
  406644:	ldp	x28, x27, [sp, #32]
  406648:	ldp	x29, x30, [sp, #16]
  40664c:	add	sp, sp, #0x70
  406650:	ret
  406654:	bl	402460 <__errno_location@plt>
  406658:	mov	x24, x0
  40665c:	str	wzr, [x0]
  406660:	add	x1, sp, #0x8
  406664:	mov	x0, x20
  406668:	mov	w2, wzr
  40666c:	mov	w3, wzr
  406670:	str	xzr, [sp, #8]
  406674:	bl	4021b0 <__strtoul_internal@plt>
  406678:	ldr	x25, [sp, #8]
  40667c:	ldr	w8, [x24]
  406680:	cmp	x25, x20
  406684:	b.eq	406804 <tigetstr@plt+0x4324>  // b.none
  406688:	add	x9, x0, #0x1
  40668c:	mov	x20, x0
  406690:	cmp	x9, #0x1
  406694:	b.hi	40669c <tigetstr@plt+0x41bc>  // b.pmore
  406698:	cbnz	w8, 406808 <tigetstr@plt+0x4328>
  40669c:	cbz	x25, 406814 <tigetstr@plt+0x4334>
  4066a0:	ldrb	w8, [x25]
  4066a4:	cbz	w8, 406814 <tigetstr@plt+0x4334>
  4066a8:	mov	w27, wzr
  4066ac:	mov	x28, xzr
  4066b0:	b	4066c0 <tigetstr@plt+0x41e0>
  4066b4:	mov	x28, xzr
  4066b8:	str	x22, [sp, #8]
  4066bc:	mov	x25, x22
  4066c0:	ldrb	w8, [x25, #1]
  4066c4:	cmp	w8, #0x61
  4066c8:	b.le	4066f8 <tigetstr@plt+0x4218>
  4066cc:	cmp	w8, #0x62
  4066d0:	b.eq	406700 <tigetstr@plt+0x4220>  // b.none
  4066d4:	cmp	w8, #0x69
  4066d8:	b.ne	406710 <tigetstr@plt+0x4230>  // b.any
  4066dc:	ldrb	w8, [x25, #2]
  4066e0:	orr	w8, w8, #0x20
  4066e4:	cmp	w8, #0x62
  4066e8:	b.ne	406710 <tigetstr@plt+0x4230>  // b.any
  4066ec:	ldrb	w8, [x25, #3]
  4066f0:	cbnz	w8, 406710 <tigetstr@plt+0x4230>
  4066f4:	b	406824 <tigetstr@plt+0x4344>
  4066f8:	cmp	w8, #0x42
  4066fc:	b.ne	40670c <tigetstr@plt+0x422c>  // b.any
  406700:	ldrb	w8, [x25, #2]
  406704:	cbnz	w8, 406710 <tigetstr@plt+0x4230>
  406708:	b	40682c <tigetstr@plt+0x434c>
  40670c:	cbz	w8, 406824 <tigetstr@plt+0x4344>
  406710:	bl	402090 <localeconv@plt>
  406714:	cbz	x0, 406734 <tigetstr@plt+0x4254>
  406718:	ldr	x22, [x0]
  40671c:	cbz	x22, 406740 <tigetstr@plt+0x4260>
  406720:	mov	x0, x22
  406724:	bl	401f10 <strlen@plt>
  406728:	mov	x26, x0
  40672c:	mov	w8, #0x1                   	// #1
  406730:	b	406748 <tigetstr@plt+0x4268>
  406734:	mov	w8, wzr
  406738:	mov	x22, xzr
  40673c:	b	406744 <tigetstr@plt+0x4264>
  406740:	mov	w8, wzr
  406744:	mov	x26, xzr
  406748:	cbnz	x28, 406620 <tigetstr@plt+0x4140>
  40674c:	ldrb	w9, [x25]
  406750:	eor	w8, w8, #0x1
  406754:	cmp	w9, #0x0
  406758:	cset	w9, eq  // eq = none
  40675c:	orr	w8, w8, w9
  406760:	tbnz	w8, #0, 406620 <tigetstr@plt+0x4140>
  406764:	mov	x0, x22
  406768:	mov	x1, x25
  40676c:	mov	x2, x26
  406770:	bl	402140 <strncmp@plt>
  406774:	cbnz	w0, 406620 <tigetstr@plt+0x4140>
  406778:	add	x22, x25, x26
  40677c:	ldrb	w8, [x22]
  406780:	cmp	w8, #0x30
  406784:	b.ne	406798 <tigetstr@plt+0x42b8>  // b.any
  406788:	ldrb	w8, [x22, #1]!
  40678c:	add	w27, w27, #0x1
  406790:	cmp	w8, #0x30
  406794:	b.eq	406788 <tigetstr@plt+0x42a8>  // b.none
  406798:	ldr	x9, [x23]
  40679c:	sxtb	x8, w8
  4067a0:	ldrh	w8, [x9, x8, lsl #1]
  4067a4:	tbz	w8, #11, 4066b4 <tigetstr@plt+0x41d4>
  4067a8:	add	x1, sp, #0x8
  4067ac:	mov	x0, x22
  4067b0:	mov	w2, wzr
  4067b4:	mov	w3, wzr
  4067b8:	str	wzr, [x24]
  4067bc:	str	xzr, [sp, #8]
  4067c0:	bl	4021b0 <__strtoul_internal@plt>
  4067c4:	ldr	x25, [sp, #8]
  4067c8:	ldr	w8, [x24]
  4067cc:	cmp	x25, x22
  4067d0:	b.eq	406804 <tigetstr@plt+0x4324>  // b.none
  4067d4:	add	x9, x0, #0x1
  4067d8:	cmp	x9, #0x1
  4067dc:	b.hi	4067e4 <tigetstr@plt+0x4304>  // b.pmore
  4067e0:	cbnz	w8, 406808 <tigetstr@plt+0x4328>
  4067e4:	mov	x28, xzr
  4067e8:	cbz	x0, 4066c0 <tigetstr@plt+0x41e0>
  4067ec:	cbz	x25, 406620 <tigetstr@plt+0x4140>
  4067f0:	ldrb	w8, [x25]
  4067f4:	mov	w22, #0xffffffea            	// #-22
  4067f8:	mov	x28, x0
  4067fc:	cbnz	w8, 4066c0 <tigetstr@plt+0x41e0>
  406800:	b	406624 <tigetstr@plt+0x4144>
  406804:	cbz	w8, 406620 <tigetstr@plt+0x4140>
  406808:	neg	w22, w8
  40680c:	tbz	w22, #31, 406630 <tigetstr@plt+0x4150>
  406810:	b	406624 <tigetstr@plt+0x4144>
  406814:	mov	w22, wzr
  406818:	str	x20, [x19]
  40681c:	tbz	w22, #31, 406630 <tigetstr@plt+0x4150>
  406820:	b	406624 <tigetstr@plt+0x4144>
  406824:	mov	w24, #0x400                 	// #1024
  406828:	b	406830 <tigetstr@plt+0x4350>
  40682c:	mov	w24, #0x3e8                 	// #1000
  406830:	ldrsb	w22, [x25]
  406834:	adrp	x23, 40b000 <tigetstr@plt+0x8b20>
  406838:	add	x23, x23, #0x577
  40683c:	mov	w2, #0x9                   	// #9
  406840:	mov	x0, x23
  406844:	mov	w1, w22
  406848:	bl	4023a0 <memchr@plt>
  40684c:	cbnz	x0, 40686c <tigetstr@plt+0x438c>
  406850:	adrp	x23, 40b000 <tigetstr@plt+0x8b20>
  406854:	add	x23, x23, #0x580
  406858:	mov	w2, #0x9                   	// #9
  40685c:	mov	x0, x23
  406860:	mov	w1, w22
  406864:	bl	4023a0 <memchr@plt>
  406868:	cbz	x0, 406620 <tigetstr@plt+0x4140>
  40686c:	sub	w8, w0, w23
  406870:	adds	w8, w8, #0x1
  406874:	b.cs	406898 <tigetstr@plt+0x43b8>  // b.hs, b.nlast
  406878:	mvn	w9, w0
  40687c:	add	w9, w9, w23
  406880:	umulh	x10, x24, x20
  406884:	cmp	xzr, x10
  406888:	b.ne	4068a0 <tigetstr@plt+0x43c0>  // b.any
  40688c:	adds	w9, w9, #0x1
  406890:	mul	x20, x20, x24
  406894:	b.cc	406880 <tigetstr@plt+0x43a0>  // b.lo, b.ul, b.last
  406898:	mov	w22, wzr
  40689c:	b	4068a4 <tigetstr@plt+0x43c4>
  4068a0:	mov	w22, #0xffffffde            	// #-34
  4068a4:	cbz	x21, 4068ac <tigetstr@plt+0x43cc>
  4068a8:	str	w8, [x21]
  4068ac:	cbz	x28, 406818 <tigetstr@plt+0x4338>
  4068b0:	cbz	w8, 406818 <tigetstr@plt+0x4338>
  4068b4:	mvn	w8, w0
  4068b8:	add	w9, w8, w23
  4068bc:	mov	w8, #0x1                   	// #1
  4068c0:	umulh	x10, x24, x8
  4068c4:	cmp	xzr, x10
  4068c8:	b.ne	4068d8 <tigetstr@plt+0x43f8>  // b.any
  4068cc:	adds	w9, w9, #0x1
  4068d0:	mul	x8, x8, x24
  4068d4:	b.cc	4068c0 <tigetstr@plt+0x43e0>  // b.lo, b.ul, b.last
  4068d8:	mov	w9, #0xa                   	// #10
  4068dc:	cmp	x28, #0xb
  4068e0:	b.cc	4068f4 <tigetstr@plt+0x4414>  // b.lo, b.ul, b.last
  4068e4:	add	x9, x9, x9, lsl #2
  4068e8:	lsl	x9, x9, #1
  4068ec:	cmp	x9, x28
  4068f0:	b.cc	4068e4 <tigetstr@plt+0x4404>  // b.lo, b.ul, b.last
  4068f4:	cmp	w27, #0x1
  4068f8:	b.lt	4069a4 <tigetstr@plt+0x44c4>  // b.tstop
  4068fc:	cmp	w27, #0x3
  406900:	b.hi	40690c <tigetstr@plt+0x442c>  // b.pmore
  406904:	mov	w10, wzr
  406908:	b	406990 <tigetstr@plt+0x44b0>
  40690c:	mov	w10, #0x1                   	// #1
  406910:	dup	v0.2d, x10
  406914:	and	w10, w27, #0xfffffffc
  406918:	mov	v1.16b, v0.16b
  40691c:	mov	v1.d[0], x9
  406920:	mov	w9, w10
  406924:	fmov	x12, d1
  406928:	mov	x11, v1.d[1]
  40692c:	add	x12, x12, x12, lsl #2
  406930:	fmov	x13, d0
  406934:	lsl	x12, x12, #1
  406938:	add	x11, x11, x11, lsl #2
  40693c:	add	x13, x13, x13, lsl #2
  406940:	mov	x14, v0.d[1]
  406944:	fmov	d1, x12
  406948:	lsl	x11, x11, #1
  40694c:	lsl	x13, x13, #1
  406950:	mov	v1.d[1], x11
  406954:	add	x11, x14, x14, lsl #2
  406958:	fmov	d0, x13
  40695c:	lsl	x11, x11, #1
  406960:	subs	w9, w9, #0x4
  406964:	mov	v0.d[1], x11
  406968:	b.ne	406924 <tigetstr@plt+0x4444>  // b.any
  40696c:	mov	x9, v1.d[1]
  406970:	mov	x11, v0.d[1]
  406974:	fmov	x12, d1
  406978:	fmov	x13, d0
  40697c:	mul	x12, x13, x12
  406980:	mul	x9, x11, x9
  406984:	cmp	w27, w10
  406988:	mul	x9, x12, x9
  40698c:	b.eq	4069a4 <tigetstr@plt+0x44c4>  // b.none
  406990:	sub	w10, w27, w10
  406994:	add	x9, x9, x9, lsl #2
  406998:	subs	w10, w10, #0x1
  40699c:	lsl	x9, x9, #1
  4069a0:	b.ne	406994 <tigetstr@plt+0x44b4>  // b.any
  4069a4:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4069a8:	mov	w12, #0x1                   	// #1
  4069ac:	movk	x10, #0xcccd
  4069b0:	mov	w11, #0xa                   	// #10
  4069b4:	b	4069c8 <tigetstr@plt+0x44e8>
  4069b8:	cmp	x28, #0x9
  4069bc:	mov	x28, x13
  4069c0:	mov	x12, x14
  4069c4:	b.ls	406818 <tigetstr@plt+0x4338>  // b.plast
  4069c8:	umulh	x13, x28, x10
  4069cc:	lsr	x13, x13, #3
  4069d0:	add	x14, x12, x12, lsl #2
  4069d4:	msub	x15, x13, x11, x28
  4069d8:	lsl	x14, x14, #1
  4069dc:	cbz	x15, 4069b8 <tigetstr@plt+0x44d8>
  4069e0:	udiv	x12, x9, x12
  4069e4:	udiv	x12, x12, x15
  4069e8:	udiv	x12, x8, x12
  4069ec:	add	x20, x12, x20
  4069f0:	b	4069b8 <tigetstr@plt+0x44d8>
  4069f4:	mov	x2, xzr
  4069f8:	b	4065b8 <tigetstr@plt+0x40d8>
  4069fc:	stp	x29, x30, [sp, #-48]!
  406a00:	stp	x20, x19, [sp, #32]
  406a04:	mov	x20, x1
  406a08:	mov	x19, x0
  406a0c:	str	x21, [sp, #16]
  406a10:	mov	x29, sp
  406a14:	cbz	x0, 406a48 <tigetstr@plt+0x4568>
  406a18:	ldrb	w21, [x19]
  406a1c:	mov	x8, x19
  406a20:	cbz	w21, 406a4c <tigetstr@plt+0x456c>
  406a24:	bl	4022d0 <__ctype_b_loc@plt>
  406a28:	ldr	x9, [x0]
  406a2c:	mov	x8, x19
  406a30:	and	x10, x21, #0xff
  406a34:	ldrh	w10, [x9, x10, lsl #1]
  406a38:	tbz	w10, #11, 406a4c <tigetstr@plt+0x456c>
  406a3c:	ldrb	w21, [x8, #1]!
  406a40:	cbnz	w21, 406a30 <tigetstr@plt+0x4550>
  406a44:	b	406a4c <tigetstr@plt+0x456c>
  406a48:	mov	x8, xzr
  406a4c:	cbz	x20, 406a54 <tigetstr@plt+0x4574>
  406a50:	str	x8, [x20]
  406a54:	cmp	x8, x19
  406a58:	b.ls	406a78 <tigetstr@plt+0x4598>  // b.plast
  406a5c:	ldrb	w8, [x8]
  406a60:	cmp	w8, #0x0
  406a64:	cset	w0, eq  // eq = none
  406a68:	ldp	x20, x19, [sp, #32]
  406a6c:	ldr	x21, [sp, #16]
  406a70:	ldp	x29, x30, [sp], #48
  406a74:	ret
  406a78:	mov	w0, wzr
  406a7c:	ldp	x20, x19, [sp, #32]
  406a80:	ldr	x21, [sp, #16]
  406a84:	ldp	x29, x30, [sp], #48
  406a88:	ret
  406a8c:	stp	x29, x30, [sp, #-48]!
  406a90:	stp	x20, x19, [sp, #32]
  406a94:	mov	x20, x1
  406a98:	mov	x19, x0
  406a9c:	str	x21, [sp, #16]
  406aa0:	mov	x29, sp
  406aa4:	cbz	x0, 406ad8 <tigetstr@plt+0x45f8>
  406aa8:	ldrb	w21, [x19]
  406aac:	mov	x8, x19
  406ab0:	cbz	w21, 406adc <tigetstr@plt+0x45fc>
  406ab4:	bl	4022d0 <__ctype_b_loc@plt>
  406ab8:	ldr	x9, [x0]
  406abc:	mov	x8, x19
  406ac0:	and	x10, x21, #0xff
  406ac4:	ldrh	w10, [x9, x10, lsl #1]
  406ac8:	tbz	w10, #12, 406adc <tigetstr@plt+0x45fc>
  406acc:	ldrb	w21, [x8, #1]!
  406ad0:	cbnz	w21, 406ac0 <tigetstr@plt+0x45e0>
  406ad4:	b	406adc <tigetstr@plt+0x45fc>
  406ad8:	mov	x8, xzr
  406adc:	cbz	x20, 406ae4 <tigetstr@plt+0x4604>
  406ae0:	str	x8, [x20]
  406ae4:	cmp	x8, x19
  406ae8:	b.ls	406b08 <tigetstr@plt+0x4628>  // b.plast
  406aec:	ldrb	w8, [x8]
  406af0:	cmp	w8, #0x0
  406af4:	cset	w0, eq  // eq = none
  406af8:	ldp	x20, x19, [sp, #32]
  406afc:	ldr	x21, [sp, #16]
  406b00:	ldp	x29, x30, [sp], #48
  406b04:	ret
  406b08:	mov	w0, wzr
  406b0c:	ldp	x20, x19, [sp, #32]
  406b10:	ldr	x21, [sp, #16]
  406b14:	ldp	x29, x30, [sp], #48
  406b18:	ret
  406b1c:	sub	sp, sp, #0x110
  406b20:	stp	x29, x30, [sp, #208]
  406b24:	add	x29, sp, #0xd0
  406b28:	mov	x8, #0xffffffffffffffd0    	// #-48
  406b2c:	mov	x9, sp
  406b30:	sub	x10, x29, #0x50
  406b34:	stp	x28, x23, [sp, #224]
  406b38:	stp	x22, x21, [sp, #240]
  406b3c:	stp	x20, x19, [sp, #256]
  406b40:	mov	x20, x1
  406b44:	mov	x19, x0
  406b48:	movk	x8, #0xff80, lsl #32
  406b4c:	add	x11, x29, #0x40
  406b50:	add	x9, x9, #0x80
  406b54:	add	x22, x10, #0x30
  406b58:	mov	w23, #0xffffffd0            	// #-48
  406b5c:	stp	x2, x3, [x29, #-80]
  406b60:	stp	x4, x5, [x29, #-64]
  406b64:	stp	x6, x7, [x29, #-48]
  406b68:	stp	q1, q2, [sp, #16]
  406b6c:	stp	q3, q4, [sp, #48]
  406b70:	str	q0, [sp]
  406b74:	stp	q5, q6, [sp, #80]
  406b78:	str	q7, [sp, #112]
  406b7c:	stp	x9, x8, [x29, #-16]
  406b80:	stp	x11, x22, [x29, #-32]
  406b84:	tbnz	w23, #31, 406b90 <tigetstr@plt+0x46b0>
  406b88:	mov	w8, w23
  406b8c:	b	406ba8 <tigetstr@plt+0x46c8>
  406b90:	add	w8, w23, #0x8
  406b94:	cmn	w23, #0x8
  406b98:	stur	w8, [x29, #-8]
  406b9c:	b.gt	406ba8 <tigetstr@plt+0x46c8>
  406ba0:	add	x9, x22, w23, sxtw
  406ba4:	b	406bb4 <tigetstr@plt+0x46d4>
  406ba8:	ldur	x9, [x29, #-32]
  406bac:	add	x10, x9, #0x8
  406bb0:	stur	x10, [x29, #-32]
  406bb4:	ldr	x1, [x9]
  406bb8:	cbz	x1, 406c30 <tigetstr@plt+0x4750>
  406bbc:	tbnz	w8, #31, 406bc8 <tigetstr@plt+0x46e8>
  406bc0:	mov	w23, w8
  406bc4:	b	406be0 <tigetstr@plt+0x4700>
  406bc8:	add	w23, w8, #0x8
  406bcc:	cmn	w8, #0x8
  406bd0:	stur	w23, [x29, #-8]
  406bd4:	b.gt	406be0 <tigetstr@plt+0x4700>
  406bd8:	add	x8, x22, w8, sxtw
  406bdc:	b	406bec <tigetstr@plt+0x470c>
  406be0:	ldur	x8, [x29, #-32]
  406be4:	add	x9, x8, #0x8
  406be8:	stur	x9, [x29, #-32]
  406bec:	ldr	x21, [x8]
  406bf0:	cbz	x21, 406c30 <tigetstr@plt+0x4750>
  406bf4:	mov	x0, x19
  406bf8:	bl	4022b0 <strcmp@plt>
  406bfc:	cbz	w0, 406c14 <tigetstr@plt+0x4734>
  406c00:	mov	x0, x19
  406c04:	mov	x1, x21
  406c08:	bl	4022b0 <strcmp@plt>
  406c0c:	cbnz	w0, 406b84 <tigetstr@plt+0x46a4>
  406c10:	b	406c18 <tigetstr@plt+0x4738>
  406c14:	mov	w0, #0x1                   	// #1
  406c18:	ldp	x20, x19, [sp, #256]
  406c1c:	ldp	x22, x21, [sp, #240]
  406c20:	ldp	x28, x23, [sp, #224]
  406c24:	ldp	x29, x30, [sp, #208]
  406c28:	add	sp, sp, #0x110
  406c2c:	ret
  406c30:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406c34:	ldr	w0, [x8, #1088]
  406c38:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406c3c:	add	x1, x1, #0x589
  406c40:	mov	x2, x20
  406c44:	mov	x3, x19
  406c48:	bl	402400 <errx@plt>
  406c4c:	cbz	x1, 406c70 <tigetstr@plt+0x4790>
  406c50:	sxtb	w8, w2
  406c54:	ldrsb	w9, [x0]
  406c58:	cbz	w9, 406c70 <tigetstr@plt+0x4790>
  406c5c:	cmp	w8, w9
  406c60:	b.eq	406c74 <tigetstr@plt+0x4794>  // b.none
  406c64:	sub	x1, x1, #0x1
  406c68:	add	x0, x0, #0x1
  406c6c:	cbnz	x1, 406c54 <tigetstr@plt+0x4774>
  406c70:	mov	x0, xzr
  406c74:	ret
  406c78:	stp	x29, x30, [sp, #-32]!
  406c7c:	stp	x20, x19, [sp, #16]
  406c80:	mov	x29, sp
  406c84:	mov	x20, x1
  406c88:	mov	x19, x0
  406c8c:	bl	406de8 <tigetstr@plt+0x4908>
  406c90:	cmp	x0, w0, sxtw
  406c94:	b.ne	406cac <tigetstr@plt+0x47cc>  // b.any
  406c98:	cmp	w0, w0, sxth
  406c9c:	b.ne	406cac <tigetstr@plt+0x47cc>  // b.any
  406ca0:	ldp	x20, x19, [sp, #16]
  406ca4:	ldp	x29, x30, [sp], #32
  406ca8:	ret
  406cac:	bl	402460 <__errno_location@plt>
  406cb0:	mov	w8, #0x22                  	// #34
  406cb4:	str	w8, [x0]
  406cb8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406cbc:	ldr	w0, [x8, #1088]
  406cc0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406cc4:	add	x1, x1, #0x589
  406cc8:	mov	x2, x20
  406ccc:	mov	x3, x19
  406cd0:	bl	4024a0 <err@plt>
  406cd4:	stp	x29, x30, [sp, #-32]!
  406cd8:	stp	x20, x19, [sp, #16]
  406cdc:	mov	x29, sp
  406ce0:	mov	x20, x1
  406ce4:	mov	x19, x0
  406ce8:	bl	406de8 <tigetstr@plt+0x4908>
  406cec:	cmp	x0, w0, sxtw
  406cf0:	b.ne	406d00 <tigetstr@plt+0x4820>  // b.any
  406cf4:	ldp	x20, x19, [sp, #16]
  406cf8:	ldp	x29, x30, [sp], #32
  406cfc:	ret
  406d00:	bl	402460 <__errno_location@plt>
  406d04:	mov	w8, #0x22                  	// #34
  406d08:	str	w8, [x0]
  406d0c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406d10:	ldr	w0, [x8, #1088]
  406d14:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406d18:	add	x1, x1, #0x589
  406d1c:	mov	x2, x20
  406d20:	mov	x3, x19
  406d24:	bl	4024a0 <err@plt>
  406d28:	stp	x29, x30, [sp, #-32]!
  406d2c:	mov	w2, #0xa                   	// #10
  406d30:	stp	x20, x19, [sp, #16]
  406d34:	mov	x29, sp
  406d38:	mov	x20, x1
  406d3c:	mov	x19, x0
  406d40:	bl	406f58 <tigetstr@plt+0x4a78>
  406d44:	lsr	x8, x0, #32
  406d48:	cbnz	x8, 406d60 <tigetstr@plt+0x4880>
  406d4c:	cmp	w0, #0x10, lsl #12
  406d50:	b.cs	406d60 <tigetstr@plt+0x4880>  // b.hs, b.nlast
  406d54:	ldp	x20, x19, [sp, #16]
  406d58:	ldp	x29, x30, [sp], #32
  406d5c:	ret
  406d60:	bl	402460 <__errno_location@plt>
  406d64:	mov	w8, #0x22                  	// #34
  406d68:	str	w8, [x0]
  406d6c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406d70:	ldr	w0, [x8, #1088]
  406d74:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406d78:	add	x1, x1, #0x589
  406d7c:	mov	x2, x20
  406d80:	mov	x3, x19
  406d84:	bl	4024a0 <err@plt>
  406d88:	stp	x29, x30, [sp, #-32]!
  406d8c:	mov	w2, #0x10                  	// #16
  406d90:	stp	x20, x19, [sp, #16]
  406d94:	mov	x29, sp
  406d98:	mov	x20, x1
  406d9c:	mov	x19, x0
  406da0:	bl	406f58 <tigetstr@plt+0x4a78>
  406da4:	lsr	x8, x0, #32
  406da8:	cbnz	x8, 406dc0 <tigetstr@plt+0x48e0>
  406dac:	cmp	w0, #0x10, lsl #12
  406db0:	b.cs	406dc0 <tigetstr@plt+0x48e0>  // b.hs, b.nlast
  406db4:	ldp	x20, x19, [sp, #16]
  406db8:	ldp	x29, x30, [sp], #32
  406dbc:	ret
  406dc0:	bl	402460 <__errno_location@plt>
  406dc4:	mov	w8, #0x22                  	// #34
  406dc8:	str	w8, [x0]
  406dcc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406dd0:	ldr	w0, [x8, #1088]
  406dd4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406dd8:	add	x1, x1, #0x589
  406ddc:	mov	x2, x20
  406de0:	mov	x3, x19
  406de4:	bl	4024a0 <err@plt>
  406de8:	stp	x29, x30, [sp, #-48]!
  406dec:	mov	x29, sp
  406df0:	str	x21, [sp, #16]
  406df4:	stp	x20, x19, [sp, #32]
  406df8:	mov	x20, x1
  406dfc:	mov	x19, x0
  406e00:	str	xzr, [x29, #24]
  406e04:	bl	402460 <__errno_location@plt>
  406e08:	str	wzr, [x0]
  406e0c:	cbz	x19, 406e60 <tigetstr@plt+0x4980>
  406e10:	ldrb	w8, [x19]
  406e14:	cbz	w8, 406e60 <tigetstr@plt+0x4980>
  406e18:	mov	x21, x0
  406e1c:	add	x1, x29, #0x18
  406e20:	mov	w2, #0xa                   	// #10
  406e24:	mov	x0, x19
  406e28:	mov	w3, wzr
  406e2c:	bl	402130 <__strtol_internal@plt>
  406e30:	ldr	w8, [x21]
  406e34:	cbnz	w8, 406e7c <tigetstr@plt+0x499c>
  406e38:	ldr	x8, [x29, #24]
  406e3c:	cmp	x8, x19
  406e40:	b.eq	406e60 <tigetstr@plt+0x4980>  // b.none
  406e44:	cbz	x8, 406e50 <tigetstr@plt+0x4970>
  406e48:	ldrb	w8, [x8]
  406e4c:	cbnz	w8, 406e60 <tigetstr@plt+0x4980>
  406e50:	ldp	x20, x19, [sp, #32]
  406e54:	ldr	x21, [sp, #16]
  406e58:	ldp	x29, x30, [sp], #48
  406e5c:	ret
  406e60:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406e64:	ldr	w0, [x8, #1088]
  406e68:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406e6c:	add	x1, x1, #0x589
  406e70:	mov	x2, x20
  406e74:	mov	x3, x19
  406e78:	bl	402400 <errx@plt>
  406e7c:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  406e80:	ldr	w0, [x9, #1088]
  406e84:	cmp	w8, #0x22
  406e88:	b.ne	406e68 <tigetstr@plt+0x4988>  // b.any
  406e8c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406e90:	add	x1, x1, #0x589
  406e94:	mov	x2, x20
  406e98:	mov	x3, x19
  406e9c:	bl	4024a0 <err@plt>
  406ea0:	stp	x29, x30, [sp, #-32]!
  406ea4:	mov	w2, #0xa                   	// #10
  406ea8:	stp	x20, x19, [sp, #16]
  406eac:	mov	x29, sp
  406eb0:	mov	x20, x1
  406eb4:	mov	x19, x0
  406eb8:	bl	406f58 <tigetstr@plt+0x4a78>
  406ebc:	lsr	x8, x0, #32
  406ec0:	cbnz	x8, 406ed0 <tigetstr@plt+0x49f0>
  406ec4:	ldp	x20, x19, [sp, #16]
  406ec8:	ldp	x29, x30, [sp], #32
  406ecc:	ret
  406ed0:	bl	402460 <__errno_location@plt>
  406ed4:	mov	w8, #0x22                  	// #34
  406ed8:	str	w8, [x0]
  406edc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406ee0:	ldr	w0, [x8, #1088]
  406ee4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406ee8:	add	x1, x1, #0x589
  406eec:	mov	x2, x20
  406ef0:	mov	x3, x19
  406ef4:	bl	4024a0 <err@plt>
  406ef8:	stp	x29, x30, [sp, #-32]!
  406efc:	mov	w2, #0x10                  	// #16
  406f00:	stp	x20, x19, [sp, #16]
  406f04:	mov	x29, sp
  406f08:	mov	x20, x1
  406f0c:	mov	x19, x0
  406f10:	bl	406f58 <tigetstr@plt+0x4a78>
  406f14:	lsr	x8, x0, #32
  406f18:	cbnz	x8, 406f28 <tigetstr@plt+0x4a48>
  406f1c:	ldp	x20, x19, [sp, #16]
  406f20:	ldp	x29, x30, [sp], #32
  406f24:	ret
  406f28:	bl	402460 <__errno_location@plt>
  406f2c:	mov	w8, #0x22                  	// #34
  406f30:	str	w8, [x0]
  406f34:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406f38:	ldr	w0, [x8, #1088]
  406f3c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406f40:	add	x1, x1, #0x589
  406f44:	mov	x2, x20
  406f48:	mov	x3, x19
  406f4c:	bl	4024a0 <err@plt>
  406f50:	mov	w2, #0xa                   	// #10
  406f54:	b	406f58 <tigetstr@plt+0x4a78>
  406f58:	sub	sp, sp, #0x40
  406f5c:	stp	x29, x30, [sp, #16]
  406f60:	stp	x22, x21, [sp, #32]
  406f64:	stp	x20, x19, [sp, #48]
  406f68:	add	x29, sp, #0x10
  406f6c:	mov	w21, w2
  406f70:	mov	x20, x1
  406f74:	mov	x19, x0
  406f78:	str	xzr, [sp, #8]
  406f7c:	bl	402460 <__errno_location@plt>
  406f80:	str	wzr, [x0]
  406f84:	cbz	x19, 406fdc <tigetstr@plt+0x4afc>
  406f88:	ldrb	w8, [x19]
  406f8c:	cbz	w8, 406fdc <tigetstr@plt+0x4afc>
  406f90:	mov	x22, x0
  406f94:	add	x1, sp, #0x8
  406f98:	mov	x0, x19
  406f9c:	mov	w2, w21
  406fa0:	mov	w3, wzr
  406fa4:	bl	4021b0 <__strtoul_internal@plt>
  406fa8:	ldr	w8, [x22]
  406fac:	cbnz	w8, 406ff8 <tigetstr@plt+0x4b18>
  406fb0:	ldr	x8, [sp, #8]
  406fb4:	cmp	x8, x19
  406fb8:	b.eq	406fdc <tigetstr@plt+0x4afc>  // b.none
  406fbc:	cbz	x8, 406fc8 <tigetstr@plt+0x4ae8>
  406fc0:	ldrb	w8, [x8]
  406fc4:	cbnz	w8, 406fdc <tigetstr@plt+0x4afc>
  406fc8:	ldp	x20, x19, [sp, #48]
  406fcc:	ldp	x22, x21, [sp, #32]
  406fd0:	ldp	x29, x30, [sp, #16]
  406fd4:	add	sp, sp, #0x40
  406fd8:	ret
  406fdc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  406fe0:	ldr	w0, [x8, #1088]
  406fe4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406fe8:	add	x1, x1, #0x589
  406fec:	mov	x2, x20
  406ff0:	mov	x3, x19
  406ff4:	bl	402400 <errx@plt>
  406ff8:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  406ffc:	ldr	w0, [x9, #1088]
  407000:	cmp	w8, #0x22
  407004:	b.ne	406fe4 <tigetstr@plt+0x4b04>  // b.any
  407008:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40700c:	add	x1, x1, #0x589
  407010:	mov	x2, x20
  407014:	mov	x3, x19
  407018:	bl	4024a0 <err@plt>
  40701c:	mov	w2, #0x10                  	// #16
  407020:	b	406f58 <tigetstr@plt+0x4a78>
  407024:	stp	x29, x30, [sp, #-48]!
  407028:	mov	x29, sp
  40702c:	str	x21, [sp, #16]
  407030:	stp	x20, x19, [sp, #32]
  407034:	mov	x20, x1
  407038:	mov	x19, x0
  40703c:	str	xzr, [x29, #24]
  407040:	bl	402460 <__errno_location@plt>
  407044:	str	wzr, [x0]
  407048:	cbz	x19, 407094 <tigetstr@plt+0x4bb4>
  40704c:	ldrb	w8, [x19]
  407050:	cbz	w8, 407094 <tigetstr@plt+0x4bb4>
  407054:	mov	x21, x0
  407058:	add	x1, x29, #0x18
  40705c:	mov	x0, x19
  407060:	bl	401f90 <strtod@plt>
  407064:	ldr	w8, [x21]
  407068:	cbnz	w8, 4070b0 <tigetstr@plt+0x4bd0>
  40706c:	ldr	x8, [x29, #24]
  407070:	cmp	x8, x19
  407074:	b.eq	407094 <tigetstr@plt+0x4bb4>  // b.none
  407078:	cbz	x8, 407084 <tigetstr@plt+0x4ba4>
  40707c:	ldrb	w8, [x8]
  407080:	cbnz	w8, 407094 <tigetstr@plt+0x4bb4>
  407084:	ldp	x20, x19, [sp, #32]
  407088:	ldr	x21, [sp, #16]
  40708c:	ldp	x29, x30, [sp], #48
  407090:	ret
  407094:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  407098:	ldr	w0, [x8, #1088]
  40709c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4070a0:	add	x1, x1, #0x589
  4070a4:	mov	x2, x20
  4070a8:	mov	x3, x19
  4070ac:	bl	402400 <errx@plt>
  4070b0:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  4070b4:	ldr	w0, [x9, #1088]
  4070b8:	cmp	w8, #0x22
  4070bc:	b.ne	40709c <tigetstr@plt+0x4bbc>  // b.any
  4070c0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4070c4:	add	x1, x1, #0x589
  4070c8:	mov	x2, x20
  4070cc:	mov	x3, x19
  4070d0:	bl	4024a0 <err@plt>
  4070d4:	stp	x29, x30, [sp, #-48]!
  4070d8:	mov	x29, sp
  4070dc:	str	x21, [sp, #16]
  4070e0:	stp	x20, x19, [sp, #32]
  4070e4:	mov	x20, x1
  4070e8:	mov	x19, x0
  4070ec:	str	xzr, [x29, #24]
  4070f0:	bl	402460 <__errno_location@plt>
  4070f4:	str	wzr, [x0]
  4070f8:	cbz	x19, 407148 <tigetstr@plt+0x4c68>
  4070fc:	ldrb	w8, [x19]
  407100:	cbz	w8, 407148 <tigetstr@plt+0x4c68>
  407104:	mov	x21, x0
  407108:	add	x1, x29, #0x18
  40710c:	mov	w2, #0xa                   	// #10
  407110:	mov	x0, x19
  407114:	bl	4022e0 <strtol@plt>
  407118:	ldr	w8, [x21]
  40711c:	cbnz	w8, 407164 <tigetstr@plt+0x4c84>
  407120:	ldr	x8, [x29, #24]
  407124:	cmp	x8, x19
  407128:	b.eq	407148 <tigetstr@plt+0x4c68>  // b.none
  40712c:	cbz	x8, 407138 <tigetstr@plt+0x4c58>
  407130:	ldrb	w8, [x8]
  407134:	cbnz	w8, 407148 <tigetstr@plt+0x4c68>
  407138:	ldp	x20, x19, [sp, #32]
  40713c:	ldr	x21, [sp, #16]
  407140:	ldp	x29, x30, [sp], #48
  407144:	ret
  407148:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40714c:	ldr	w0, [x8, #1088]
  407150:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  407154:	add	x1, x1, #0x589
  407158:	mov	x2, x20
  40715c:	mov	x3, x19
  407160:	bl	402400 <errx@plt>
  407164:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  407168:	ldr	w0, [x9, #1088]
  40716c:	cmp	w8, #0x22
  407170:	b.ne	407150 <tigetstr@plt+0x4c70>  // b.any
  407174:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  407178:	add	x1, x1, #0x589
  40717c:	mov	x2, x20
  407180:	mov	x3, x19
  407184:	bl	4024a0 <err@plt>
  407188:	stp	x29, x30, [sp, #-48]!
  40718c:	mov	x29, sp
  407190:	str	x21, [sp, #16]
  407194:	stp	x20, x19, [sp, #32]
  407198:	mov	x20, x1
  40719c:	mov	x19, x0
  4071a0:	str	xzr, [x29, #24]
  4071a4:	bl	402460 <__errno_location@plt>
  4071a8:	str	wzr, [x0]
  4071ac:	cbz	x19, 4071fc <tigetstr@plt+0x4d1c>
  4071b0:	ldrb	w8, [x19]
  4071b4:	cbz	w8, 4071fc <tigetstr@plt+0x4d1c>
  4071b8:	mov	x21, x0
  4071bc:	add	x1, x29, #0x18
  4071c0:	mov	w2, #0xa                   	// #10
  4071c4:	mov	x0, x19
  4071c8:	bl	401f00 <strtoul@plt>
  4071cc:	ldr	w8, [x21]
  4071d0:	cbnz	w8, 407218 <tigetstr@plt+0x4d38>
  4071d4:	ldr	x8, [x29, #24]
  4071d8:	cmp	x8, x19
  4071dc:	b.eq	4071fc <tigetstr@plt+0x4d1c>  // b.none
  4071e0:	cbz	x8, 4071ec <tigetstr@plt+0x4d0c>
  4071e4:	ldrb	w8, [x8]
  4071e8:	cbnz	w8, 4071fc <tigetstr@plt+0x4d1c>
  4071ec:	ldp	x20, x19, [sp, #32]
  4071f0:	ldr	x21, [sp, #16]
  4071f4:	ldp	x29, x30, [sp], #48
  4071f8:	ret
  4071fc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  407200:	ldr	w0, [x8, #1088]
  407204:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  407208:	add	x1, x1, #0x589
  40720c:	mov	x2, x20
  407210:	mov	x3, x19
  407214:	bl	402400 <errx@plt>
  407218:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  40721c:	ldr	w0, [x9, #1088]
  407220:	cmp	w8, #0x22
  407224:	b.ne	407204 <tigetstr@plt+0x4d24>  // b.any
  407228:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40722c:	add	x1, x1, #0x589
  407230:	mov	x2, x20
  407234:	mov	x3, x19
  407238:	bl	4024a0 <err@plt>
  40723c:	sub	sp, sp, #0x30
  407240:	stp	x20, x19, [sp, #32]
  407244:	mov	x20, x1
  407248:	add	x1, sp, #0x8
  40724c:	mov	x2, xzr
  407250:	stp	x29, x30, [sp, #16]
  407254:	add	x29, sp, #0x10
  407258:	mov	x19, x0
  40725c:	bl	4065b8 <tigetstr@plt+0x40d8>
  407260:	cbnz	w0, 407278 <tigetstr@plt+0x4d98>
  407264:	ldr	x0, [sp, #8]
  407268:	ldp	x20, x19, [sp, #32]
  40726c:	ldp	x29, x30, [sp, #16]
  407270:	add	sp, sp, #0x30
  407274:	ret
  407278:	bl	402460 <__errno_location@plt>
  40727c:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  407280:	ldr	w8, [x0]
  407284:	ldr	w0, [x9, #1088]
  407288:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40728c:	add	x1, x1, #0x589
  407290:	mov	x2, x20
  407294:	mov	x3, x19
  407298:	cbnz	w8, 4072a0 <tigetstr@plt+0x4dc0>
  40729c:	bl	402400 <errx@plt>
  4072a0:	bl	4024a0 <err@plt>
  4072a4:	stp	x29, x30, [sp, #-32]!
  4072a8:	str	x19, [sp, #16]
  4072ac:	mov	x19, x1
  4072b0:	mov	x1, x2
  4072b4:	mov	x29, sp
  4072b8:	bl	407024 <tigetstr@plt+0x4b44>
  4072bc:	fcvtzs	x8, d0
  4072c0:	mov	x9, #0x848000000000        	// #145685290680320
  4072c4:	movk	x9, #0x412e, lsl #48
  4072c8:	scvtf	d1, x8
  4072cc:	fmov	d2, x9
  4072d0:	fsub	d0, d0, d1
  4072d4:	fmul	d0, d0, d2
  4072d8:	fcvtzs	x9, d0
  4072dc:	stp	x8, x9, [x19]
  4072e0:	ldr	x19, [sp, #16]
  4072e4:	ldp	x29, x30, [sp], #32
  4072e8:	ret
  4072ec:	and	w8, w0, #0xf000
  4072f0:	sub	w8, w8, #0x1, lsl #12
  4072f4:	lsr	w9, w8, #12
  4072f8:	cmp	w9, #0xb
  4072fc:	mov	w8, wzr
  407300:	b.hi	407354 <tigetstr@plt+0x4e74>  // b.pmore
  407304:	adrp	x10, 40b000 <tigetstr@plt+0x8b20>
  407308:	add	x10, x10, #0x56b
  40730c:	adr	x11, 407320 <tigetstr@plt+0x4e40>
  407310:	ldrb	w12, [x10, x9]
  407314:	add	x11, x11, x12, lsl #2
  407318:	mov	w9, #0x64                  	// #100
  40731c:	br	x11
  407320:	mov	w9, #0x70                  	// #112
  407324:	b	40734c <tigetstr@plt+0x4e6c>
  407328:	mov	w9, #0x63                  	// #99
  40732c:	b	40734c <tigetstr@plt+0x4e6c>
  407330:	mov	w9, #0x62                  	// #98
  407334:	b	40734c <tigetstr@plt+0x4e6c>
  407338:	mov	w9, #0x6c                  	// #108
  40733c:	b	40734c <tigetstr@plt+0x4e6c>
  407340:	mov	w9, #0x73                  	// #115
  407344:	b	40734c <tigetstr@plt+0x4e6c>
  407348:	mov	w9, #0x2d                  	// #45
  40734c:	mov	w8, #0x1                   	// #1
  407350:	strb	w9, [x1]
  407354:	tst	w0, #0x100
  407358:	mov	w9, #0x72                  	// #114
  40735c:	mov	w10, #0x2d                  	// #45
  407360:	add	x11, x1, x8
  407364:	mov	w12, #0x77                  	// #119
  407368:	csel	w17, w10, w9, eq  // eq = none
  40736c:	tst	w0, #0x80
  407370:	mov	w14, #0x53                  	// #83
  407374:	mov	w15, #0x73                  	// #115
  407378:	mov	w16, #0x78                  	// #120
  40737c:	strb	w17, [x11]
  407380:	csel	w17, w10, w12, eq  // eq = none
  407384:	tst	w0, #0x40
  407388:	orr	x13, x8, #0x2
  40738c:	strb	w17, [x11, #1]
  407390:	csel	w11, w15, w14, ne  // ne = any
  407394:	csel	w17, w16, w10, ne  // ne = any
  407398:	tst	w0, #0x800
  40739c:	csel	w11, w17, w11, eq  // eq = none
  4073a0:	add	x13, x13, x1
  4073a4:	tst	w0, #0x20
  4073a8:	strb	w11, [x13]
  4073ac:	csel	w11, w10, w9, eq  // eq = none
  4073b0:	tst	w0, #0x10
  4073b4:	strb	w11, [x13, #1]
  4073b8:	csel	w11, w10, w12, eq  // eq = none
  4073bc:	tst	w0, #0x8
  4073c0:	csel	w14, w15, w14, ne  // ne = any
  4073c4:	csel	w15, w16, w10, ne  // ne = any
  4073c8:	tst	w0, #0x400
  4073cc:	orr	x8, x8, #0x6
  4073d0:	csel	w14, w15, w14, eq  // eq = none
  4073d4:	tst	w0, #0x4
  4073d8:	add	x8, x8, x1
  4073dc:	csel	w9, w10, w9, eq  // eq = none
  4073e0:	tst	w0, #0x2
  4073e4:	mov	w17, #0x54                  	// #84
  4073e8:	strb	w11, [x13, #2]
  4073ec:	mov	w11, #0x74                  	// #116
  4073f0:	strb	w14, [x13, #3]
  4073f4:	strb	w9, [x8]
  4073f8:	csel	w9, w10, w12, eq  // eq = none
  4073fc:	tst	w0, #0x1
  407400:	strb	w9, [x8, #1]
  407404:	csel	w9, w11, w17, ne  // ne = any
  407408:	csel	w10, w16, w10, ne  // ne = any
  40740c:	tst	w0, #0x200
  407410:	csel	w9, w10, w9, eq  // eq = none
  407414:	mov	x0, x1
  407418:	strb	w9, [x8, #2]
  40741c:	strb	wzr, [x8, #3]
  407420:	ret
  407424:	sub	sp, sp, #0x50
  407428:	add	x8, sp, #0x8
  40742c:	stp	x29, x30, [sp, #48]
  407430:	stp	x20, x19, [sp, #64]
  407434:	add	x29, sp, #0x30
  407438:	tbz	w0, #1, 407448 <tigetstr@plt+0x4f68>
  40743c:	orr	x8, x8, #0x1
  407440:	mov	w9, #0x20                  	// #32
  407444:	strb	w9, [sp, #8]
  407448:	cmp	x1, #0x400
  40744c:	b.cs	407460 <tigetstr@plt+0x4f80>  // b.hs, b.nlast
  407450:	mov	w9, #0x42                  	// #66
  407454:	mov	w19, w1
  407458:	strh	w9, [x8]
  40745c:	b	4075c0 <tigetstr@plt+0x50e0>
  407460:	cmp	x1, #0x100, lsl #12
  407464:	b.cs	407470 <tigetstr@plt+0x4f90>  // b.hs, b.nlast
  407468:	mov	w9, #0xa                   	// #10
  40746c:	b	4074b4 <tigetstr@plt+0x4fd4>
  407470:	lsr	x9, x1, #30
  407474:	cbnz	x9, 407480 <tigetstr@plt+0x4fa0>
  407478:	mov	w9, #0x14                  	// #20
  40747c:	b	4074b4 <tigetstr@plt+0x4fd4>
  407480:	lsr	x9, x1, #40
  407484:	cbnz	x9, 407490 <tigetstr@plt+0x4fb0>
  407488:	mov	w9, #0x1e                  	// #30
  40748c:	b	4074b4 <tigetstr@plt+0x4fd4>
  407490:	lsr	x9, x1, #50
  407494:	cbnz	x9, 4074a0 <tigetstr@plt+0x4fc0>
  407498:	mov	w9, #0x28                  	// #40
  40749c:	b	4074b4 <tigetstr@plt+0x4fd4>
  4074a0:	lsr	x9, x1, #60
  4074a4:	mov	w10, #0x3c                  	// #60
  4074a8:	cmp	x9, #0x0
  4074ac:	mov	w9, #0x32                  	// #50
  4074b0:	csel	w9, w9, w10, eq  // eq = none
  4074b4:	mov	w10, #0xcccd                	// #52429
  4074b8:	movk	w10, #0xcccc, lsl #16
  4074bc:	adrp	x11, 40b000 <tigetstr@plt+0x8b20>
  4074c0:	umull	x10, w9, w10
  4074c4:	add	x11, x11, #0x592
  4074c8:	lsr	x10, x10, #35
  4074cc:	ldrb	w12, [x11, x10]
  4074d0:	mov	x10, #0xffffffffffffffff    	// #-1
  4074d4:	lsl	x10, x10, x9
  4074d8:	mov	x11, x8
  4074dc:	lsr	x19, x1, x9
  4074e0:	bic	x10, x1, x10
  4074e4:	strb	w12, [x11], #1
  4074e8:	tbz	w0, #0, 407500 <tigetstr@plt+0x5020>
  4074ec:	cmp	w9, #0xa
  4074f0:	b.cc	407500 <tigetstr@plt+0x5020>  // b.lo, b.ul, b.last
  4074f4:	mov	w11, #0x4269                	// #17001
  4074f8:	sturh	w11, [x8, #1]
  4074fc:	add	x11, x8, #0x3
  407500:	strb	wzr, [x11]
  407504:	cbz	x10, 4075c0 <tigetstr@plt+0x50e0>
  407508:	sub	w8, w9, #0xa
  40750c:	lsr	x8, x10, x8
  407510:	tbnz	w0, #2, 407528 <tigetstr@plt+0x5048>
  407514:	sub	x9, x8, #0x3b6
  407518:	cmp	x9, #0x64
  40751c:	b.cs	40759c <tigetstr@plt+0x50bc>  // b.hs, b.nlast
  407520:	add	w19, w19, #0x1
  407524:	b	4075c0 <tigetstr@plt+0x50e0>
  407528:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40752c:	add	x8, x8, #0x5
  407530:	movk	x9, #0xcccd
  407534:	umulh	x10, x8, x9
  407538:	lsr	x20, x10, #3
  40753c:	mul	x9, x20, x9
  407540:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  407544:	ror	x9, x9, #1
  407548:	movk	x10, #0x1999, lsl #48
  40754c:	cmp	x9, x10
  407550:	b.ls	4075a0 <tigetstr@plt+0x50c0>  // b.plast
  407554:	cbz	x20, 4075c0 <tigetstr@plt+0x50e0>
  407558:	bl	402090 <localeconv@plt>
  40755c:	cbz	x0, 407570 <tigetstr@plt+0x5090>
  407560:	ldr	x4, [x0]
  407564:	cbz	x4, 407570 <tigetstr@plt+0x5090>
  407568:	ldrb	w8, [x4]
  40756c:	cbnz	w8, 407578 <tigetstr@plt+0x5098>
  407570:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  407574:	add	x4, x4, #0x6ec
  407578:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  40757c:	add	x2, x2, #0x59a
  407580:	add	x0, sp, #0x10
  407584:	add	x6, sp, #0x8
  407588:	mov	w1, #0x20                  	// #32
  40758c:	mov	w3, w19
  407590:	mov	x5, x20
  407594:	bl	402080 <snprintf@plt>
  407598:	b	4075dc <tigetstr@plt+0x50fc>
  40759c:	add	x8, x8, #0x32
  4075a0:	mov	x9, #0xf5c3                	// #62915
  4075a4:	movk	x9, #0x5c28, lsl #16
  4075a8:	movk	x9, #0xc28f, lsl #32
  4075ac:	lsr	x8, x8, #2
  4075b0:	movk	x9, #0x28f5, lsl #48
  4075b4:	umulh	x8, x8, x9
  4075b8:	lsr	x20, x8, #2
  4075bc:	cbnz	x20, 407558 <tigetstr@plt+0x5078>
  4075c0:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4075c4:	add	x2, x2, #0x5a4
  4075c8:	add	x0, sp, #0x10
  4075cc:	add	x4, sp, #0x8
  4075d0:	mov	w1, #0x20                  	// #32
  4075d4:	mov	w3, w19
  4075d8:	bl	402080 <snprintf@plt>
  4075dc:	add	x0, sp, #0x10
  4075e0:	bl	402200 <strdup@plt>
  4075e4:	ldp	x20, x19, [sp, #64]
  4075e8:	ldp	x29, x30, [sp, #48]
  4075ec:	add	sp, sp, #0x50
  4075f0:	ret
  4075f4:	stp	x29, x30, [sp, #-64]!
  4075f8:	stp	x24, x23, [sp, #16]
  4075fc:	stp	x22, x21, [sp, #32]
  407600:	stp	x20, x19, [sp, #48]
  407604:	mov	x29, sp
  407608:	cbz	x0, 4076c4 <tigetstr@plt+0x51e4>
  40760c:	mov	x19, x3
  407610:	mov	x9, x0
  407614:	mov	w0, #0xffffffff            	// #-1
  407618:	cbz	x3, 4076c8 <tigetstr@plt+0x51e8>
  40761c:	mov	x20, x2
  407620:	cbz	x2, 4076c8 <tigetstr@plt+0x51e8>
  407624:	mov	x21, x1
  407628:	cbz	x1, 4076c8 <tigetstr@plt+0x51e8>
  40762c:	ldrb	w10, [x9]
  407630:	cbz	w10, 4076c8 <tigetstr@plt+0x51e8>
  407634:	mov	x23, xzr
  407638:	mov	x8, xzr
  40763c:	add	x22, x9, #0x1
  407640:	b	407654 <tigetstr@plt+0x5174>
  407644:	mov	x0, x23
  407648:	add	x22, x22, #0x1
  40764c:	mov	x23, x0
  407650:	cbz	w10, 4076c8 <tigetstr@plt+0x51e8>
  407654:	cmp	x23, x20
  407658:	b.cs	4076dc <tigetstr@plt+0x51fc>  // b.hs, b.nlast
  40765c:	and	w11, w10, #0xff
  407660:	ldrb	w10, [x22]
  407664:	sub	x9, x22, #0x1
  407668:	cmp	x8, #0x0
  40766c:	csel	x8, x9, x8, eq  // eq = none
  407670:	cmp	w11, #0x2c
  407674:	csel	x9, x9, xzr, eq  // eq = none
  407678:	cmp	w10, #0x0
  40767c:	csel	x24, x22, x9, eq  // eq = none
  407680:	cbz	x8, 407644 <tigetstr@plt+0x5164>
  407684:	cbz	x24, 407644 <tigetstr@plt+0x5164>
  407688:	subs	x1, x24, x8
  40768c:	b.ls	4076c4 <tigetstr@plt+0x51e4>  // b.plast
  407690:	mov	x0, x8
  407694:	blr	x19
  407698:	cmn	w0, #0x1
  40769c:	b.eq	4076c4 <tigetstr@plt+0x51e4>  // b.none
  4076a0:	str	w0, [x21, x23, lsl #2]
  4076a4:	ldrb	w8, [x24]
  4076a8:	add	x0, x23, #0x1
  4076ac:	cbz	w8, 4076c8 <tigetstr@plt+0x51e8>
  4076b0:	ldrb	w10, [x22], #1
  4076b4:	mov	x8, xzr
  4076b8:	mov	x23, x0
  4076bc:	cbnz	w10, 407654 <tigetstr@plt+0x5174>
  4076c0:	b	4076c8 <tigetstr@plt+0x51e8>
  4076c4:	mov	w0, #0xffffffff            	// #-1
  4076c8:	ldp	x20, x19, [sp, #48]
  4076cc:	ldp	x22, x21, [sp, #32]
  4076d0:	ldp	x24, x23, [sp, #16]
  4076d4:	ldp	x29, x30, [sp], #64
  4076d8:	ret
  4076dc:	mov	w0, #0xfffffffe            	// #-2
  4076e0:	b	4076c8 <tigetstr@plt+0x51e8>
  4076e4:	stp	x29, x30, [sp, #-80]!
  4076e8:	str	x25, [sp, #16]
  4076ec:	stp	x24, x23, [sp, #32]
  4076f0:	stp	x22, x21, [sp, #48]
  4076f4:	stp	x20, x19, [sp, #64]
  4076f8:	mov	x29, sp
  4076fc:	cbz	x0, 407724 <tigetstr@plt+0x5244>
  407700:	mov	x19, x3
  407704:	mov	x9, x0
  407708:	mov	w0, #0xffffffff            	// #-1
  40770c:	cbz	x3, 407728 <tigetstr@plt+0x5248>
  407710:	ldrb	w8, [x9]
  407714:	cbz	w8, 407728 <tigetstr@plt+0x5248>
  407718:	ldr	x11, [x19]
  40771c:	cmp	x11, x2
  407720:	b.ls	407740 <tigetstr@plt+0x5260>  // b.plast
  407724:	mov	w0, #0xffffffff            	// #-1
  407728:	ldp	x20, x19, [sp, #64]
  40772c:	ldp	x22, x21, [sp, #48]
  407730:	ldp	x24, x23, [sp, #32]
  407734:	ldr	x25, [sp, #16]
  407738:	ldp	x29, x30, [sp], #80
  40773c:	ret
  407740:	mov	x20, x4
  407744:	cmp	w8, #0x2b
  407748:	b.ne	407754 <tigetstr@plt+0x5274>  // b.any
  40774c:	add	x9, x9, #0x1
  407750:	b	40775c <tigetstr@plt+0x527c>
  407754:	mov	x11, xzr
  407758:	str	xzr, [x19]
  40775c:	mov	w0, #0xffffffff            	// #-1
  407760:	cbz	x20, 407728 <tigetstr@plt+0x5248>
  407764:	sub	x21, x2, x11
  407768:	cbz	x21, 407728 <tigetstr@plt+0x5248>
  40776c:	cbz	x1, 407728 <tigetstr@plt+0x5248>
  407770:	ldrb	w10, [x9]
  407774:	cbz	w10, 407728 <tigetstr@plt+0x5248>
  407778:	mov	x24, xzr
  40777c:	mov	x8, xzr
  407780:	add	x22, x1, x11, lsl #2
  407784:	add	x23, x9, #0x1
  407788:	b	40779c <tigetstr@plt+0x52bc>
  40778c:	mov	x0, x24
  407790:	add	x23, x23, #0x1
  407794:	mov	x24, x0
  407798:	cbz	w10, 407808 <tigetstr@plt+0x5328>
  40779c:	cmp	x24, x21
  4077a0:	b.cs	407820 <tigetstr@plt+0x5340>  // b.hs, b.nlast
  4077a4:	and	w11, w10, #0xff
  4077a8:	ldrb	w10, [x23]
  4077ac:	sub	x9, x23, #0x1
  4077b0:	cmp	x8, #0x0
  4077b4:	csel	x8, x9, x8, eq  // eq = none
  4077b8:	cmp	w11, #0x2c
  4077bc:	csel	x9, x9, xzr, eq  // eq = none
  4077c0:	cmp	w10, #0x0
  4077c4:	csel	x25, x23, x9, eq  // eq = none
  4077c8:	cbz	x8, 40778c <tigetstr@plt+0x52ac>
  4077cc:	cbz	x25, 40778c <tigetstr@plt+0x52ac>
  4077d0:	subs	x1, x25, x8
  4077d4:	b.ls	407724 <tigetstr@plt+0x5244>  // b.plast
  4077d8:	mov	x0, x8
  4077dc:	blr	x20
  4077e0:	cmn	w0, #0x1
  4077e4:	b.eq	407724 <tigetstr@plt+0x5244>  // b.none
  4077e8:	str	w0, [x22, x24, lsl #2]
  4077ec:	ldrb	w8, [x25]
  4077f0:	add	x0, x24, #0x1
  4077f4:	cbz	w8, 407808 <tigetstr@plt+0x5328>
  4077f8:	ldrb	w10, [x23], #1
  4077fc:	mov	x8, xzr
  407800:	mov	x24, x0
  407804:	cbnz	w10, 40779c <tigetstr@plt+0x52bc>
  407808:	cmp	w0, #0x1
  40780c:	b.lt	407728 <tigetstr@plt+0x5248>  // b.tstop
  407810:	ldr	x8, [x19]
  407814:	add	x8, x8, w0, uxtw
  407818:	str	x8, [x19]
  40781c:	b	407728 <tigetstr@plt+0x5248>
  407820:	mov	w0, #0xfffffffe            	// #-2
  407824:	b	407728 <tigetstr@plt+0x5248>
  407828:	stp	x29, x30, [sp, #-64]!
  40782c:	mov	x8, x0
  407830:	mov	w0, #0xffffffea            	// #-22
  407834:	str	x23, [sp, #16]
  407838:	stp	x22, x21, [sp, #32]
  40783c:	stp	x20, x19, [sp, #48]
  407840:	mov	x29, sp
  407844:	cbz	x1, 4078ec <tigetstr@plt+0x540c>
  407848:	cbz	x8, 4078ec <tigetstr@plt+0x540c>
  40784c:	mov	x19, x2
  407850:	cbz	x2, 4078ec <tigetstr@plt+0x540c>
  407854:	ldrb	w9, [x8]
  407858:	cbz	w9, 4078e8 <tigetstr@plt+0x5408>
  40785c:	mov	x20, x1
  407860:	mov	x0, xzr
  407864:	add	x21, x8, #0x1
  407868:	mov	w22, #0x1                   	// #1
  40786c:	b	407878 <tigetstr@plt+0x5398>
  407870:	add	x21, x21, #0x1
  407874:	cbz	w9, 4078e8 <tigetstr@plt+0x5408>
  407878:	mov	x8, x21
  40787c:	ldrb	w10, [x8], #-1
  407880:	and	w9, w9, #0xff
  407884:	cmp	x0, #0x0
  407888:	csel	x0, x8, x0, eq  // eq = none
  40788c:	cmp	w9, #0x2c
  407890:	csel	x8, x8, xzr, eq  // eq = none
  407894:	cmp	w10, #0x0
  407898:	mov	w9, w10
  40789c:	csel	x23, x21, x8, eq  // eq = none
  4078a0:	cbz	x0, 407870 <tigetstr@plt+0x5390>
  4078a4:	cbz	x23, 407870 <tigetstr@plt+0x5390>
  4078a8:	subs	x1, x23, x0
  4078ac:	b.ls	407900 <tigetstr@plt+0x5420>  // b.plast
  4078b0:	blr	x19
  4078b4:	tbnz	w0, #31, 4078ec <tigetstr@plt+0x540c>
  4078b8:	mov	w8, w0
  4078bc:	lsr	x8, x8, #3
  4078c0:	ldrb	w9, [x20, x8]
  4078c4:	and	w10, w0, #0x7
  4078c8:	lsl	w10, w22, w10
  4078cc:	orr	w9, w9, w10
  4078d0:	strb	w9, [x20, x8]
  4078d4:	ldrb	w8, [x23]
  4078d8:	cbz	w8, 4078e8 <tigetstr@plt+0x5408>
  4078dc:	ldrb	w9, [x21]
  4078e0:	mov	x0, xzr
  4078e4:	b	407870 <tigetstr@plt+0x5390>
  4078e8:	mov	w0, wzr
  4078ec:	ldp	x20, x19, [sp, #48]
  4078f0:	ldp	x22, x21, [sp, #32]
  4078f4:	ldr	x23, [sp, #16]
  4078f8:	ldp	x29, x30, [sp], #64
  4078fc:	ret
  407900:	mov	w0, #0xffffffff            	// #-1
  407904:	b	4078ec <tigetstr@plt+0x540c>
  407908:	stp	x29, x30, [sp, #-48]!
  40790c:	mov	x8, x0
  407910:	mov	w0, #0xffffffea            	// #-22
  407914:	stp	x22, x21, [sp, #16]
  407918:	stp	x20, x19, [sp, #32]
  40791c:	mov	x29, sp
  407920:	cbz	x1, 4079b4 <tigetstr@plt+0x54d4>
  407924:	cbz	x8, 4079b4 <tigetstr@plt+0x54d4>
  407928:	mov	x19, x2
  40792c:	cbz	x2, 4079b4 <tigetstr@plt+0x54d4>
  407930:	ldrb	w9, [x8]
  407934:	cbz	w9, 4079b0 <tigetstr@plt+0x54d0>
  407938:	mov	x20, x1
  40793c:	mov	x0, xzr
  407940:	add	x21, x8, #0x1
  407944:	b	407950 <tigetstr@plt+0x5470>
  407948:	add	x21, x21, #0x1
  40794c:	cbz	w9, 4079b0 <tigetstr@plt+0x54d0>
  407950:	mov	x8, x21
  407954:	ldrb	w10, [x8], #-1
  407958:	and	w9, w9, #0xff
  40795c:	cmp	x0, #0x0
  407960:	csel	x0, x8, x0, eq  // eq = none
  407964:	cmp	w9, #0x2c
  407968:	csel	x8, x8, xzr, eq  // eq = none
  40796c:	cmp	w10, #0x0
  407970:	mov	w9, w10
  407974:	csel	x22, x21, x8, eq  // eq = none
  407978:	cbz	x0, 407948 <tigetstr@plt+0x5468>
  40797c:	cbz	x22, 407948 <tigetstr@plt+0x5468>
  407980:	subs	x1, x22, x0
  407984:	b.ls	4079c4 <tigetstr@plt+0x54e4>  // b.plast
  407988:	blr	x19
  40798c:	tbnz	x0, #63, 4079b4 <tigetstr@plt+0x54d4>
  407990:	ldr	x8, [x20]
  407994:	orr	x8, x8, x0
  407998:	str	x8, [x20]
  40799c:	ldrb	w8, [x22]
  4079a0:	cbz	w8, 4079b0 <tigetstr@plt+0x54d0>
  4079a4:	ldrb	w9, [x21]
  4079a8:	mov	x0, xzr
  4079ac:	b	407948 <tigetstr@plt+0x5468>
  4079b0:	mov	w0, wzr
  4079b4:	ldp	x20, x19, [sp, #32]
  4079b8:	ldp	x22, x21, [sp, #16]
  4079bc:	ldp	x29, x30, [sp], #48
  4079c0:	ret
  4079c4:	mov	w0, #0xffffffff            	// #-1
  4079c8:	ldp	x20, x19, [sp, #32]
  4079cc:	ldp	x22, x21, [sp, #16]
  4079d0:	ldp	x29, x30, [sp], #48
  4079d4:	ret
  4079d8:	stp	x29, x30, [sp, #-64]!
  4079dc:	mov	x29, sp
  4079e0:	str	x23, [sp, #16]
  4079e4:	stp	x22, x21, [sp, #32]
  4079e8:	stp	x20, x19, [sp, #48]
  4079ec:	str	xzr, [x29, #24]
  4079f0:	cbz	x0, 407ac8 <tigetstr@plt+0x55e8>
  4079f4:	mov	w21, w3
  4079f8:	mov	x19, x2
  4079fc:	mov	x23, x1
  407a00:	mov	x22, x0
  407a04:	str	w3, [x1]
  407a08:	str	w3, [x2]
  407a0c:	bl	402460 <__errno_location@plt>
  407a10:	str	wzr, [x0]
  407a14:	ldrb	w8, [x22]
  407a18:	mov	x20, x0
  407a1c:	cmp	w8, #0x3a
  407a20:	b.ne	407a2c <tigetstr@plt+0x554c>  // b.any
  407a24:	add	x21, x22, #0x1
  407a28:	b	407a88 <tigetstr@plt+0x55a8>
  407a2c:	add	x1, x29, #0x18
  407a30:	mov	w2, #0xa                   	// #10
  407a34:	mov	x0, x22
  407a38:	bl	4022e0 <strtol@plt>
  407a3c:	str	w0, [x23]
  407a40:	str	w0, [x19]
  407a44:	ldr	x8, [x29, #24]
  407a48:	mov	w0, #0xffffffff            	// #-1
  407a4c:	cmp	x8, x22
  407a50:	b.eq	407ac8 <tigetstr@plt+0x55e8>  // b.none
  407a54:	ldr	w9, [x20]
  407a58:	cbnz	w9, 407ac8 <tigetstr@plt+0x55e8>
  407a5c:	cbz	x8, 407ac8 <tigetstr@plt+0x55e8>
  407a60:	ldrb	w9, [x8]
  407a64:	cmp	w9, #0x2d
  407a68:	b.eq	407a7c <tigetstr@plt+0x559c>  // b.none
  407a6c:	cmp	w9, #0x3a
  407a70:	b.ne	407ac4 <tigetstr@plt+0x55e4>  // b.any
  407a74:	ldrb	w9, [x8, #1]
  407a78:	cbz	w9, 407adc <tigetstr@plt+0x55fc>
  407a7c:	add	x21, x8, #0x1
  407a80:	str	xzr, [x29, #24]
  407a84:	str	wzr, [x20]
  407a88:	add	x1, x29, #0x18
  407a8c:	mov	w2, #0xa                   	// #10
  407a90:	mov	x0, x21
  407a94:	bl	4022e0 <strtol@plt>
  407a98:	str	w0, [x19]
  407a9c:	ldr	w8, [x20]
  407aa0:	mov	w0, #0xffffffff            	// #-1
  407aa4:	cbnz	w8, 407ac8 <tigetstr@plt+0x55e8>
  407aa8:	ldr	x8, [x29, #24]
  407aac:	cbz	x8, 407ac8 <tigetstr@plt+0x55e8>
  407ab0:	cmp	x8, x21
  407ab4:	mov	w0, #0xffffffff            	// #-1
  407ab8:	b.eq	407ac8 <tigetstr@plt+0x55e8>  // b.none
  407abc:	ldrb	w8, [x8]
  407ac0:	cbnz	w8, 407ac8 <tigetstr@plt+0x55e8>
  407ac4:	mov	w0, wzr
  407ac8:	ldp	x20, x19, [sp, #48]
  407acc:	ldp	x22, x21, [sp, #32]
  407ad0:	ldr	x23, [sp, #16]
  407ad4:	ldp	x29, x30, [sp], #64
  407ad8:	ret
  407adc:	str	w21, [x19]
  407ae0:	b	407ac4 <tigetstr@plt+0x55e4>
  407ae4:	stp	x29, x30, [sp, #-48]!
  407ae8:	mov	w8, wzr
  407aec:	str	x21, [sp, #16]
  407af0:	stp	x20, x19, [sp, #32]
  407af4:	mov	x29, sp
  407af8:	cbz	x1, 407c2c <tigetstr@plt+0x574c>
  407afc:	cbz	x0, 407c2c <tigetstr@plt+0x574c>
  407b00:	ldrb	w8, [x0]
  407b04:	and	w8, w8, #0xff
  407b08:	cmp	w8, #0x2f
  407b0c:	mov	x19, x0
  407b10:	b.ne	407b2c <tigetstr@plt+0x564c>  // b.any
  407b14:	mov	x0, x19
  407b18:	ldrb	w8, [x0, #1]!
  407b1c:	cmp	w8, #0x2f
  407b20:	mov	w8, #0x2f                  	// #47
  407b24:	b.eq	407b04 <tigetstr@plt+0x5624>  // b.none
  407b28:	b	407b3c <tigetstr@plt+0x565c>
  407b2c:	cbnz	w8, 407b3c <tigetstr@plt+0x565c>
  407b30:	mov	x20, xzr
  407b34:	mov	x19, xzr
  407b38:	b	407b5c <tigetstr@plt+0x567c>
  407b3c:	mov	w20, #0x1                   	// #1
  407b40:	ldrb	w8, [x19, x20]
  407b44:	cbz	w8, 407b5c <tigetstr@plt+0x567c>
  407b48:	cmp	w8, #0x2f
  407b4c:	b.eq	407b5c <tigetstr@plt+0x567c>  // b.none
  407b50:	add	x20, x20, #0x1
  407b54:	ldrb	w8, [x19, x20]
  407b58:	cbnz	w8, 407b48 <tigetstr@plt+0x5668>
  407b5c:	ldrb	w8, [x1]
  407b60:	and	w8, w8, #0xff
  407b64:	cmp	w8, #0x2f
  407b68:	mov	x21, x1
  407b6c:	b.ne	407b88 <tigetstr@plt+0x56a8>  // b.any
  407b70:	mov	x1, x21
  407b74:	ldrb	w8, [x1, #1]!
  407b78:	cmp	w8, #0x2f
  407b7c:	mov	w8, #0x2f                  	// #47
  407b80:	b.eq	407b60 <tigetstr@plt+0x5680>  // b.none
  407b84:	b	407b98 <tigetstr@plt+0x56b8>
  407b88:	cbnz	w8, 407b98 <tigetstr@plt+0x56b8>
  407b8c:	mov	x8, xzr
  407b90:	mov	x21, xzr
  407b94:	b	407bb8 <tigetstr@plt+0x56d8>
  407b98:	mov	w8, #0x1                   	// #1
  407b9c:	ldrb	w9, [x21, x8]
  407ba0:	cbz	w9, 407bb8 <tigetstr@plt+0x56d8>
  407ba4:	cmp	w9, #0x2f
  407ba8:	b.eq	407bb8 <tigetstr@plt+0x56d8>  // b.none
  407bac:	add	x8, x8, #0x1
  407bb0:	ldrb	w9, [x21, x8]
  407bb4:	cbnz	w9, 407ba4 <tigetstr@plt+0x56c4>
  407bb8:	add	x9, x8, x20
  407bbc:	cmp	x9, #0x1
  407bc0:	b.eq	407bcc <tigetstr@plt+0x56ec>  // b.none
  407bc4:	cbnz	x9, 407bec <tigetstr@plt+0x570c>
  407bc8:	b	407c20 <tigetstr@plt+0x5740>
  407bcc:	cbz	x19, 407bdc <tigetstr@plt+0x56fc>
  407bd0:	ldrb	w9, [x19]
  407bd4:	cmp	w9, #0x2f
  407bd8:	b.eq	407c20 <tigetstr@plt+0x5740>  // b.none
  407bdc:	cbz	x21, 407c28 <tigetstr@plt+0x5748>
  407be0:	ldrb	w9, [x21]
  407be4:	cmp	w9, #0x2f
  407be8:	b.eq	407c20 <tigetstr@plt+0x5740>  // b.none
  407bec:	cmp	x20, x8
  407bf0:	mov	w8, wzr
  407bf4:	b.ne	407c2c <tigetstr@plt+0x574c>  // b.any
  407bf8:	cbz	x19, 407c2c <tigetstr@plt+0x574c>
  407bfc:	cbz	x21, 407c2c <tigetstr@plt+0x574c>
  407c00:	mov	x0, x19
  407c04:	mov	x1, x21
  407c08:	mov	x2, x20
  407c0c:	bl	402140 <strncmp@plt>
  407c10:	cbnz	w0, 407c28 <tigetstr@plt+0x5748>
  407c14:	add	x0, x19, x20
  407c18:	add	x1, x21, x20
  407c1c:	b	407b00 <tigetstr@plt+0x5620>
  407c20:	mov	w8, #0x1                   	// #1
  407c24:	b	407c2c <tigetstr@plt+0x574c>
  407c28:	mov	w8, wzr
  407c2c:	ldp	x20, x19, [sp, #32]
  407c30:	ldr	x21, [sp, #16]
  407c34:	mov	w0, w8
  407c38:	ldp	x29, x30, [sp], #48
  407c3c:	ret
  407c40:	stp	x29, x30, [sp, #-64]!
  407c44:	orr	x8, x0, x1
  407c48:	stp	x24, x23, [sp, #16]
  407c4c:	stp	x22, x21, [sp, #32]
  407c50:	stp	x20, x19, [sp, #48]
  407c54:	mov	x29, sp
  407c58:	cbz	x8, 407c8c <tigetstr@plt+0x57ac>
  407c5c:	mov	x19, x1
  407c60:	mov	x21, x0
  407c64:	mov	x20, x2
  407c68:	cbz	x0, 407ca8 <tigetstr@plt+0x57c8>
  407c6c:	cbz	x19, 407cc4 <tigetstr@plt+0x57e4>
  407c70:	mov	x0, x21
  407c74:	bl	401f10 <strlen@plt>
  407c78:	mvn	x8, x0
  407c7c:	cmp	x8, x20
  407c80:	b.cs	407ccc <tigetstr@plt+0x57ec>  // b.hs, b.nlast
  407c84:	mov	x22, xzr
  407c88:	b	407d08 <tigetstr@plt+0x5828>
  407c8c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  407c90:	add	x0, x0, #0xd4
  407c94:	ldp	x20, x19, [sp, #48]
  407c98:	ldp	x22, x21, [sp, #32]
  407c9c:	ldp	x24, x23, [sp, #16]
  407ca0:	ldp	x29, x30, [sp], #64
  407ca4:	b	402200 <strdup@plt>
  407ca8:	mov	x0, x19
  407cac:	mov	x1, x20
  407cb0:	ldp	x20, x19, [sp, #48]
  407cb4:	ldp	x22, x21, [sp, #32]
  407cb8:	ldp	x24, x23, [sp, #16]
  407cbc:	ldp	x29, x30, [sp], #64
  407cc0:	b	402340 <strndup@plt>
  407cc4:	mov	x0, x21
  407cc8:	b	407c94 <tigetstr@plt+0x57b4>
  407ccc:	add	x24, x0, x20
  407cd0:	mov	x23, x0
  407cd4:	add	x0, x24, #0x1
  407cd8:	bl	402110 <malloc@plt>
  407cdc:	mov	x22, x0
  407ce0:	cbz	x0, 407d08 <tigetstr@plt+0x5828>
  407ce4:	mov	x0, x22
  407ce8:	mov	x1, x21
  407cec:	mov	x2, x23
  407cf0:	bl	401ee0 <memcpy@plt>
  407cf4:	add	x0, x22, x23
  407cf8:	mov	x1, x19
  407cfc:	mov	x2, x20
  407d00:	bl	401ee0 <memcpy@plt>
  407d04:	strb	wzr, [x22, x24]
  407d08:	mov	x0, x22
  407d0c:	ldp	x20, x19, [sp, #48]
  407d10:	ldp	x22, x21, [sp, #32]
  407d14:	ldp	x24, x23, [sp, #16]
  407d18:	ldp	x29, x30, [sp], #64
  407d1c:	ret
  407d20:	stp	x29, x30, [sp, #-64]!
  407d24:	stp	x20, x19, [sp, #48]
  407d28:	mov	x20, x0
  407d2c:	stp	x24, x23, [sp, #16]
  407d30:	stp	x22, x21, [sp, #32]
  407d34:	mov	x29, sp
  407d38:	cbz	x1, 407d6c <tigetstr@plt+0x588c>
  407d3c:	mov	x0, x1
  407d40:	mov	x19, x1
  407d44:	bl	401f10 <strlen@plt>
  407d48:	mov	x21, x0
  407d4c:	cbz	x20, 407d78 <tigetstr@plt+0x5898>
  407d50:	mov	x0, x20
  407d54:	bl	401f10 <strlen@plt>
  407d58:	mvn	x8, x0
  407d5c:	cmp	x21, x8
  407d60:	b.ls	407d94 <tigetstr@plt+0x58b4>  // b.plast
  407d64:	mov	x22, xzr
  407d68:	b	407dd0 <tigetstr@plt+0x58f0>
  407d6c:	cbz	x20, 407de8 <tigetstr@plt+0x5908>
  407d70:	mov	x0, x20
  407d74:	b	407df0 <tigetstr@plt+0x5910>
  407d78:	mov	x0, x19
  407d7c:	mov	x1, x21
  407d80:	ldp	x20, x19, [sp, #48]
  407d84:	ldp	x22, x21, [sp, #32]
  407d88:	ldp	x24, x23, [sp, #16]
  407d8c:	ldp	x29, x30, [sp], #64
  407d90:	b	402340 <strndup@plt>
  407d94:	add	x24, x0, x21
  407d98:	mov	x23, x0
  407d9c:	add	x0, x24, #0x1
  407da0:	bl	402110 <malloc@plt>
  407da4:	mov	x22, x0
  407da8:	cbz	x0, 407dd0 <tigetstr@plt+0x58f0>
  407dac:	mov	x0, x22
  407db0:	mov	x1, x20
  407db4:	mov	x2, x23
  407db8:	bl	401ee0 <memcpy@plt>
  407dbc:	add	x0, x22, x23
  407dc0:	mov	x1, x19
  407dc4:	mov	x2, x21
  407dc8:	bl	401ee0 <memcpy@plt>
  407dcc:	strb	wzr, [x22, x24]
  407dd0:	mov	x0, x22
  407dd4:	ldp	x20, x19, [sp, #48]
  407dd8:	ldp	x22, x21, [sp, #32]
  407ddc:	ldp	x24, x23, [sp, #16]
  407de0:	ldp	x29, x30, [sp], #64
  407de4:	ret
  407de8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  407dec:	add	x0, x0, #0xd4
  407df0:	ldp	x20, x19, [sp, #48]
  407df4:	ldp	x22, x21, [sp, #32]
  407df8:	ldp	x24, x23, [sp, #16]
  407dfc:	ldp	x29, x30, [sp], #64
  407e00:	b	402200 <strdup@plt>
  407e04:	sub	sp, sp, #0x140
  407e08:	stp	x29, x30, [sp, #240]
  407e0c:	add	x29, sp, #0xf0
  407e10:	sub	x9, x29, #0x70
  407e14:	mov	x10, sp
  407e18:	mov	x11, #0xffffffffffffffd0    	// #-48
  407e1c:	add	x8, x29, #0x50
  407e20:	movk	x11, #0xff80, lsl #32
  407e24:	add	x9, x9, #0x30
  407e28:	add	x10, x10, #0x80
  407e2c:	stp	x8, x9, [x29, #-32]
  407e30:	stp	x10, x11, [x29, #-16]
  407e34:	stp	x2, x3, [x29, #-112]
  407e38:	stp	x4, x5, [x29, #-96]
  407e3c:	stp	x6, x7, [x29, #-80]
  407e40:	stp	q1, q2, [sp, #16]
  407e44:	str	q0, [sp]
  407e48:	ldp	q0, q1, [x29, #-32]
  407e4c:	stp	x20, x19, [sp, #304]
  407e50:	mov	x19, x0
  407e54:	add	x0, x29, #0x18
  407e58:	sub	x2, x29, #0x40
  407e5c:	str	x28, [sp, #256]
  407e60:	stp	x24, x23, [sp, #272]
  407e64:	stp	x22, x21, [sp, #288]
  407e68:	stp	q3, q4, [sp, #48]
  407e6c:	stp	q5, q6, [sp, #80]
  407e70:	str	q7, [sp, #112]
  407e74:	stp	q0, q1, [x29, #-64]
  407e78:	bl	402330 <vasprintf@plt>
  407e7c:	tbnz	w0, #31, 407eb4 <tigetstr@plt+0x59d4>
  407e80:	ldr	x21, [x29, #24]
  407e84:	orr	x8, x19, x21
  407e88:	cbz	x8, 407ebc <tigetstr@plt+0x59dc>
  407e8c:	mov	w22, w0
  407e90:	cbz	x19, 407ed0 <tigetstr@plt+0x59f0>
  407e94:	cbz	x21, 407ee4 <tigetstr@plt+0x5a04>
  407e98:	mov	x0, x19
  407e9c:	bl	401f10 <strlen@plt>
  407ea0:	mvn	x8, x0
  407ea4:	cmp	x8, x22
  407ea8:	b.cs	407eec <tigetstr@plt+0x5a0c>  // b.hs, b.nlast
  407eac:	mov	x20, xzr
  407eb0:	b	407f28 <tigetstr@plt+0x5a48>
  407eb4:	mov	x20, xzr
  407eb8:	b	407f30 <tigetstr@plt+0x5a50>
  407ebc:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  407ec0:	add	x0, x0, #0xd4
  407ec4:	bl	402200 <strdup@plt>
  407ec8:	mov	x20, x0
  407ecc:	b	407f28 <tigetstr@plt+0x5a48>
  407ed0:	mov	x0, x21
  407ed4:	mov	x1, x22
  407ed8:	bl	402340 <strndup@plt>
  407edc:	mov	x20, x0
  407ee0:	b	407f28 <tigetstr@plt+0x5a48>
  407ee4:	mov	x0, x19
  407ee8:	b	407ec4 <tigetstr@plt+0x59e4>
  407eec:	add	x24, x0, x22
  407ef0:	mov	x23, x0
  407ef4:	add	x0, x24, #0x1
  407ef8:	bl	402110 <malloc@plt>
  407efc:	mov	x20, x0
  407f00:	cbz	x0, 407f28 <tigetstr@plt+0x5a48>
  407f04:	mov	x0, x20
  407f08:	mov	x1, x19
  407f0c:	mov	x2, x23
  407f10:	bl	401ee0 <memcpy@plt>
  407f14:	add	x0, x20, x23
  407f18:	mov	x1, x21
  407f1c:	mov	x2, x22
  407f20:	bl	401ee0 <memcpy@plt>
  407f24:	strb	wzr, [x20, x24]
  407f28:	ldr	x0, [x29, #24]
  407f2c:	bl	4022f0 <free@plt>
  407f30:	mov	x0, x20
  407f34:	ldp	x20, x19, [sp, #304]
  407f38:	ldp	x22, x21, [sp, #288]
  407f3c:	ldp	x24, x23, [sp, #272]
  407f40:	ldr	x28, [sp, #256]
  407f44:	ldp	x29, x30, [sp, #240]
  407f48:	add	sp, sp, #0x140
  407f4c:	ret
  407f50:	sub	sp, sp, #0x60
  407f54:	stp	x29, x30, [sp, #16]
  407f58:	stp	x26, x25, [sp, #32]
  407f5c:	stp	x24, x23, [sp, #48]
  407f60:	stp	x22, x21, [sp, #64]
  407f64:	stp	x20, x19, [sp, #80]
  407f68:	ldr	x23, [x0]
  407f6c:	add	x29, sp, #0x10
  407f70:	ldrb	w8, [x23]
  407f74:	cbz	w8, 408134 <tigetstr@plt+0x5c54>
  407f78:	mov	x20, x0
  407f7c:	mov	x22, x1
  407f80:	mov	x0, x23
  407f84:	mov	x1, x2
  407f88:	mov	w24, w3
  407f8c:	mov	x21, x2
  407f90:	bl	402350 <strspn@plt>
  407f94:	add	x19, x23, x0
  407f98:	ldrb	w25, [x19]
  407f9c:	cbz	x25, 408130 <tigetstr@plt+0x5c50>
  407fa0:	cbz	w24, 408030 <tigetstr@plt+0x5b50>
  407fa4:	cmp	w25, #0x3f
  407fa8:	b.hi	40804c <tigetstr@plt+0x5b6c>  // b.pmore
  407fac:	mov	w8, #0x1                   	// #1
  407fb0:	mov	x9, #0x1                   	// #1
  407fb4:	lsl	x8, x8, x25
  407fb8:	movk	x9, #0x84, lsl #32
  407fbc:	and	x8, x8, x9
  407fc0:	cbz	x8, 40804c <tigetstr@plt+0x5b6c>
  407fc4:	sturb	w25, [x29, #-4]
  407fc8:	sturb	wzr, [x29, #-3]
  407fcc:	mov	x24, x19
  407fd0:	ldrb	w9, [x24, #1]!
  407fd4:	cbz	w9, 4080cc <tigetstr@plt+0x5bec>
  407fd8:	add	x10, x0, x23
  407fdc:	mov	x26, xzr
  407fe0:	mov	w8, wzr
  407fe4:	add	x23, x10, #0x2
  407fe8:	b	40800c <tigetstr@plt+0x5b2c>
  407fec:	sxtb	w1, w9
  407ff0:	sub	x0, x29, #0x4
  407ff4:	bl	402360 <strchr@plt>
  407ff8:	cbnz	x0, 4080e0 <tigetstr@plt+0x5c00>
  407ffc:	mov	w8, wzr
  408000:	ldrb	w9, [x23, x26]
  408004:	add	x26, x26, #0x1
  408008:	cbz	w9, 40802c <tigetstr@plt+0x5b4c>
  40800c:	cbnz	w8, 407ffc <tigetstr@plt+0x5b1c>
  408010:	and	w8, w9, #0xff
  408014:	cmp	w8, #0x5c
  408018:	b.ne	407fec <tigetstr@plt+0x5b0c>  // b.any
  40801c:	mov	w8, #0x1                   	// #1
  408020:	ldrb	w9, [x23, x26]
  408024:	add	x26, x26, #0x1
  408028:	cbnz	w9, 40800c <tigetstr@plt+0x5b2c>
  40802c:	b	4080e4 <tigetstr@plt+0x5c04>
  408030:	mov	x0, x19
  408034:	mov	x1, x21
  408038:	bl	402420 <strcspn@plt>
  40803c:	add	x8, x19, x0
  408040:	str	x0, [x22]
  408044:	str	x8, [x20]
  408048:	b	408138 <tigetstr@plt+0x5c58>
  40804c:	add	x9, x0, x23
  408050:	mov	x24, xzr
  408054:	mov	w8, wzr
  408058:	add	x23, x9, #0x1
  40805c:	b	408080 <tigetstr@plt+0x5ba0>
  408060:	sxtb	w1, w25
  408064:	mov	x0, x21
  408068:	bl	402360 <strchr@plt>
  40806c:	cbnz	x0, 4080d8 <tigetstr@plt+0x5bf8>
  408070:	mov	w8, wzr
  408074:	ldrb	w25, [x23, x24]
  408078:	add	x24, x24, #0x1
  40807c:	cbz	w25, 4080a0 <tigetstr@plt+0x5bc0>
  408080:	cbnz	w8, 408070 <tigetstr@plt+0x5b90>
  408084:	and	w8, w25, #0xff
  408088:	cmp	w8, #0x5c
  40808c:	b.ne	408060 <tigetstr@plt+0x5b80>  // b.any
  408090:	mov	w8, #0x1                   	// #1
  408094:	ldrb	w25, [x23, x24]
  408098:	add	x24, x24, #0x1
  40809c:	cbnz	w25, 408080 <tigetstr@plt+0x5ba0>
  4080a0:	sub	w8, w24, w8
  4080a4:	sxtw	x8, w8
  4080a8:	str	x8, [x22]
  4080ac:	add	x22, x19, x8
  4080b0:	ldrsb	w1, [x22]
  4080b4:	cbz	w1, 4080c4 <tigetstr@plt+0x5be4>
  4080b8:	mov	x0, x21
  4080bc:	bl	402360 <strchr@plt>
  4080c0:	cbz	x0, 408130 <tigetstr@plt+0x5c50>
  4080c4:	str	x22, [x20]
  4080c8:	b	408138 <tigetstr@plt+0x5c58>
  4080cc:	mov	w8, wzr
  4080d0:	mov	w26, wzr
  4080d4:	b	4080e4 <tigetstr@plt+0x5c04>
  4080d8:	mov	w8, wzr
  4080dc:	b	4080a0 <tigetstr@plt+0x5bc0>
  4080e0:	mov	w8, wzr
  4080e4:	sub	w8, w26, w8
  4080e8:	sxtw	x23, w8
  4080ec:	str	x23, [x22]
  4080f0:	add	x8, x23, x19
  4080f4:	ldrb	w8, [x8, #1]
  4080f8:	cbz	w8, 408130 <tigetstr@plt+0x5c50>
  4080fc:	cmp	w8, w25
  408100:	b.ne	408130 <tigetstr@plt+0x5c50>  // b.any
  408104:	add	x8, x23, x19
  408108:	ldrsb	w1, [x8, #2]
  40810c:	cbz	w1, 40811c <tigetstr@plt+0x5c3c>
  408110:	mov	x0, x21
  408114:	bl	402360 <strchr@plt>
  408118:	cbz	x0, 408130 <tigetstr@plt+0x5c50>
  40811c:	add	x8, x19, x23
  408120:	add	x8, x8, #0x2
  408124:	str	x8, [x20]
  408128:	mov	x19, x24
  40812c:	b	408138 <tigetstr@plt+0x5c58>
  408130:	str	x19, [x20]
  408134:	mov	x19, xzr
  408138:	mov	x0, x19
  40813c:	ldp	x20, x19, [sp, #80]
  408140:	ldp	x22, x21, [sp, #64]
  408144:	ldp	x24, x23, [sp, #48]
  408148:	ldp	x26, x25, [sp, #32]
  40814c:	ldp	x29, x30, [sp, #16]
  408150:	add	sp, sp, #0x60
  408154:	ret
  408158:	stp	x29, x30, [sp, #-32]!
  40815c:	str	x19, [sp, #16]
  408160:	mov	x19, x0
  408164:	mov	x29, sp
  408168:	mov	x0, x19
  40816c:	bl	402170 <fgetc@plt>
  408170:	cmp	w0, #0xa
  408174:	b.eq	408190 <tigetstr@plt+0x5cb0>  // b.none
  408178:	cmn	w0, #0x1
  40817c:	b.ne	408168 <tigetstr@plt+0x5c88>  // b.any
  408180:	mov	w0, #0x1                   	// #1
  408184:	ldr	x19, [sp, #16]
  408188:	ldp	x29, x30, [sp], #32
  40818c:	ret
  408190:	mov	w0, wzr
  408194:	ldr	x19, [sp, #16]
  408198:	ldp	x29, x30, [sp], #32
  40819c:	ret
  4081a0:	sub	sp, sp, #0xc0
  4081a4:	stp	x29, x30, [sp, #144]
  4081a8:	str	x21, [sp, #160]
  4081ac:	stp	x20, x19, [sp, #176]
  4081b0:	add	x29, sp, #0x90
  4081b4:	stp	xzr, xzr, [sp]
  4081b8:	cbz	x0, 408864 <tigetstr@plt+0x6384>
  4081bc:	mov	x19, x1
  4081c0:	cbz	x1, 408884 <tigetstr@plt+0x63a4>
  4081c4:	mov	x20, x0
  4081c8:	mov	x0, xzr
  4081cc:	bl	402100 <time@plt>
  4081d0:	str	x0, [x29, #24]
  4081d4:	add	x0, x29, #0x18
  4081d8:	sub	x1, x29, #0x40
  4081dc:	bl	401fc0 <localtime_r@plt>
  4081e0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4081e4:	mov	w21, #0xffffffff            	// #-1
  4081e8:	add	x1, x1, #0x63f
  4081ec:	mov	x0, x20
  4081f0:	stur	w21, [x29, #-32]
  4081f4:	bl	4022b0 <strcmp@plt>
  4081f8:	cbz	w0, 408298 <tigetstr@plt+0x5db8>
  4081fc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408200:	add	x1, x1, #0x643
  408204:	mov	x0, x20
  408208:	bl	4022b0 <strcmp@plt>
  40820c:	cbz	w0, 408260 <tigetstr@plt+0x5d80>
  408210:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408214:	add	x1, x1, #0x649
  408218:	mov	x0, x20
  40821c:	bl	4022b0 <strcmp@plt>
  408220:	cbz	w0, 40826c <tigetstr@plt+0x5d8c>
  408224:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408228:	add	x1, x1, #0x653
  40822c:	mov	x0, x20
  408230:	bl	4022b0 <strcmp@plt>
  408234:	cbz	w0, 408280 <tigetstr@plt+0x5da0>
  408238:	ldrb	w8, [x20]
  40823c:	cmp	w8, #0x2d
  408240:	b.eq	4082e0 <tigetstr@plt+0x5e00>  // b.none
  408244:	cmp	w8, #0x2b
  408248:	b.ne	4082f8 <tigetstr@plt+0x5e18>  // b.any
  40824c:	add	x0, x20, #0x1
  408250:	add	x1, sp, #0x8
  408254:	bl	4088a4 <tigetstr@plt+0x63c4>
  408258:	tbz	w0, #31, 408294 <tigetstr@plt+0x5db4>
  40825c:	b	4082f0 <tigetstr@plt+0x5e10>
  408260:	stur	xzr, [x29, #-60]
  408264:	stur	wzr, [x29, #-64]
  408268:	b	408294 <tigetstr@plt+0x5db4>
  40826c:	ldur	w8, [x29, #-52]
  408270:	stur	xzr, [x29, #-60]
  408274:	stur	wzr, [x29, #-64]
  408278:	sub	w8, w8, #0x1
  40827c:	b	408290 <tigetstr@plt+0x5db0>
  408280:	ldur	w8, [x29, #-52]
  408284:	stur	xzr, [x29, #-60]
  408288:	stur	wzr, [x29, #-64]
  40828c:	add	w8, w8, #0x1
  408290:	stur	w8, [x29, #-52]
  408294:	mov	w21, #0xffffffff            	// #-1
  408298:	sub	x0, x29, #0x40
  40829c:	bl	402250 <mktime@plt>
  4082a0:	cmn	x0, #0x1
  4082a4:	str	x0, [x29, #24]
  4082a8:	b.eq	408834 <tigetstr@plt+0x6354>  // b.none
  4082ac:	tbnz	w21, #31, 4082bc <tigetstr@plt+0x5ddc>
  4082b0:	ldur	w8, [x29, #-40]
  4082b4:	cmp	w8, w21
  4082b8:	b.ne	408834 <tigetstr@plt+0x6354>  // b.any
  4082bc:	ldp	x9, x8, [sp]
  4082c0:	mov	w10, #0x4240                	// #16960
  4082c4:	movk	w10, #0xf, lsl #16
  4082c8:	mov	w20, wzr
  4082cc:	madd	x8, x0, x10, x8
  4082d0:	subs	x8, x8, x9
  4082d4:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4082d8:	str	x8, [x19]
  4082dc:	b	408838 <tigetstr@plt+0x6358>
  4082e0:	add	x0, x20, #0x1
  4082e4:	mov	x1, sp
  4082e8:	bl	4088a4 <tigetstr@plt+0x63c4>
  4082ec:	tbz	w0, #31, 408294 <tigetstr@plt+0x5db4>
  4082f0:	mov	w20, w0
  4082f4:	b	408838 <tigetstr@plt+0x6358>
  4082f8:	mov	x0, x20
  4082fc:	bl	401f10 <strlen@plt>
  408300:	subs	x1, x0, #0x4
  408304:	b.cc	408320 <tigetstr@plt+0x5e40>  // b.lo, b.ul, b.last
  408308:	add	x8, x20, x0
  40830c:	ldur	w8, [x8, #-4]
  408310:	mov	w9, #0x6120                	// #24864
  408314:	movk	w9, #0x6f67, lsl #16
  408318:	cmp	w8, w9
  40831c:	b.eq	4084a0 <tigetstr@plt+0x5fc0>  // b.none
  408320:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408324:	add	x1, x1, #0x5a9
  408328:	mov	w2, #0x6                   	// #6
  40832c:	mov	x0, x20
  408330:	bl	402320 <strncasecmp@plt>
  408334:	cbnz	w0, 408350 <tigetstr@plt+0x5e70>
  408338:	ldrb	w8, [x20, #6]
  40833c:	cmp	w8, #0x20
  408340:	b.ne	408350 <tigetstr@plt+0x5e70>  // b.any
  408344:	mov	x9, xzr
  408348:	mov	w8, #0x7                   	// #7
  40834c:	b	4085f0 <tigetstr@plt+0x6110>
  408350:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408354:	add	x1, x1, #0x5b0
  408358:	mov	w2, #0x3                   	// #3
  40835c:	mov	x0, x20
  408360:	bl	402320 <strncasecmp@plt>
  408364:	cbnz	w0, 408380 <tigetstr@plt+0x5ea0>
  408368:	ldrb	w8, [x20, #3]
  40836c:	cmp	w8, #0x20
  408370:	b.ne	408380 <tigetstr@plt+0x5ea0>  // b.any
  408374:	mov	w8, #0x4                   	// #4
  408378:	mov	w9, #0x1                   	// #1
  40837c:	b	4085f0 <tigetstr@plt+0x6110>
  408380:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408384:	add	x1, x1, #0x5b4
  408388:	mov	w2, #0x6                   	// #6
  40838c:	mov	x0, x20
  408390:	bl	402320 <strncasecmp@plt>
  408394:	cbnz	w0, 4083b0 <tigetstr@plt+0x5ed0>
  408398:	ldrb	w8, [x20, #6]
  40839c:	cmp	w8, #0x20
  4083a0:	b.ne	4083b0 <tigetstr@plt+0x5ed0>  // b.any
  4083a4:	mov	w8, #0x7                   	// #7
  4083a8:	mov	w9, #0x2                   	// #2
  4083ac:	b	4085f0 <tigetstr@plt+0x6110>
  4083b0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4083b4:	add	x1, x1, #0x5bb
  4083b8:	mov	w2, #0x3                   	// #3
  4083bc:	mov	x0, x20
  4083c0:	bl	402320 <strncasecmp@plt>
  4083c4:	cbnz	w0, 4083e0 <tigetstr@plt+0x5f00>
  4083c8:	ldrb	w8, [x20, #3]
  4083cc:	cmp	w8, #0x20
  4083d0:	b.ne	4083e0 <tigetstr@plt+0x5f00>  // b.any
  4083d4:	mov	w8, #0x4                   	// #4
  4083d8:	mov	w9, #0x3                   	// #3
  4083dc:	b	4085f0 <tigetstr@plt+0x6110>
  4083e0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4083e4:	add	x1, x1, #0x5bf
  4083e8:	mov	w2, #0x7                   	// #7
  4083ec:	mov	x0, x20
  4083f0:	bl	402320 <strncasecmp@plt>
  4083f4:	cbnz	w0, 408410 <tigetstr@plt+0x5f30>
  4083f8:	ldrb	w8, [x20, #7]
  4083fc:	cmp	w8, #0x20
  408400:	b.ne	408410 <tigetstr@plt+0x5f30>  // b.any
  408404:	mov	w8, #0x8                   	// #8
  408408:	mov	w9, #0x4                   	// #4
  40840c:	b	4085f0 <tigetstr@plt+0x6110>
  408410:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408414:	add	x1, x1, #0x5c7
  408418:	mov	w2, #0x3                   	// #3
  40841c:	mov	x0, x20
  408420:	bl	402320 <strncasecmp@plt>
  408424:	cbnz	w0, 408440 <tigetstr@plt+0x5f60>
  408428:	ldrb	w8, [x20, #3]
  40842c:	cmp	w8, #0x20
  408430:	b.ne	408440 <tigetstr@plt+0x5f60>  // b.any
  408434:	mov	w8, #0x4                   	// #4
  408438:	mov	w9, #0x5                   	// #5
  40843c:	b	4085f0 <tigetstr@plt+0x6110>
  408440:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408444:	add	x1, x1, #0x5cb
  408448:	mov	w2, #0x9                   	// #9
  40844c:	mov	x0, x20
  408450:	bl	402320 <strncasecmp@plt>
  408454:	cbnz	w0, 408470 <tigetstr@plt+0x5f90>
  408458:	ldrb	w8, [x20, #9]
  40845c:	cmp	w8, #0x20
  408460:	b.ne	408470 <tigetstr@plt+0x5f90>  // b.any
  408464:	mov	w8, #0xa                   	// #10
  408468:	mov	w9, #0x6                   	// #6
  40846c:	b	4085f0 <tigetstr@plt+0x6110>
  408470:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408474:	add	x1, x1, #0x5d5
  408478:	mov	w2, #0x3                   	// #3
  40847c:	mov	x0, x20
  408480:	bl	402320 <strncasecmp@plt>
  408484:	cbnz	w0, 4084cc <tigetstr@plt+0x5fec>
  408488:	ldrb	w8, [x20, #3]
  40848c:	cmp	w8, #0x20
  408490:	b.ne	4084cc <tigetstr@plt+0x5fec>  // b.any
  408494:	mov	w8, #0x4                   	// #4
  408498:	mov	w9, #0x7                   	// #7
  40849c:	b	4085f0 <tigetstr@plt+0x6110>
  4084a0:	mov	x0, x20
  4084a4:	bl	402340 <strndup@plt>
  4084a8:	cbz	x0, 40858c <tigetstr@plt+0x60ac>
  4084ac:	mov	x1, sp
  4084b0:	mov	x21, x0
  4084b4:	bl	4088a4 <tigetstr@plt+0x63c4>
  4084b8:	mov	w20, w0
  4084bc:	mov	x0, x21
  4084c0:	bl	4022f0 <free@plt>
  4084c4:	tbz	w20, #31, 408294 <tigetstr@plt+0x5db4>
  4084c8:	b	408838 <tigetstr@plt+0x6358>
  4084cc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4084d0:	add	x1, x1, #0x5d9
  4084d4:	mov	w2, #0x8                   	// #8
  4084d8:	mov	x0, x20
  4084dc:	bl	402320 <strncasecmp@plt>
  4084e0:	cbnz	w0, 4084fc <tigetstr@plt+0x601c>
  4084e4:	ldrb	w8, [x20, #8]
  4084e8:	cmp	w8, #0x20
  4084ec:	b.ne	4084fc <tigetstr@plt+0x601c>  // b.any
  4084f0:	mov	w8, #0x9                   	// #9
  4084f4:	mov	w9, #0x8                   	// #8
  4084f8:	b	4085f0 <tigetstr@plt+0x6110>
  4084fc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408500:	add	x1, x1, #0x5e2
  408504:	mov	w2, #0x3                   	// #3
  408508:	mov	x0, x20
  40850c:	bl	402320 <strncasecmp@plt>
  408510:	cbnz	w0, 40852c <tigetstr@plt+0x604c>
  408514:	ldrb	w8, [x20, #3]
  408518:	cmp	w8, #0x20
  40851c:	b.ne	40852c <tigetstr@plt+0x604c>  // b.any
  408520:	mov	w8, #0x4                   	// #4
  408524:	mov	w9, #0x9                   	// #9
  408528:	b	4085f0 <tigetstr@plt+0x6110>
  40852c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408530:	add	x1, x1, #0x5e6
  408534:	mov	w2, #0x6                   	// #6
  408538:	mov	x0, x20
  40853c:	bl	402320 <strncasecmp@plt>
  408540:	cbnz	w0, 40855c <tigetstr@plt+0x607c>
  408544:	ldrb	w8, [x20, #6]
  408548:	cmp	w8, #0x20
  40854c:	b.ne	40855c <tigetstr@plt+0x607c>  // b.any
  408550:	mov	w8, #0x7                   	// #7
  408554:	mov	w9, #0xa                   	// #10
  408558:	b	4085f0 <tigetstr@plt+0x6110>
  40855c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408560:	add	x1, x1, #0x5ed
  408564:	mov	w2, #0x3                   	// #3
  408568:	mov	x0, x20
  40856c:	bl	402320 <strncasecmp@plt>
  408570:	cbnz	w0, 408594 <tigetstr@plt+0x60b4>
  408574:	ldrb	w8, [x20, #3]
  408578:	cmp	w8, #0x20
  40857c:	b.ne	408594 <tigetstr@plt+0x60b4>  // b.any
  408580:	mov	w8, #0x4                   	// #4
  408584:	mov	w9, #0xb                   	// #11
  408588:	b	4085f0 <tigetstr@plt+0x6110>
  40858c:	mov	w20, #0xfffffff4            	// #-12
  408590:	b	408838 <tigetstr@plt+0x6358>
  408594:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408598:	add	x1, x1, #0x5f1
  40859c:	mov	w2, #0x8                   	// #8
  4085a0:	mov	x0, x20
  4085a4:	bl	402320 <strncasecmp@plt>
  4085a8:	cbnz	w0, 4085c4 <tigetstr@plt+0x60e4>
  4085ac:	ldrb	w8, [x20, #8]
  4085b0:	cmp	w8, #0x20
  4085b4:	b.ne	4085c4 <tigetstr@plt+0x60e4>  // b.any
  4085b8:	mov	w8, #0x9                   	// #9
  4085bc:	mov	w9, #0xc                   	// #12
  4085c0:	b	4085f0 <tigetstr@plt+0x6110>
  4085c4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4085c8:	add	x1, x1, #0x5fa
  4085cc:	mov	w2, #0x3                   	// #3
  4085d0:	mov	x0, x20
  4085d4:	bl	402320 <strncasecmp@plt>
  4085d8:	cbnz	w0, 40885c <tigetstr@plt+0x637c>
  4085dc:	ldrb	w8, [x20, #3]
  4085e0:	cmp	w8, #0x20
  4085e4:	b.ne	40885c <tigetstr@plt+0x637c>  // b.any
  4085e8:	mov	w8, #0x4                   	// #4
  4085ec:	mov	w9, #0xd                   	// #13
  4085f0:	adrp	x10, 41c000 <tigetstr@plt+0x19b20>
  4085f4:	add	x10, x10, #0x9e8
  4085f8:	add	x9, x10, x9, lsl #4
  4085fc:	ldr	w21, [x9, #8]
  408600:	add	x20, x20, x8
  408604:	ldp	q0, q1, [x29, #-64]
  408608:	ldur	q2, [x29, #-32]
  40860c:	ldur	x8, [x29, #-16]
  408610:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408614:	add	x1, x1, #0x661
  408618:	sub	x2, x29, #0x40
  40861c:	mov	x0, x20
  408620:	stp	q0, q1, [sp, #16]
  408624:	str	q2, [sp, #48]
  408628:	str	x8, [sp, #64]
  40862c:	bl	402070 <strptime@plt>
  408630:	cbz	x0, 40863c <tigetstr@plt+0x615c>
  408634:	ldrb	w8, [x0]
  408638:	cbz	w8, 408298 <tigetstr@plt+0x5db8>
  40863c:	ldp	q0, q1, [sp, #16]
  408640:	ldr	q2, [sp, #48]
  408644:	ldr	x8, [sp, #64]
  408648:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40864c:	add	x1, x1, #0x673
  408650:	sub	x2, x29, #0x40
  408654:	mov	x0, x20
  408658:	stp	q0, q1, [x29, #-64]
  40865c:	stur	q2, [x29, #-32]
  408660:	stur	x8, [x29, #-16]
  408664:	bl	402070 <strptime@plt>
  408668:	cbz	x0, 408674 <tigetstr@plt+0x6194>
  40866c:	ldrb	w8, [x0]
  408670:	cbz	w8, 408298 <tigetstr@plt+0x5db8>
  408674:	ldp	q0, q1, [sp, #16]
  408678:	ldr	q2, [sp, #48]
  40867c:	ldr	x8, [sp, #64]
  408680:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408684:	add	x1, x1, #0x685
  408688:	sub	x2, x29, #0x40
  40868c:	mov	x0, x20
  408690:	stp	q0, q1, [x29, #-64]
  408694:	stur	q2, [x29, #-32]
  408698:	stur	x8, [x29, #-16]
  40869c:	bl	402070 <strptime@plt>
  4086a0:	cbz	x0, 4086ac <tigetstr@plt+0x61cc>
  4086a4:	ldrb	w8, [x0]
  4086a8:	cbz	w8, 408298 <tigetstr@plt+0x5db8>
  4086ac:	ldp	q0, q1, [sp, #16]
  4086b0:	ldr	q2, [sp, #48]
  4086b4:	ldr	x8, [sp, #64]
  4086b8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4086bc:	add	x1, x1, #0x697
  4086c0:	sub	x2, x29, #0x40
  4086c4:	mov	x0, x20
  4086c8:	stp	q0, q1, [x29, #-64]
  4086cc:	stur	q2, [x29, #-32]
  4086d0:	stur	x8, [x29, #-16]
  4086d4:	bl	402070 <strptime@plt>
  4086d8:	cbz	x0, 4086e4 <tigetstr@plt+0x6204>
  4086dc:	ldrb	w8, [x0]
  4086e0:	cbz	w8, 408854 <tigetstr@plt+0x6374>
  4086e4:	ldp	q0, q1, [sp, #16]
  4086e8:	ldr	q2, [sp, #48]
  4086ec:	ldr	x8, [sp, #64]
  4086f0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4086f4:	add	x1, x1, #0x6a6
  4086f8:	sub	x2, x29, #0x40
  4086fc:	mov	x0, x20
  408700:	stp	q0, q1, [x29, #-64]
  408704:	stur	q2, [x29, #-32]
  408708:	stur	x8, [x29, #-16]
  40870c:	bl	402070 <strptime@plt>
  408710:	cbz	x0, 40871c <tigetstr@plt+0x623c>
  408714:	ldrb	w8, [x0]
  408718:	cbz	w8, 408854 <tigetstr@plt+0x6374>
  40871c:	ldp	q0, q1, [sp, #16]
  408720:	ldr	q2, [sp, #48]
  408724:	ldr	x8, [sp, #64]
  408728:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40872c:	add	x1, x1, #0x6b5
  408730:	sub	x2, x29, #0x40
  408734:	mov	x0, x20
  408738:	stp	q0, q1, [x29, #-64]
  40873c:	stur	q2, [x29, #-32]
  408740:	stur	x8, [x29, #-16]
  408744:	bl	402070 <strptime@plt>
  408748:	cbz	x0, 408754 <tigetstr@plt+0x6274>
  40874c:	ldrb	w8, [x0]
  408750:	cbz	w8, 408850 <tigetstr@plt+0x6370>
  408754:	ldp	q0, q1, [sp, #16]
  408758:	ldr	q2, [sp, #48]
  40875c:	ldr	x8, [sp, #64]
  408760:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408764:	add	x1, x1, #0x6be
  408768:	sub	x2, x29, #0x40
  40876c:	mov	x0, x20
  408770:	stp	q0, q1, [x29, #-64]
  408774:	stur	q2, [x29, #-32]
  408778:	stur	x8, [x29, #-16]
  40877c:	bl	402070 <strptime@plt>
  408780:	cbz	x0, 40878c <tigetstr@plt+0x62ac>
  408784:	ldrb	w8, [x0]
  408788:	cbz	w8, 408850 <tigetstr@plt+0x6370>
  40878c:	ldp	q0, q1, [sp, #16]
  408790:	ldr	q2, [sp, #48]
  408794:	ldr	x8, [sp, #64]
  408798:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40879c:	add	x1, x1, #0x67c
  4087a0:	sub	x2, x29, #0x40
  4087a4:	mov	x0, x20
  4087a8:	stp	q0, q1, [x29, #-64]
  4087ac:	stur	q2, [x29, #-32]
  4087b0:	stur	x8, [x29, #-16]
  4087b4:	bl	402070 <strptime@plt>
  4087b8:	cbz	x0, 4087c4 <tigetstr@plt+0x62e4>
  4087bc:	ldrb	w8, [x0]
  4087c0:	cbz	w8, 408298 <tigetstr@plt+0x5db8>
  4087c4:	ldp	q0, q1, [sp, #16]
  4087c8:	ldr	q2, [sp, #48]
  4087cc:	ldr	x8, [sp, #64]
  4087d0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4087d4:	add	x1, x1, #0x6af
  4087d8:	sub	x2, x29, #0x40
  4087dc:	mov	x0, x20
  4087e0:	stp	q0, q1, [x29, #-64]
  4087e4:	stur	q2, [x29, #-32]
  4087e8:	stur	x8, [x29, #-16]
  4087ec:	bl	402070 <strptime@plt>
  4087f0:	cbz	x0, 4087fc <tigetstr@plt+0x631c>
  4087f4:	ldrb	w8, [x0]
  4087f8:	cbz	w8, 408854 <tigetstr@plt+0x6374>
  4087fc:	ldp	q0, q1, [sp, #16]
  408800:	ldr	q2, [sp, #48]
  408804:	ldr	x8, [sp, #64]
  408808:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40880c:	add	x1, x1, #0x6c7
  408810:	sub	x2, x29, #0x40
  408814:	mov	x0, x20
  408818:	stp	q0, q1, [x29, #-64]
  40881c:	stur	q2, [x29, #-32]
  408820:	stur	x8, [x29, #-16]
  408824:	bl	402070 <strptime@plt>
  408828:	cbz	x0, 408834 <tigetstr@plt+0x6354>
  40882c:	ldrb	w8, [x0]
  408830:	cbz	w8, 408854 <tigetstr@plt+0x6374>
  408834:	mov	w20, #0xffffffea            	// #-22
  408838:	mov	w0, w20
  40883c:	ldp	x20, x19, [sp, #176]
  408840:	ldr	x21, [sp, #160]
  408844:	ldp	x29, x30, [sp, #144]
  408848:	add	sp, sp, #0xc0
  40884c:	ret
  408850:	stur	xzr, [x29, #-60]
  408854:	stur	wzr, [x29, #-64]
  408858:	b	408298 <tigetstr@plt+0x5db8>
  40885c:	mov	w21, #0xffffffff            	// #-1
  408860:	b	408604 <tigetstr@plt+0x6124>
  408864:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408868:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40886c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  408870:	add	x0, x0, #0x5fc
  408874:	add	x1, x1, #0x5fe
  408878:	add	x3, x3, #0x60e
  40887c:	mov	w2, #0xc4                  	// #196
  408880:	bl	402450 <__assert_fail@plt>
  408884:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408888:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40888c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  408890:	add	x0, x0, #0x63a
  408894:	add	x1, x1, #0x5fe
  408898:	add	x3, x3, #0x60e
  40889c:	mov	w2, #0xc5                  	// #197
  4088a0:	bl	402450 <__assert_fail@plt>
  4088a4:	sub	sp, sp, #0x80
  4088a8:	stp	x29, x30, [sp, #32]
  4088ac:	stp	x28, x27, [sp, #48]
  4088b0:	stp	x26, x25, [sp, #64]
  4088b4:	stp	x24, x23, [sp, #80]
  4088b8:	stp	x22, x21, [sp, #96]
  4088bc:	stp	x20, x19, [sp, #112]
  4088c0:	add	x29, sp, #0x20
  4088c4:	cbz	x0, 408a94 <tigetstr@plt+0x65b4>
  4088c8:	mov	x26, x1
  4088cc:	cbz	x1, 408ab4 <tigetstr@plt+0x65d4>
  4088d0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4088d4:	add	x1, x1, #0x779
  4088d8:	mov	x20, x0
  4088dc:	bl	402350 <strspn@plt>
  4088e0:	add	x23, x20, x0
  4088e4:	ldrb	w8, [x23]
  4088e8:	cbz	w8, 408a60 <tigetstr@plt+0x6580>
  4088ec:	bl	402460 <__errno_location@plt>
  4088f0:	adrp	x21, 40b000 <tigetstr@plt+0x8b20>
  4088f4:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  4088f8:	mov	x20, x0
  4088fc:	mov	x19, xzr
  408900:	add	x21, x21, #0x779
  408904:	movk	x28, #0xcccd
  408908:	sub	x1, x29, #0x8
  40890c:	mov	w2, #0xa                   	// #10
  408910:	mov	x0, x23
  408914:	str	wzr, [x20]
  408918:	bl	401f80 <strtoll@plt>
  40891c:	ldr	w8, [x20]
  408920:	cmp	w8, #0x1
  408924:	b.ge	408a84 <tigetstr@plt+0x65a4>  // b.tcont
  408928:	mov	x22, x0
  40892c:	tbnz	x0, #63, 408a8c <tigetstr@plt+0x65ac>
  408930:	ldur	x25, [x29, #-8]
  408934:	ldrb	w8, [x25]
  408938:	cmp	w8, #0x2e
  40893c:	b.ne	408980 <tigetstr@plt+0x64a0>  // b.any
  408940:	add	x24, x25, #0x1
  408944:	sub	x1, x29, #0x8
  408948:	mov	w2, #0xa                   	// #10
  40894c:	mov	x0, x24
  408950:	str	wzr, [x20]
  408954:	bl	401f80 <strtoll@plt>
  408958:	ldr	w8, [x20]
  40895c:	cmp	w8, #0x1
  408960:	b.ge	408a84 <tigetstr@plt+0x65a4>  // b.tcont
  408964:	mov	x23, x0
  408968:	tbnz	x0, #63, 408a8c <tigetstr@plt+0x65ac>
  40896c:	ldur	x25, [x29, #-8]
  408970:	cmp	x25, x24
  408974:	b.eq	408a60 <tigetstr@plt+0x6580>  // b.none
  408978:	sub	w27, w25, w24
  40897c:	b	408990 <tigetstr@plt+0x64b0>
  408980:	cmp	x25, x23
  408984:	b.eq	408a60 <tigetstr@plt+0x6580>  // b.none
  408988:	mov	x23, xzr
  40898c:	mov	w27, wzr
  408990:	mov	x0, x25
  408994:	mov	x1, x21
  408998:	bl	402350 <strspn@plt>
  40899c:	add	x24, x25, x0
  4089a0:	stur	x24, [x29, #-8]
  4089a4:	cbz	x25, 408a60 <tigetstr@plt+0x6580>
  4089a8:	str	x19, [sp, #16]
  4089ac:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  4089b0:	mov	x21, xzr
  4089b4:	add	x19, x19, #0xad0
  4089b8:	b	4089cc <tigetstr@plt+0x64ec>
  4089bc:	add	x21, x21, #0x1
  4089c0:	cmp	x21, #0x1c
  4089c4:	add	x19, x19, #0x10
  4089c8:	b.eq	408a60 <tigetstr@plt+0x6580>  // b.none
  4089cc:	ldur	x25, [x19, #-8]
  4089d0:	mov	x0, x25
  4089d4:	bl	401f10 <strlen@plt>
  4089d8:	cbz	x0, 4089bc <tigetstr@plt+0x64dc>
  4089dc:	mov	x2, x0
  4089e0:	mov	x0, x24
  4089e4:	mov	x1, x25
  4089e8:	bl	402140 <strncmp@plt>
  4089ec:	cbnz	w0, 4089bc <tigetstr@plt+0x64dc>
  4089f0:	ldr	x19, [x19]
  4089f4:	str	x26, [sp, #8]
  4089f8:	mul	x26, x19, x23
  4089fc:	cbz	w27, 408a10 <tigetstr@plt+0x6530>
  408a00:	umulh	x8, x26, x28
  408a04:	subs	w27, w27, #0x1
  408a08:	lsr	x26, x8, #3
  408a0c:	b.ne	408a00 <tigetstr@plt+0x6520>  // b.any
  408a10:	cmp	w21, #0x1c
  408a14:	b.cs	408a60 <tigetstr@plt+0x6580>  // b.hs, b.nlast
  408a18:	mov	x0, x25
  408a1c:	bl	401f10 <strlen@plt>
  408a20:	ldr	x8, [sp, #16]
  408a24:	adrp	x21, 40b000 <tigetstr@plt+0x8b20>
  408a28:	add	x23, x24, x0
  408a2c:	add	x21, x21, #0x779
  408a30:	madd	x8, x19, x22, x8
  408a34:	mov	x0, x23
  408a38:	mov	x1, x21
  408a3c:	add	x19, x8, x26
  408a40:	bl	402350 <strspn@plt>
  408a44:	add	x23, x23, x0
  408a48:	ldrb	w8, [x23]
  408a4c:	ldr	x26, [sp, #8]
  408a50:	cbnz	w8, 408908 <tigetstr@plt+0x6428>
  408a54:	mov	w0, wzr
  408a58:	str	x19, [x26]
  408a5c:	b	408a64 <tigetstr@plt+0x6584>
  408a60:	mov	w0, #0xffffffea            	// #-22
  408a64:	ldp	x20, x19, [sp, #112]
  408a68:	ldp	x22, x21, [sp, #96]
  408a6c:	ldp	x24, x23, [sp, #80]
  408a70:	ldp	x26, x25, [sp, #64]
  408a74:	ldp	x28, x27, [sp, #48]
  408a78:	ldp	x29, x30, [sp, #32]
  408a7c:	add	sp, sp, #0x80
  408a80:	ret
  408a84:	neg	w0, w8
  408a88:	b	408a64 <tigetstr@plt+0x6584>
  408a8c:	mov	w0, #0xffffffde            	// #-34
  408a90:	b	408a64 <tigetstr@plt+0x6584>
  408a94:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408a98:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408a9c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  408aa0:	add	x0, x0, #0x5fc
  408aa4:	add	x1, x1, #0x5fe
  408aa8:	add	x3, x3, #0x753
  408aac:	mov	w2, #0x4d                  	// #77
  408ab0:	bl	402450 <__assert_fail@plt>
  408ab4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408ab8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408abc:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  408ac0:	add	x0, x0, #0x63a
  408ac4:	add	x1, x1, #0x5fe
  408ac8:	add	x3, x3, #0x753
  408acc:	mov	w2, #0x4e                  	// #78
  408ad0:	bl	402450 <__assert_fail@plt>
  408ad4:	ldr	w8, [x0, #32]
  408ad8:	tbnz	w8, #31, 408ae4 <tigetstr@plt+0x6604>
  408adc:	ldr	w0, [x0, #40]
  408ae0:	ret
  408ae4:	mov	w0, wzr
  408ae8:	ret
  408aec:	sub	sp, sp, #0x70
  408af0:	stp	x22, x21, [sp, #80]
  408af4:	stp	x20, x19, [sp, #96]
  408af8:	mov	x20, x3
  408afc:	mov	x21, x2
  408b00:	mov	w22, w1
  408b04:	mov	x19, x0
  408b08:	stp	x29, x30, [sp, #64]
  408b0c:	add	x29, sp, #0x40
  408b10:	tbnz	w1, #6, 408b40 <tigetstr@plt+0x6660>
  408b14:	add	x1, sp, #0x8
  408b18:	mov	x0, x19
  408b1c:	bl	401fc0 <localtime_r@plt>
  408b20:	cbz	x0, 408b50 <tigetstr@plt+0x6670>
  408b24:	ldr	x1, [x19, #8]
  408b28:	add	x0, sp, #0x8
  408b2c:	mov	w2, w22
  408b30:	mov	x3, x21
  408b34:	mov	x4, x20
  408b38:	bl	408b80 <tigetstr@plt+0x66a0>
  408b3c:	b	408b6c <tigetstr@plt+0x668c>
  408b40:	add	x1, sp, #0x8
  408b44:	mov	x0, x19
  408b48:	bl	4021a0 <gmtime_r@plt>
  408b4c:	cbnz	x0, 408b24 <tigetstr@plt+0x6644>
  408b50:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408b54:	add	x1, x1, #0x6d4
  408b58:	mov	w2, #0x5                   	// #5
  408b5c:	bl	4023d0 <dcgettext@plt>
  408b60:	ldr	x1, [x19]
  408b64:	bl	402390 <warnx@plt>
  408b68:	mov	w0, #0xffffffff            	// #-1
  408b6c:	ldp	x20, x19, [sp, #96]
  408b70:	ldp	x22, x21, [sp, #80]
  408b74:	ldp	x29, x30, [sp, #64]
  408b78:	add	sp, sp, #0x70
  408b7c:	ret
  408b80:	stp	x29, x30, [sp, #-64]!
  408b84:	str	x23, [sp, #16]
  408b88:	stp	x22, x21, [sp, #32]
  408b8c:	stp	x20, x19, [sp, #48]
  408b90:	mov	x19, x4
  408b94:	mov	x20, x3
  408b98:	mov	w22, w2
  408b9c:	mov	x23, x1
  408ba0:	mov	x21, x0
  408ba4:	mov	x29, sp
  408ba8:	tbnz	w2, #0, 408be4 <tigetstr@plt+0x6704>
  408bac:	tbz	w22, #1, 408c28 <tigetstr@plt+0x6748>
  408bb0:	ldp	w4, w3, [x21, #4]
  408bb4:	ldr	w5, [x21]
  408bb8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408bbc:	add	x2, x2, #0x78d
  408bc0:	mov	x0, x20
  408bc4:	mov	x1, x19
  408bc8:	bl	402080 <snprintf@plt>
  408bcc:	tbnz	w0, #31, 408d28 <tigetstr@plt+0x6848>
  408bd0:	mov	w8, w0
  408bd4:	subs	x19, x19, x8
  408bd8:	b.cc	408d28 <tigetstr@plt+0x6848>  // b.lo, b.ul, b.last
  408bdc:	add	x20, x20, x8
  408be0:	b	408c28 <tigetstr@plt+0x6748>
  408be4:	ldp	w9, w8, [x21, #16]
  408be8:	ldr	w5, [x21, #12]
  408bec:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408bf0:	sxtw	x8, w8
  408bf4:	add	x3, x8, #0x76c
  408bf8:	add	w4, w9, #0x1
  408bfc:	add	x2, x2, #0x77e
  408c00:	mov	x0, x20
  408c04:	mov	x1, x19
  408c08:	bl	402080 <snprintf@plt>
  408c0c:	tbnz	w0, #31, 408d28 <tigetstr@plt+0x6848>
  408c10:	mov	w8, w0
  408c14:	cmp	x8, x19
  408c18:	b.hi	408d28 <tigetstr@plt+0x6848>  // b.pmore
  408c1c:	sub	x19, x19, x8
  408c20:	add	x20, x20, x8
  408c24:	tbnz	w22, #1, 408c7c <tigetstr@plt+0x679c>
  408c28:	tbnz	w22, #3, 408c3c <tigetstr@plt+0x675c>
  408c2c:	tbz	w22, #4, 408c68 <tigetstr@plt+0x6788>
  408c30:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408c34:	add	x2, x2, #0x7a3
  408c38:	b	408c44 <tigetstr@plt+0x6764>
  408c3c:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408c40:	add	x2, x2, #0x79c
  408c44:	mov	x0, x20
  408c48:	mov	x1, x19
  408c4c:	mov	x3, x23
  408c50:	bl	402080 <snprintf@plt>
  408c54:	tbnz	w0, #31, 408d28 <tigetstr@plt+0x6848>
  408c58:	mov	w8, w0
  408c5c:	subs	x19, x19, x8
  408c60:	b.cc	408d28 <tigetstr@plt+0x6848>  // b.lo, b.ul, b.last
  408c64:	add	x20, x20, x8
  408c68:	tbz	w22, #2, 408d20 <tigetstr@plt+0x6840>
  408c6c:	ldr	w8, [x21, #32]
  408c70:	tbnz	w8, #31, 408c9c <tigetstr@plt+0x67bc>
  408c74:	ldr	w8, [x21, #40]
  408c78:	b	408ca0 <tigetstr@plt+0x67c0>
  408c7c:	cbz	x19, 408d28 <tigetstr@plt+0x6848>
  408c80:	tst	w22, #0x20
  408c84:	mov	w8, #0x54                  	// #84
  408c88:	mov	w9, #0x20                  	// #32
  408c8c:	csel	w8, w9, w8, eq  // eq = none
  408c90:	strb	w8, [x20], #1
  408c94:	sub	x19, x19, #0x1
  408c98:	b	408bb0 <tigetstr@plt+0x66d0>
  408c9c:	mov	w8, wzr
  408ca0:	mov	w9, #0x8889                	// #34953
  408ca4:	movk	w9, #0x8888, lsl #16
  408ca8:	mov	w10, #0xb3c5                	// #46021
  408cac:	movk	w10, #0x91a2, lsl #16
  408cb0:	smull	x11, w8, w9
  408cb4:	smull	x10, w8, w10
  408cb8:	lsr	x11, x11, #32
  408cbc:	lsr	x10, x10, #32
  408cc0:	add	w11, w11, w8
  408cc4:	add	w8, w10, w8
  408cc8:	asr	w10, w11, #5
  408ccc:	add	w10, w10, w11, lsr #31
  408cd0:	asr	w11, w8, #11
  408cd4:	add	w3, w11, w8, lsr #31
  408cd8:	smull	x8, w10, w9
  408cdc:	lsr	x8, x8, #32
  408ce0:	add	w8, w8, w10
  408ce4:	asr	w9, w8, #5
  408ce8:	add	w8, w9, w8, lsr #31
  408cec:	mov	w9, #0x3c                  	// #60
  408cf0:	msub	w8, w8, w9, w10
  408cf4:	cmp	w8, #0x0
  408cf8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408cfc:	cneg	w4, w8, mi  // mi = first
  408d00:	add	x2, x2, #0x7aa
  408d04:	mov	x0, x20
  408d08:	mov	x1, x19
  408d0c:	bl	402080 <snprintf@plt>
  408d10:	tbnz	w0, #31, 408d28 <tigetstr@plt+0x6848>
  408d14:	sxtw	x8, w0
  408d18:	cmp	x19, x8
  408d1c:	b.cc	408d28 <tigetstr@plt+0x6848>  // b.lo, b.ul, b.last
  408d20:	mov	w0, wzr
  408d24:	b	408d44 <tigetstr@plt+0x6864>
  408d28:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408d2c:	add	x1, x1, #0x7b5
  408d30:	mov	w2, #0x5                   	// #5
  408d34:	mov	x0, xzr
  408d38:	bl	4023d0 <dcgettext@plt>
  408d3c:	bl	402390 <warnx@plt>
  408d40:	mov	w0, #0xffffffff            	// #-1
  408d44:	ldp	x20, x19, [sp, #48]
  408d48:	ldp	x22, x21, [sp, #32]
  408d4c:	ldr	x23, [sp, #16]
  408d50:	ldp	x29, x30, [sp], #64
  408d54:	ret
  408d58:	mov	x4, x3
  408d5c:	mov	x3, x2
  408d60:	mov	w2, w1
  408d64:	mov	x1, xzr
  408d68:	b	408b80 <tigetstr@plt+0x66a0>
  408d6c:	sub	sp, sp, #0x70
  408d70:	stp	x22, x21, [sp, #80]
  408d74:	stp	x20, x19, [sp, #96]
  408d78:	mov	x20, x3
  408d7c:	mov	x21, x2
  408d80:	mov	w22, w1
  408d84:	mov	x19, x0
  408d88:	stp	x29, x30, [sp, #64]
  408d8c:	add	x29, sp, #0x40
  408d90:	tbnz	w1, #6, 408dc0 <tigetstr@plt+0x68e0>
  408d94:	add	x1, sp, #0x8
  408d98:	mov	x0, x19
  408d9c:	bl	401fc0 <localtime_r@plt>
  408da0:	cbz	x0, 408dd0 <tigetstr@plt+0x68f0>
  408da4:	add	x0, sp, #0x8
  408da8:	mov	x1, xzr
  408dac:	mov	w2, w22
  408db0:	mov	x3, x21
  408db4:	mov	x4, x20
  408db8:	bl	408b80 <tigetstr@plt+0x66a0>
  408dbc:	b	408dec <tigetstr@plt+0x690c>
  408dc0:	add	x1, sp, #0x8
  408dc4:	mov	x0, x19
  408dc8:	bl	4021a0 <gmtime_r@plt>
  408dcc:	cbnz	x0, 408da4 <tigetstr@plt+0x68c4>
  408dd0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408dd4:	add	x1, x1, #0x6d4
  408dd8:	mov	w2, #0x5                   	// #5
  408ddc:	bl	4023d0 <dcgettext@plt>
  408de0:	mov	x1, x19
  408de4:	bl	402390 <warnx@plt>
  408de8:	mov	w0, #0xffffffff            	// #-1
  408dec:	ldp	x20, x19, [sp, #96]
  408df0:	ldp	x22, x21, [sp, #80]
  408df4:	ldp	x29, x30, [sp, #64]
  408df8:	add	sp, sp, #0x70
  408dfc:	ret
  408e00:	sub	sp, sp, #0xb0
  408e04:	stp	x29, x30, [sp, #112]
  408e08:	stp	x22, x21, [sp, #144]
  408e0c:	stp	x20, x19, [sp, #160]
  408e10:	ldr	x8, [x1]
  408e14:	str	x23, [sp, #128]
  408e18:	mov	x19, x4
  408e1c:	mov	x20, x3
  408e20:	mov	w21, w2
  408e24:	mov	x22, x1
  408e28:	mov	x23, x0
  408e2c:	add	x29, sp, #0x70
  408e30:	cbnz	x8, 408e40 <tigetstr@plt+0x6960>
  408e34:	mov	x0, x22
  408e38:	mov	x1, xzr
  408e3c:	bl	402190 <gettimeofday@plt>
  408e40:	add	x1, sp, #0x38
  408e44:	mov	x0, x23
  408e48:	bl	401fc0 <localtime_r@plt>
  408e4c:	mov	x1, sp
  408e50:	mov	x0, x22
  408e54:	bl	401fc0 <localtime_r@plt>
  408e58:	ldr	w8, [sp, #76]
  408e5c:	ldr	w9, [sp, #20]
  408e60:	cmp	w8, w9
  408e64:	b.ne	408eb0 <tigetstr@plt+0x69d0>  // b.any
  408e68:	ldr	w10, [sp, #84]
  408e6c:	ldr	w11, [sp, #28]
  408e70:	cmp	w10, w11
  408e74:	b.ne	408eb0 <tigetstr@plt+0x69d0>  // b.any
  408e78:	ldp	w4, w3, [sp, #60]
  408e7c:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408e80:	add	x2, x2, #0x792
  408e84:	mov	x0, x20
  408e88:	mov	x1, x19
  408e8c:	bl	402080 <snprintf@plt>
  408e90:	mov	w8, w0
  408e94:	mov	w0, #0xffffffff            	// #-1
  408e98:	tbnz	w8, #31, 408ef0 <tigetstr@plt+0x6a10>
  408e9c:	sxtw	x8, w8
  408ea0:	cmp	x8, x19
  408ea4:	b.hi	408ef0 <tigetstr@plt+0x6a10>  // b.pmore
  408ea8:	mov	w0, wzr
  408eac:	b	408ef0 <tigetstr@plt+0x6a10>
  408eb0:	adrp	x10, 40b000 <tigetstr@plt+0x8b20>
  408eb4:	adrp	x11, 40b000 <tigetstr@plt+0x8b20>
  408eb8:	add	x10, x10, #0x6ee
  408ebc:	add	x11, x11, #0x6fc
  408ec0:	tst	w21, #0x2
  408ec4:	adrp	x12, 40b000 <tigetstr@plt+0x8b20>
  408ec8:	add	x12, x12, #0x6f9
  408ecc:	csel	x10, x11, x10, eq  // eq = none
  408ed0:	cmp	w8, w9
  408ed4:	csel	x2, x10, x12, eq  // eq = none
  408ed8:	add	x3, sp, #0x38
  408edc:	mov	x0, x20
  408ee0:	mov	x1, x19
  408ee4:	bl	402020 <strftime@plt>
  408ee8:	cmp	w0, #0x1
  408eec:	csetm	w0, lt  // lt = tstop
  408ef0:	ldp	x20, x19, [sp, #160]
  408ef4:	ldp	x22, x21, [sp, #144]
  408ef8:	ldr	x23, [sp, #128]
  408efc:	ldp	x29, x30, [sp, #112]
  408f00:	add	sp, sp, #0xb0
  408f04:	ret
  408f08:	sub	sp, sp, #0x50
  408f0c:	stp	x22, x21, [sp, #48]
  408f10:	stp	x20, x19, [sp, #64]
  408f14:	mov	x19, x1
  408f18:	mov	x21, x0
  408f1c:	mov	x2, sp
  408f20:	mov	w0, #0x1                   	// #1
  408f24:	mov	w1, #0x5413                	// #21523
  408f28:	stp	x29, x30, [sp, #16]
  408f2c:	stp	x24, x23, [sp, #32]
  408f30:	add	x29, sp, #0x10
  408f34:	bl	4024b0 <ioctl@plt>
  408f38:	ldrh	w20, [sp]
  408f3c:	mov	w22, w0
  408f40:	cbz	x21, 408fa4 <tigetstr@plt+0x6ac4>
  408f44:	ldrh	w0, [sp, #2]
  408f48:	cbz	w0, 408f50 <tigetstr@plt+0x6a70>
  408f4c:	cbz	w22, 408fa0 <tigetstr@plt+0x6ac0>
  408f50:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408f54:	add	x0, x0, #0x7d7
  408f58:	bl	402470 <getenv@plt>
  408f5c:	cbz	x0, 408f9c <tigetstr@plt+0x6abc>
  408f60:	mov	x23, x0
  408f64:	str	xzr, [sp, #8]
  408f68:	bl	402460 <__errno_location@plt>
  408f6c:	mov	x24, x0
  408f70:	str	wzr, [x0]
  408f74:	add	x1, sp, #0x8
  408f78:	mov	w2, #0xa                   	// #10
  408f7c:	mov	x0, x23
  408f80:	bl	4022e0 <strtol@plt>
  408f84:	ldr	w8, [x24]
  408f88:	cbnz	w8, 408f9c <tigetstr@plt+0x6abc>
  408f8c:	ldr	x8, [sp, #8]
  408f90:	cbz	x8, 408f9c <tigetstr@plt+0x6abc>
  408f94:	ldrb	w9, [x8]
  408f98:	cbz	w9, 409020 <tigetstr@plt+0x6b40>
  408f9c:	mov	w0, #0xffffffff            	// #-1
  408fa0:	str	w0, [x21]
  408fa4:	cbz	x19, 409004 <tigetstr@plt+0x6b24>
  408fa8:	cbz	w20, 408fb0 <tigetstr@plt+0x6ad0>
  408fac:	cbz	w22, 409000 <tigetstr@plt+0x6b20>
  408fb0:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408fb4:	add	x0, x0, #0x7df
  408fb8:	bl	402470 <getenv@plt>
  408fbc:	cbz	x0, 408ffc <tigetstr@plt+0x6b1c>
  408fc0:	mov	x21, x0
  408fc4:	str	xzr, [sp, #8]
  408fc8:	bl	402460 <__errno_location@plt>
  408fcc:	mov	x20, x0
  408fd0:	str	wzr, [x0]
  408fd4:	add	x1, sp, #0x8
  408fd8:	mov	w2, #0xa                   	// #10
  408fdc:	mov	x0, x21
  408fe0:	bl	4022e0 <strtol@plt>
  408fe4:	ldr	w8, [x20]
  408fe8:	cbnz	w8, 408ffc <tigetstr@plt+0x6b1c>
  408fec:	ldr	x8, [sp, #8]
  408ff0:	cbz	x8, 408ffc <tigetstr@plt+0x6b1c>
  408ff4:	ldrb	w9, [x8]
  408ff8:	cbz	w9, 40903c <tigetstr@plt+0x6b5c>
  408ffc:	mov	w20, #0xffffffff            	// #-1
  409000:	str	w20, [x19]
  409004:	ldp	x20, x19, [sp, #64]
  409008:	ldp	x22, x21, [sp, #48]
  40900c:	ldp	x24, x23, [sp, #32]
  409010:	ldp	x29, x30, [sp, #16]
  409014:	mov	w0, wzr
  409018:	add	sp, sp, #0x50
  40901c:	ret
  409020:	sub	x9, x0, #0x1
  409024:	mov	w10, #0x7ffffffe            	// #2147483646
  409028:	cmp	x9, x10
  40902c:	b.hi	408f9c <tigetstr@plt+0x6abc>  // b.pmore
  409030:	cmp	x8, x23
  409034:	b.hi	408fa0 <tigetstr@plt+0x6ac0>  // b.pmore
  409038:	b	408f9c <tigetstr@plt+0x6abc>
  40903c:	sub	x9, x0, #0x1
  409040:	mov	w10, #0x7ffffffe            	// #2147483646
  409044:	mov	x20, x0
  409048:	cmp	x9, x10
  40904c:	b.hi	408ffc <tigetstr@plt+0x6b1c>  // b.pmore
  409050:	cmp	x8, x21
  409054:	b.hi	409000 <tigetstr@plt+0x6b20>  // b.pmore
  409058:	b	408ffc <tigetstr@plt+0x6b1c>
  40905c:	stp	x29, x30, [sp, #-32]!
  409060:	mov	x29, sp
  409064:	str	x19, [sp, #16]
  409068:	mov	w19, w0
  40906c:	add	x0, x29, #0x1c
  409070:	mov	x1, xzr
  409074:	str	wzr, [x29, #28]
  409078:	bl	408f08 <tigetstr@plt+0x6a28>
  40907c:	ldr	w8, [x29, #28]
  409080:	cmp	w8, #0x0
  409084:	csel	w0, w8, w19, gt
  409088:	ldr	x19, [sp, #16]
  40908c:	ldp	x29, x30, [sp], #32
  409090:	ret
  409094:	stp	x29, x30, [sp, #-32]!
  409098:	mov	w0, wzr
  40909c:	str	x19, [sp, #16]
  4090a0:	mov	x29, sp
  4090a4:	bl	4023b0 <isatty@plt>
  4090a8:	mov	w19, wzr
  4090ac:	cbz	w0, 4090c0 <tigetstr@plt+0x6be0>
  4090b0:	mov	w0, w19
  4090b4:	ldr	x19, [sp, #16]
  4090b8:	ldp	x29, x30, [sp], #32
  4090bc:	ret
  4090c0:	mov	w0, #0x1                   	// #1
  4090c4:	mov	w19, #0x1                   	// #1
  4090c8:	bl	4023b0 <isatty@plt>
  4090cc:	cbnz	w0, 4090b0 <tigetstr@plt+0x6bd0>
  4090d0:	mov	w0, #0x2                   	// #2
  4090d4:	mov	w19, #0x2                   	// #2
  4090d8:	bl	4023b0 <isatty@plt>
  4090dc:	cmp	w0, #0x0
  4090e0:	mov	w8, #0xffffffea            	// #-22
  4090e4:	csel	w19, w8, w19, eq  // eq = none
  4090e8:	mov	w0, w19
  4090ec:	ldr	x19, [sp, #16]
  4090f0:	ldp	x29, x30, [sp], #32
  4090f4:	ret
  4090f8:	stp	x29, x30, [sp, #-48]!
  4090fc:	stp	x22, x21, [sp, #16]
  409100:	stp	x20, x19, [sp, #32]
  409104:	mov	x19, x2
  409108:	mov	x20, x1
  40910c:	mov	x22, x0
  409110:	mov	x29, sp
  409114:	cbz	x1, 40911c <tigetstr@plt+0x6c3c>
  409118:	str	xzr, [x20]
  40911c:	cbz	x22, 409124 <tigetstr@plt+0x6c44>
  409120:	str	xzr, [x22]
  409124:	cbz	x19, 40912c <tigetstr@plt+0x6c4c>
  409128:	str	xzr, [x19]
  40912c:	mov	w0, wzr
  409130:	bl	4023b0 <isatty@plt>
  409134:	mov	w21, wzr
  409138:	cbnz	w0, 40915c <tigetstr@plt+0x6c7c>
  40913c:	mov	w0, #0x1                   	// #1
  409140:	mov	w21, #0x1                   	// #1
  409144:	bl	4023b0 <isatty@plt>
  409148:	cbnz	w0, 40915c <tigetstr@plt+0x6c7c>
  40914c:	mov	w0, #0x2                   	// #2
  409150:	mov	w21, #0x2                   	// #2
  409154:	bl	4023b0 <isatty@plt>
  409158:	cbz	w0, 40920c <tigetstr@plt+0x6d2c>
  40915c:	mov	w0, w21
  409160:	bl	401fb0 <ttyname@plt>
  409164:	cbz	x0, 4091e0 <tigetstr@plt+0x6d00>
  409168:	mov	x21, x0
  40916c:	cbz	x22, 409174 <tigetstr@plt+0x6c94>
  409170:	str	x21, [x22]
  409174:	orr	x8, x20, x19
  409178:	cbz	x8, 40919c <tigetstr@plt+0x6cbc>
  40917c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409180:	add	x1, x1, #0x7e5
  409184:	mov	w2, #0x5                   	// #5
  409188:	mov	x0, x21
  40918c:	bl	402140 <strncmp@plt>
  409190:	add	x8, x21, #0x5
  409194:	cmp	w0, #0x0
  409198:	csel	x21, x8, x21, eq  // eq = none
  40919c:	cbz	x20, 4091a4 <tigetstr@plt+0x6cc4>
  4091a0:	str	x21, [x20]
  4091a4:	cbz	x19, 4091cc <tigetstr@plt+0x6cec>
  4091a8:	ldrb	w20, [x21]
  4091ac:	cbz	w20, 4091cc <tigetstr@plt+0x6cec>
  4091b0:	bl	4022d0 <__ctype_b_loc@plt>
  4091b4:	ldr	x8, [x0]
  4091b8:	sxtb	x9, w20
  4091bc:	ldrh	w9, [x8, x9, lsl #1]
  4091c0:	tbnz	w9, #11, 4091f4 <tigetstr@plt+0x6d14>
  4091c4:	ldrb	w20, [x21, #1]!
  4091c8:	cbnz	w20, 4091b8 <tigetstr@plt+0x6cd8>
  4091cc:	mov	w0, wzr
  4091d0:	ldp	x20, x19, [sp, #32]
  4091d4:	ldp	x22, x21, [sp, #16]
  4091d8:	ldp	x29, x30, [sp], #48
  4091dc:	ret
  4091e0:	mov	w0, #0xffffffff            	// #-1
  4091e4:	ldp	x20, x19, [sp, #32]
  4091e8:	ldp	x22, x21, [sp, #16]
  4091ec:	ldp	x29, x30, [sp], #48
  4091f0:	ret
  4091f4:	mov	w0, wzr
  4091f8:	str	x21, [x19]
  4091fc:	ldp	x20, x19, [sp, #32]
  409200:	ldp	x22, x21, [sp, #16]
  409204:	ldp	x29, x30, [sp], #48
  409208:	ret
  40920c:	mov	w0, #0xffffffea            	// #-22
  409210:	ldp	x20, x19, [sp, #32]
  409214:	ldp	x22, x21, [sp, #16]
  409218:	ldp	x29, x30, [sp], #48
  40921c:	ret
  409220:	stp	x29, x30, [sp, #-32]!
  409224:	str	x19, [sp, #16]
  409228:	mov	x19, x0
  40922c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409230:	add	x0, x0, #0xeaa
  409234:	mov	x29, sp
  409238:	bl	402470 <getenv@plt>
  40923c:	str	x0, [x19]
  409240:	ldr	x19, [sp, #16]
  409244:	cmp	x0, #0x0
  409248:	mov	w8, #0xffffffea            	// #-22
  40924c:	csel	w8, wzr, w8, eq  // eq = none
  409250:	mov	w0, w8
  409254:	ldp	x29, x30, [sp], #32
  409258:	ret
  40925c:	sub	sp, sp, #0x70
  409260:	stp	x22, x21, [sp, #80]
  409264:	stp	x20, x19, [sp, #96]
  409268:	mov	w19, w0
  40926c:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  409270:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409274:	add	x21, x21, #0x500
  409278:	add	x0, x0, #0x844
  40927c:	stp	x29, x30, [sp, #16]
  409280:	stp	x28, x27, [sp, #32]
  409284:	stp	x26, x25, [sp, #48]
  409288:	stp	x24, x23, [sp, #64]
  40928c:	add	x29, sp, #0x10
  409290:	str	x1, [x21, #8]
  409294:	bl	402470 <getenv@plt>
  409298:	ldr	w20, [x21]
  40929c:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  4092a0:	tbnz	w20, #1, 4092e0 <tigetstr@plt+0x6e00>
  4092a4:	cbz	x0, 409348 <tigetstr@plt+0x6e68>
  4092a8:	add	x1, sp, #0x8
  4092ac:	mov	w2, wzr
  4092b0:	bl	401f00 <strtoul@plt>
  4092b4:	ldr	x8, [sp, #8]
  4092b8:	mov	x20, x0
  4092bc:	cbz	x8, 4092dc <tigetstr@plt+0x6dfc>
  4092c0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4092c4:	add	x1, x1, #0x89e
  4092c8:	mov	x0, x8
  4092cc:	bl	4022b0 <strcmp@plt>
  4092d0:	cmp	w0, #0x0
  4092d4:	mov	w8, #0xffff                	// #65535
  4092d8:	csel	w20, w8, w20, eq  // eq = none
  4092dc:	str	w20, [x22, #1280]
  4092e0:	cbz	w20, 40934c <tigetstr@plt+0x6e6c>
  4092e4:	bl	402000 <getuid@plt>
  4092e8:	mov	w20, w0
  4092ec:	bl	401fa0 <geteuid@plt>
  4092f0:	cmp	w20, w0
  4092f4:	b.ne	40930c <tigetstr@plt+0x6e2c>  // b.any
  4092f8:	bl	402310 <getgid@plt>
  4092fc:	mov	w20, w0
  409300:	bl	401f70 <getegid@plt>
  409304:	cmp	w20, w0
  409308:	b.eq	40934c <tigetstr@plt+0x6e6c>  // b.none
  40930c:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  409310:	ldr	w8, [x22, #1280]
  409314:	ldr	x9, [x9, #4048]
  409318:	orr	w8, w8, #0x1000000
  40931c:	ldr	x20, [x9]
  409320:	str	w8, [x22, #1280]
  409324:	bl	4020d0 <getpid@plt>
  409328:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40932c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409330:	mov	w2, w0
  409334:	add	x1, x1, #0x85a
  409338:	add	x3, x3, #0x893
  40933c:	mov	x0, x20
  409340:	bl	402490 <fprintf@plt>
  409344:	b	40934c <tigetstr@plt+0x6e6c>
  409348:	str	wzr, [x22, #1280]
  40934c:	ldr	w8, [x22, #1280]
  409350:	cmp	w19, #0x2
  409354:	orr	w8, w8, #0x2
  409358:	str	w8, [x22, #1280]
  40935c:	b.ne	40937c <tigetstr@plt+0x6e9c>  // b.any
  409360:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409364:	mov	w9, #0x2                   	// #2
  409368:	str	w9, [x8, #1336]
  40936c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409370:	ldrb	w8, [x8, #1340]
  409374:	orr	w8, w8, #0x1
  409378:	b	409434 <tigetstr@plt+0x6f54>
  40937c:	mov	w0, #0x1                   	// #1
  409380:	mov	w20, #0x1                   	// #1
  409384:	bl	4023b0 <isatty@plt>
  409388:	cbz	w0, 4093b8 <tigetstr@plt+0x6ed8>
  40938c:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  409390:	cmp	w19, #0x3
  409394:	str	w19, [x22, #1336]
  409398:	b.ne	4093c4 <tigetstr@plt+0x6ee4>  // b.any
  40939c:	bl	4096a4 <tigetstr@plt+0x71c4>
  4093a0:	mov	w20, w0
  4093a4:	cbz	w0, 4093f8 <tigetstr@plt+0x6f18>
  4093a8:	bl	4097bc <tigetstr@plt+0x72dc>
  4093ac:	cbz	w0, 4093d4 <tigetstr@plt+0x6ef4>
  4093b0:	str	wzr, [x22, #1336]
  4093b4:	b	409408 <tigetstr@plt+0x6f28>
  4093b8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4093bc:	str	w20, [x8, #1336]
  4093c0:	b	409428 <tigetstr@plt+0x6f48>
  4093c4:	mov	w20, #0xffffffff            	// #-1
  4093c8:	cmp	w19, #0x2
  4093cc:	b.ne	409404 <tigetstr@plt+0x6f24>  // b.any
  4093d0:	b	40936c <tigetstr@plt+0x6e8c>
  4093d4:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4093d8:	add	x8, x8, #0x538
  4093dc:	ldp	w9, w10, [x8, #8]
  4093e0:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  4093e4:	add	x0, x0, #0x87c
  4093e8:	cmp	w9, w10
  4093ec:	cset	w9, gt
  4093f0:	str	w9, [x8]
  4093f4:	bl	40a938 <tigetstr@plt+0x8458>
  4093f8:	ldr	w19, [x22, #1336]
  4093fc:	cmp	w19, #0x2
  409400:	b.eq	40936c <tigetstr@plt+0x6e8c>  // b.none
  409404:	cbnz	w19, 409428 <tigetstr@plt+0x6f48>
  409408:	cmn	w20, #0x1
  40940c:	b.ne	409418 <tigetstr@plt+0x6f38>  // b.any
  409410:	bl	4096a4 <tigetstr@plt+0x71c4>
  409414:	mov	w20, w0
  409418:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40941c:	ldrb	w8, [x8, #1340]
  409420:	bfxil	w8, w20, #0, #1
  409424:	b	409434 <tigetstr@plt+0x6f54>
  409428:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40942c:	ldrb	w8, [x8, #1340]
  409430:	and	w8, w8, #0xfffffffe
  409434:	ldrb	w9, [x21]
  409438:	strb	w8, [x21, #60]
  40943c:	tbz	w9, #2, 409680 <tigetstr@plt+0x71a0>
  409440:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409444:	add	x0, x0, #0xb66
  409448:	bl	402280 <puts@plt>
  40944c:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  409450:	add	x19, x19, #0x508
  409454:	ldr	x1, [x19]
  409458:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40945c:	add	x0, x0, #0xa01
  409460:	bl	402440 <printf@plt>
  409464:	ldr	x1, [x19, #8]
  409468:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40946c:	add	x0, x0, #0xa13
  409470:	bl	402440 <printf@plt>
  409474:	ldr	x1, [x19, #16]
  409478:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40947c:	add	x0, x0, #0xa25
  409480:	bl	402440 <printf@plt>
  409484:	ldr	w8, [x19, #48]
  409488:	cbz	w8, 4094a8 <tigetstr@plt+0x6fc8>
  40948c:	cmp	w8, #0x1
  409490:	b.eq	4094b4 <tigetstr@plt+0x6fd4>  // b.none
  409494:	cmp	w8, #0x3
  409498:	b.ne	4094c0 <tigetstr@plt+0x6fe0>  // b.any
  40949c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4094a0:	add	x1, x1, #0xa46
  4094a4:	b	4094d8 <tigetstr@plt+0x6ff8>
  4094a8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4094ac:	add	x1, x1, #0x4a7
  4094b0:	b	4094d8 <tigetstr@plt+0x6ff8>
  4094b4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4094b8:	add	x1, x1, #0x4b3
  4094bc:	b	4094d8 <tigetstr@plt+0x6ff8>
  4094c0:	adrp	x9, 40b000 <tigetstr@plt+0x8b20>
  4094c4:	adrp	x10, 40b000 <tigetstr@plt+0x8b20>
  4094c8:	add	x9, x9, #0x9d2
  4094cc:	add	x10, x10, #0x4ac
  4094d0:	cmp	w8, #0x2
  4094d4:	csel	x1, x10, x9, eq  // eq = none
  4094d8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4094dc:	add	x0, x0, #0xa3a
  4094e0:	bl	402440 <printf@plt>
  4094e4:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  4094e8:	add	x20, x20, #0x528
  4094ec:	ldrb	w8, [x20, #20]
  4094f0:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4094f4:	add	x0, x0, #0xa50
  4094f8:	and	w1, w8, #0x1
  4094fc:	bl	402440 <printf@plt>
  409500:	ldrb	w8, [x20, #20]
  409504:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409508:	add	x0, x0, #0xa62
  40950c:	ubfx	w1, w8, #1, #1
  409510:	bl	402440 <printf@plt>
  409514:	ldrb	w8, [x20, #20]
  409518:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40951c:	add	x0, x0, #0xa72
  409520:	ubfx	w1, w8, #3, #1
  409524:	bl	402440 <printf@plt>
  409528:	ldrb	w8, [x20, #20]
  40952c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409530:	add	x0, x0, #0xa84
  409534:	ubfx	w1, w8, #2, #1
  409538:	bl	402440 <printf@plt>
  40953c:	adrp	x23, 41c000 <tigetstr@plt+0x19b20>
  409540:	ldr	x23, [x23, #4056]
  409544:	mov	w0, #0xa                   	// #10
  409548:	ldr	x1, [x23]
  40954c:	bl	402040 <fputc@plt>
  409550:	ldr	w2, [x20, #24]
  409554:	adrp	x19, 40b000 <tigetstr@plt+0x8b20>
  409558:	add	x19, x19, #0xa99
  40955c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409560:	add	x1, x1, #0x9c3
  409564:	mov	x0, x19
  409568:	bl	402440 <printf@plt>
  40956c:	ldr	w2, [x20, #28]
  409570:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409574:	add	x1, x1, #0x9cb
  409578:	mov	x0, x19
  40957c:	bl	402440 <printf@plt>
  409580:	ldr	w2, [x20, #32]
  409584:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409588:	add	x1, x1, #0x9fa
  40958c:	mov	x0, x19
  409590:	bl	402440 <printf@plt>
  409594:	ldr	x1, [x23]
  409598:	mov	w0, #0xa                   	// #10
  40959c:	bl	402040 <fputc@plt>
  4095a0:	ldr	x8, [x20]
  4095a4:	cbz	x8, 40966c <tigetstr@plt+0x718c>
  4095a8:	adrp	x20, 40b000 <tigetstr@plt+0x8b20>
  4095ac:	adrp	x26, 41d000 <tigetstr@plt+0x1ab20>
  4095b0:	adrp	x21, 40b000 <tigetstr@plt+0x8b20>
  4095b4:	mov	x24, xzr
  4095b8:	mov	x19, xzr
  4095bc:	add	x20, x20, #0xaa9
  4095c0:	adrp	x25, 41d000 <tigetstr@plt+0x1ab20>
  4095c4:	add	x26, x26, #0x520
  4095c8:	add	x21, x21, #0x83f
  4095cc:	adrp	x27, 41d000 <tigetstr@plt+0x1ab20>
  4095d0:	adrp	x28, 41d000 <tigetstr@plt+0x1ab20>
  4095d4:	b	4095f8 <tigetstr@plt+0x7118>
  4095d8:	ldr	x1, [x23]
  4095dc:	mov	w0, #0xa                   	// #10
  4095e0:	bl	402040 <fputc@plt>
  4095e4:	ldr	x8, [x27, #1320]
  4095e8:	add	x19, x19, #0x1
  4095ec:	add	x24, x24, #0x10
  4095f0:	cmp	x19, x8
  4095f4:	b.cs	40966c <tigetstr@plt+0x718c>  // b.hs, b.nlast
  4095f8:	mov	x0, x20
  4095fc:	mov	x1, x19
  409600:	bl	402440 <printf@plt>
  409604:	ldr	x8, [x25, #1312]
  409608:	ldr	x22, [x23]
  40960c:	mov	x1, xzr
  409610:	ldr	x0, [x8, x24]
  409614:	bl	4099d4 <tigetstr@plt+0x74f4>
  409618:	cbz	x0, 409634 <tigetstr@plt+0x7154>
  40961c:	ldrb	w8, [x28, #1340]
  409620:	and	w8, w8, #0x3
  409624:	cmp	w8, #0x1
  409628:	b.ne	409634 <tigetstr@plt+0x7154>  // b.any
  40962c:	mov	x1, x22
  409630:	bl	401f20 <fputs@plt>
  409634:	ldr	x8, [x26]
  409638:	ldr	x1, [x23]
  40963c:	ldr	x0, [x8, x24]
  409640:	bl	401f20 <fputs@plt>
  409644:	ldrb	w8, [x26, #28]
  409648:	and	w8, w8, #0x3
  40964c:	cmp	w8, #0x1
  409650:	b.ne	4095d8 <tigetstr@plt+0x70f8>  // b.any
  409654:	ldr	x3, [x23]
  409658:	mov	w1, #0x4                   	// #4
  40965c:	mov	w2, #0x1                   	// #1
  409660:	mov	x0, x21
  409664:	bl	402370 <fwrite@plt>
  409668:	b	4095d8 <tigetstr@plt+0x70f8>
  40966c:	ldr	x1, [x23]
  409670:	mov	w0, #0xa                   	// #10
  409674:	bl	402040 <fputc@plt>
  409678:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40967c:	ldrb	w8, [x8, #1340]
  409680:	ldp	x20, x19, [sp, #96]
  409684:	ldp	x22, x21, [sp, #80]
  409688:	ldp	x24, x23, [sp, #64]
  40968c:	ldp	x26, x25, [sp, #48]
  409690:	ldp	x28, x27, [sp, #32]
  409694:	ldp	x29, x30, [sp, #16]
  409698:	and	w0, w8, #0x1
  40969c:	add	sp, sp, #0x70
  4096a0:	ret
  4096a4:	sub	sp, sp, #0x30
  4096a8:	stp	x29, x30, [sp, #16]
  4096ac:	add	x29, sp, #0x10
  4096b0:	sub	x2, x29, #0x4
  4096b4:	mov	w1, #0x1                   	// #1
  4096b8:	mov	x0, xzr
  4096bc:	stp	x20, x19, [sp, #32]
  4096c0:	bl	401f60 <setupterm@plt>
  4096c4:	cbnz	w0, 409708 <tigetstr@plt+0x7228>
  4096c8:	ldur	w8, [x29, #-4]
  4096cc:	cmp	w8, #0x1
  4096d0:	b.ne	409708 <tigetstr@plt+0x7228>  // b.any
  4096d4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4096d8:	add	x0, x0, #0x897
  4096dc:	bl	402480 <tigetnum@plt>
  4096e0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4096e4:	ldr	w8, [x8, #1280]
  4096e8:	cmp	w0, #0x2
  4096ec:	b.lt	409728 <tigetstr@plt+0x7248>  // b.tstop
  4096f0:	tbnz	w8, #2, 409770 <tigetstr@plt+0x7290>
  4096f4:	mov	w0, #0x1                   	// #1
  4096f8:	ldp	x20, x19, [sp, #32]
  4096fc:	ldp	x29, x30, [sp, #16]
  409700:	add	sp, sp, #0x30
  409704:	ret
  409708:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40970c:	ldrb	w8, [x8, #1280]
  409710:	tbnz	w8, #2, 40972c <tigetstr@plt+0x724c>
  409714:	mov	w0, wzr
  409718:	ldp	x20, x19, [sp, #32]
  40971c:	ldp	x29, x30, [sp, #16]
  409720:	add	sp, sp, #0x30
  409724:	ret
  409728:	tbz	w8, #2, 409714 <tigetstr@plt+0x7234>
  40972c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409730:	ldr	x8, [x8, #4048]
  409734:	ldr	x19, [x8]
  409738:	bl	4020d0 <getpid@plt>
  40973c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409740:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409744:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409748:	mov	w2, w0
  40974c:	add	x1, x1, #0x8a2
  409750:	add	x3, x3, #0x893
  409754:	add	x4, x4, #0x8b0
  409758:	mov	x0, x19
  40975c:	bl	402490 <fprintf@plt>
  409760:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409764:	add	x0, x0, #0x8dc
  409768:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  40976c:	b	409714 <tigetstr@plt+0x7234>
  409770:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409774:	ldr	x8, [x8, #4048]
  409778:	mov	w19, w0
  40977c:	ldr	x20, [x8]
  409780:	bl	4020d0 <getpid@plt>
  409784:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409788:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40978c:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409790:	mov	w2, w0
  409794:	add	x1, x1, #0x8a2
  409798:	add	x3, x3, #0x893
  40979c:	add	x4, x4, #0x8b0
  4097a0:	mov	x0, x20
  4097a4:	bl	402490 <fprintf@plt>
  4097a8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4097ac:	add	x0, x0, #0x8b5
  4097b0:	mov	w1, w19
  4097b4:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  4097b8:	b	4096f4 <tigetstr@plt+0x7214>
  4097bc:	stp	x29, x30, [sp, #-32]!
  4097c0:	str	x28, [sp, #16]
  4097c4:	mov	x29, sp
  4097c8:	sub	sp, sp, #0x1, lsl #12
  4097cc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4097d0:	add	x0, x0, #0xeaa
  4097d4:	bl	402470 <getenv@plt>
  4097d8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4097dc:	str	x0, [x8, #1296]
  4097e0:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4097e4:	add	x0, x0, #0x915
  4097e8:	bl	402470 <getenv@plt>
  4097ec:	cbz	x0, 409800 <tigetstr@plt+0x7320>
  4097f0:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4097f4:	mov	x3, x0
  4097f8:	add	x2, x2, #0x925
  4097fc:	b	40981c <tigetstr@plt+0x733c>
  409800:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409804:	add	x0, x0, #0x920
  409808:	bl	402470 <getenv@plt>
  40980c:	cbz	x0, 409850 <tigetstr@plt+0x7370>
  409810:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  409814:	mov	x3, x0
  409818:	add	x2, x2, #0x93a
  40981c:	mov	x0, sp
  409820:	mov	w1, #0x1000                	// #4096
  409824:	bl	402080 <snprintf@plt>
  409828:	mov	x0, sp
  40982c:	bl	40a34c <tigetstr@plt+0x7e6c>
  409830:	add	w8, w0, #0xd
  409834:	cmp	w8, #0xc
  409838:	b.hi	40985c <tigetstr@plt+0x737c>  // b.pmore
  40983c:	mov	w9, #0x1                   	// #1
  409840:	lsl	w8, w9, w8
  409844:	mov	w9, #0x1801                	// #6145
  409848:	tst	w8, w9
  40984c:	b.eq	40985c <tigetstr@plt+0x737c>  // b.none
  409850:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409854:	add	x0, x0, #0x8fe
  409858:	bl	40a34c <tigetstr@plt+0x7e6c>
  40985c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409860:	ldrb	w9, [x8, #1340]
  409864:	orr	w9, w9, #0x8
  409868:	strb	w9, [x8, #1340]
  40986c:	add	sp, sp, #0x1, lsl #12
  409870:	ldr	x28, [sp, #16]
  409874:	ldp	x29, x30, [sp], #32
  409878:	ret
  40987c:	stp	x29, x30, [sp, #-48]!
  409880:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409884:	ldrb	w8, [x8, #1280]
  409888:	str	x21, [sp, #16]
  40988c:	stp	x20, x19, [sp, #32]
  409890:	mov	x29, sp
  409894:	tbnz	w8, #3, 409920 <tigetstr@plt+0x7440>
  409898:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  40989c:	add	x19, x19, #0x520
  4098a0:	ldp	x0, x8, [x19]
  4098a4:	cbz	x8, 4098dc <tigetstr@plt+0x73fc>
  4098a8:	mov	x20, xzr
  4098ac:	mov	x21, xzr
  4098b0:	ldr	x0, [x0, x20]
  4098b4:	bl	4022f0 <free@plt>
  4098b8:	ldr	x8, [x19]
  4098bc:	add	x8, x8, x20
  4098c0:	ldr	x0, [x8, #8]
  4098c4:	bl	4022f0 <free@plt>
  4098c8:	ldp	x0, x8, [x19]
  4098cc:	add	x21, x21, #0x1
  4098d0:	add	x20, x20, #0x10
  4098d4:	cmp	x21, x8
  4098d8:	b.cc	4098b0 <tigetstr@plt+0x73d0>  // b.lo, b.ul, b.last
  4098dc:	bl	4022f0 <free@plt>
  4098e0:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  4098e4:	add	x19, x19, #0x508
  4098e8:	ldr	x0, [x19, #16]
  4098ec:	stp	xzr, xzr, [x19, #24]
  4098f0:	str	xzr, [x19, #40]
  4098f4:	bl	4022f0 <free@plt>
  4098f8:	mov	w8, #0x3                   	// #3
  4098fc:	stp	xzr, xzr, [x19]
  409900:	str	xzr, [x19, #16]
  409904:	str	xzr, [x19, #56]
  409908:	str	w8, [x19, #48]
  40990c:	str	wzr, [x19, #64]
  409910:	ldp	x20, x19, [sp, #32]
  409914:	ldr	x21, [sp, #16]
  409918:	ldp	x29, x30, [sp], #48
  40991c:	ret
  409920:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409924:	ldr	x8, [x8, #4048]
  409928:	ldr	x19, [x8]
  40992c:	bl	4020d0 <getpid@plt>
  409930:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409934:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409938:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40993c:	mov	w2, w0
  409940:	add	x1, x1, #0x8a2
  409944:	add	x3, x3, #0x893
  409948:	add	x4, x4, #0x9ee
  40994c:	mov	x0, x19
  409950:	bl	402490 <fprintf@plt>
  409954:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409958:	add	x0, x0, #0x9f5
  40995c:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  409960:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  409964:	add	x19, x19, #0x520
  409968:	ldp	x0, x8, [x19]
  40996c:	cbnz	x8, 4098a8 <tigetstr@plt+0x73c8>
  409970:	b	4098dc <tigetstr@plt+0x73fc>
  409974:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409978:	ldrb	w9, [x8, #1340]
  40997c:	orr	w9, w9, #0x2
  409980:	strb	w9, [x8, #1340]
  409984:	ret
  409988:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40998c:	ldrb	w9, [x8, #1340]
  409990:	and	w9, w9, #0xfffffffd
  409994:	strb	w9, [x8, #1340]
  409998:	ret
  40999c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4099a0:	ldrb	w8, [x8, #1340]
  4099a4:	and	w0, w8, #0x1
  4099a8:	ret
  4099ac:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4099b0:	ldr	w0, [x8, #1336]
  4099b4:	ret
  4099b8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  4099bc:	ldrb	w8, [x8, #1340]
  4099c0:	tbnz	w8, #1, 4099d0 <tigetstr@plt+0x74f0>
  4099c4:	cbz	x0, 4099d0 <tigetstr@plt+0x74f0>
  4099c8:	tbz	w8, #0, 4099d0 <tigetstr@plt+0x74f0>
  4099cc:	b	401f20 <fputs@plt>
  4099d0:	ret
  4099d4:	stp	x29, x30, [sp, #-96]!
  4099d8:	stp	x28, x27, [sp, #16]
  4099dc:	stp	x26, x25, [sp, #32]
  4099e0:	stp	x24, x23, [sp, #48]
  4099e4:	stp	x22, x21, [sp, #64]
  4099e8:	stp	x20, x19, [sp, #80]
  4099ec:	mov	x29, sp
  4099f0:	sub	sp, sp, #0x2, lsl #12
  4099f4:	sub	sp, sp, #0x120
  4099f8:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  4099fc:	ldrb	w8, [x21, #1340]
  409a00:	and	w9, w8, #0x3
  409a04:	cmp	w9, #0x1
  409a08:	b.ne	409a48 <tigetstr@plt+0x7568>  // b.any
  409a0c:	mov	x19, x1
  409a10:	mov	x20, x0
  409a14:	cbz	x0, 409f3c <tigetstr@plt+0x7a5c>
  409a18:	ldrb	w9, [x20]
  409a1c:	cbz	w9, 409f3c <tigetstr@plt+0x7a5c>
  409a20:	adrp	x24, 41d000 <tigetstr@plt+0x1ab20>
  409a24:	tbnz	w8, #2, 409ed8 <tigetstr@plt+0x79f8>
  409a28:	tbnz	w8, #3, 409a50 <tigetstr@plt+0x7570>
  409a2c:	bl	4097bc <tigetstr@plt+0x72dc>
  409a30:	ldrb	w8, [x21, #1340]
  409a34:	mov	w22, w0
  409a38:	orr	w8, w8, #0x4
  409a3c:	strb	w8, [x21, #1340]
  409a40:	cbnz	w0, 409ea8 <tigetstr@plt+0x79c8>
  409a44:	b	409a58 <tigetstr@plt+0x7578>
  409a48:	mov	x0, xzr
  409a4c:	b	409f40 <tigetstr@plt+0x7a60>
  409a50:	orr	w8, w8, #0x4
  409a54:	strb	w8, [x21, #1340]
  409a58:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  409a5c:	ldr	x0, [x22, #1304]
  409a60:	cbz	x0, 409e1c <tigetstr@plt+0x793c>
  409a64:	adrp	x27, 41d000 <tigetstr@plt+0x1ab20>
  409a68:	ldrb	w8, [x27, #1280]
  409a6c:	tbnz	w8, #3, 409e44 <tigetstr@plt+0x7964>
  409a70:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409a74:	add	x1, x1, #0xe6e
  409a78:	bl	4020f0 <fopen@plt>
  409a7c:	cbz	x0, 409e9c <tigetstr@plt+0x79bc>
  409a80:	mov	x21, x0
  409a84:	add	x0, sp, #0x110
  409a88:	mov	w1, #0x2000                	// #8192
  409a8c:	mov	x2, x21
  409a90:	add	x22, sp, #0x110
  409a94:	bl	401fd0 <fgets_unlocked@plt>
  409a98:	cbz	x0, 409e24 <tigetstr@plt+0x7944>
  409a9c:	adrp	x25, 40b000 <tigetstr@plt+0x8b20>
  409aa0:	sub	x23, x22, #0x1
  409aa4:	add	x25, x25, #0xad7
  409aa8:	b	409ac0 <tigetstr@plt+0x75e0>
  409aac:	add	x0, sp, #0x110
  409ab0:	mov	w1, #0x2000                	// #8192
  409ab4:	mov	x2, x21
  409ab8:	bl	401fd0 <fgets_unlocked@plt>
  409abc:	cbz	x0, 409e24 <tigetstr@plt+0x7944>
  409ac0:	add	x0, sp, #0x110
  409ac4:	mov	w1, #0xa                   	// #10
  409ac8:	bl	402360 <strchr@plt>
  409acc:	cbnz	x0, 409ae8 <tigetstr@plt+0x7608>
  409ad0:	mov	x0, x21
  409ad4:	bl	402270 <feof@plt>
  409ad8:	cbz	w0, 409e34 <tigetstr@plt+0x7954>
  409adc:	add	x0, sp, #0x110
  409ae0:	bl	401f10 <strlen@plt>
  409ae4:	add	x0, x22, x0
  409ae8:	strb	wzr, [x0]
  409aec:	bl	4022d0 <__ctype_b_loc@plt>
  409af0:	ldr	x8, [x0]
  409af4:	mov	x28, x0
  409af8:	mov	x0, x23
  409afc:	ldrsb	x9, [x0, #1]!
  409b00:	ldrh	w10, [x8, x9, lsl #1]
  409b04:	tbnz	w10, #0, 409afc <tigetstr@plt+0x761c>
  409b08:	and	w8, w9, #0xff
  409b0c:	cbz	w8, 409aac <tigetstr@plt+0x75cc>
  409b10:	cmp	w8, #0x23
  409b14:	b.eq	409aac <tigetstr@plt+0x75cc>  // b.none
  409b18:	add	x2, sp, #0x8c
  409b1c:	add	x3, sp, #0x8
  409b20:	mov	x1, x25
  409b24:	bl	4023e0 <__isoc99_sscanf@plt>
  409b28:	cmp	w0, #0x2
  409b2c:	b.ne	409aac <tigetstr@plt+0x75cc>  // b.any
  409b30:	ldrb	w8, [sp, #140]
  409b34:	cbz	w8, 409aac <tigetstr@plt+0x75cc>
  409b38:	ldrb	w8, [sp, #8]
  409b3c:	cbz	w8, 409aac <tigetstr@plt+0x75cc>
  409b40:	ldrb	w9, [x27, #1280]
  409b44:	stur	xzr, [x29, #-16]
  409b48:	tbnz	w9, #3, 409dc0 <tigetstr@plt+0x78e0>
  409b4c:	cmp	w8, #0x5c
  409b50:	stur	xzr, [x29, #-16]
  409b54:	b.eq	409b68 <tigetstr@plt+0x7688>  // b.none
  409b58:	ldr	x9, [x28]
  409b5c:	sxtb	x8, w8
  409b60:	ldrh	w8, [x9, x8, lsl #1]
  409b64:	tbnz	w8, #10, 409cd0 <tigetstr@plt+0x77f0>
  409b68:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409b6c:	sub	x0, x29, #0x10
  409b70:	add	x2, sp, #0x8
  409b74:	add	x1, x1, #0xb0c
  409b78:	bl	402060 <asprintf@plt>
  409b7c:	cmp	w0, #0x1
  409b80:	b.lt	40a020 <tigetstr@plt+0x7b40>  // b.tstop
  409b84:	ldur	x9, [x29, #-16]
  409b88:	cbz	x9, 409cc8 <tigetstr@plt+0x77e8>
  409b8c:	adrp	x14, 40b000 <tigetstr@plt+0x8b20>
  409b90:	mov	x8, x9
  409b94:	mov	w13, #0x5c                  	// #92
  409b98:	add	x14, x14, #0x7eb
  409b9c:	b	409bac <tigetstr@plt+0x76cc>
  409ba0:	mov	w10, #0x9                   	// #9
  409ba4:	strb	w10, [x8], #1
  409ba8:	add	x9, x9, #0x1
  409bac:	ldrb	w10, [x9]
  409bb0:	cmp	w10, #0x5c
  409bb4:	b.eq	409bc8 <tigetstr@plt+0x76e8>  // b.none
  409bb8:	cbz	w10, 409cac <tigetstr@plt+0x77cc>
  409bbc:	strb	w10, [x8], #1
  409bc0:	add	x9, x9, #0x1
  409bc4:	b	409bac <tigetstr@plt+0x76cc>
  409bc8:	ldrsb	w10, [x9, #1]!
  409bcc:	sub	w10, w10, #0x23
  409bd0:	cmp	w10, #0x53
  409bd4:	b.hi	409c94 <tigetstr@plt+0x77b4>  // b.pmore
  409bd8:	adr	x11, 409ba0 <tigetstr@plt+0x76c0>
  409bdc:	ldrb	w12, [x14, x10]
  409be0:	add	x11, x11, x12, lsl #2
  409be4:	br	x11
  409be8:	mov	w10, #0x23                  	// #35
  409bec:	strb	w10, [x8], #1
  409bf0:	add	x9, x9, #0x1
  409bf4:	b	409bac <tigetstr@plt+0x76cc>
  409bf8:	strb	w13, [x8], #1
  409bfc:	add	x9, x9, #0x1
  409c00:	b	409bac <tigetstr@plt+0x76cc>
  409c04:	mov	w10, #0x8                   	// #8
  409c08:	strb	w10, [x8], #1
  409c0c:	add	x9, x9, #0x1
  409c10:	b	409bac <tigetstr@plt+0x76cc>
  409c14:	mov	w10, #0xb                   	// #11
  409c18:	strb	w10, [x8], #1
  409c1c:	add	x9, x9, #0x1
  409c20:	b	409bac <tigetstr@plt+0x76cc>
  409c24:	mov	w10, #0x3f                  	// #63
  409c28:	strb	w10, [x8], #1
  409c2c:	add	x9, x9, #0x1
  409c30:	b	409bac <tigetstr@plt+0x76cc>
  409c34:	mov	w10, #0x1b                  	// #27
  409c38:	strb	w10, [x8], #1
  409c3c:	add	x9, x9, #0x1
  409c40:	b	409bac <tigetstr@plt+0x76cc>
  409c44:	mov	w10, #0xc                   	// #12
  409c48:	strb	w10, [x8], #1
  409c4c:	add	x9, x9, #0x1
  409c50:	b	409bac <tigetstr@plt+0x76cc>
  409c54:	mov	w10, #0x20                  	// #32
  409c58:	strb	w10, [x8], #1
  409c5c:	add	x9, x9, #0x1
  409c60:	b	409bac <tigetstr@plt+0x76cc>
  409c64:	mov	w10, #0x7                   	// #7
  409c68:	strb	w10, [x8], #1
  409c6c:	add	x9, x9, #0x1
  409c70:	b	409bac <tigetstr@plt+0x76cc>
  409c74:	mov	w10, #0xd                   	// #13
  409c78:	strb	w10, [x8], #1
  409c7c:	add	x9, x9, #0x1
  409c80:	b	409bac <tigetstr@plt+0x76cc>
  409c84:	mov	w10, #0xa                   	// #10
  409c88:	strb	w10, [x8], #1
  409c8c:	add	x9, x9, #0x1
  409c90:	b	409bac <tigetstr@plt+0x76cc>
  409c94:	strb	w13, [x8]
  409c98:	ldrb	w10, [x9], #1
  409c9c:	add	x11, x8, #0x2
  409ca0:	strb	w10, [x8, #1]
  409ca4:	mov	x8, x11
  409ca8:	b	409bac <tigetstr@plt+0x76cc>
  409cac:	ldur	x9, [x29, #-16]
  409cb0:	sub	x9, x8, x9
  409cb4:	cmp	x9, w0, sxtw
  409cb8:	b.gt	40a0a0 <tigetstr@plt+0x7bc0>
  409cbc:	strb	wzr, [x8]
  409cc0:	ldur	x24, [x29, #-16]
  409cc4:	b	409cf4 <tigetstr@plt+0x7814>
  409cc8:	mov	x24, xzr
  409ccc:	b	409cf4 <tigetstr@plt+0x7814>
  409cd0:	add	x0, sp, #0x8
  409cd4:	bl	40a820 <tigetstr@plt+0x8340>
  409cd8:	cmp	x0, #0x0
  409cdc:	add	x8, sp, #0x8
  409ce0:	csel	x0, x8, x0, eq  // eq = none
  409ce4:	bl	402200 <strdup@plt>
  409ce8:	mov	x24, x0
  409cec:	stur	x0, [x29, #-16]
  409cf0:	cbz	x0, 40a04c <tigetstr@plt+0x7b6c>
  409cf4:	ldr	x8, [x28]
  409cf8:	ldrsb	x9, [x24]
  409cfc:	ldrh	w8, [x8, x9, lsl #1]
  409d00:	tbz	w8, #10, 409d28 <tigetstr@plt+0x7848>
  409d04:	mov	x0, x24
  409d08:	bl	40a820 <tigetstr@plt+0x8340>
  409d0c:	cbz	x0, 40a028 <tigetstr@plt+0x7b48>
  409d10:	bl	402200 <strdup@plt>
  409d14:	cbz	x0, 409ffc <tigetstr@plt+0x7b1c>
  409d18:	mov	x24, x0
  409d1c:	ldur	x0, [x29, #-16]
  409d20:	bl	4022f0 <free@plt>
  409d24:	stur	x24, [x29, #-16]
  409d28:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  409d2c:	add	x9, x9, #0x528
  409d30:	ldp	x8, x9, [x9]
  409d34:	cmp	x8, x9
  409d38:	b.ne	409d7c <tigetstr@plt+0x789c>  // b.any
  409d3c:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  409d40:	ldr	x0, [x9, #1312]
  409d44:	lsl	x8, x8, #4
  409d48:	add	x1, x8, #0xa0
  409d4c:	bl	4021f0 <realloc@plt>
  409d50:	cbz	x0, 409ffc <tigetstr@plt+0x7b1c>
  409d54:	adrp	x10, 41d000 <tigetstr@plt+0x1ab20>
  409d58:	add	x10, x10, #0x520
  409d5c:	ldr	x8, [x10, #8]
  409d60:	ldur	x24, [x29, #-16]
  409d64:	mov	x28, x0
  409d68:	mov	x26, x27
  409d6c:	add	x9, x8, #0xa
  409d70:	str	x0, [x10]
  409d74:	str	x9, [x10, #16]
  409d78:	b	409d88 <tigetstr@plt+0x78a8>
  409d7c:	adrp	x9, 41d000 <tigetstr@plt+0x1ab20>
  409d80:	ldr	x28, [x9, #1312]
  409d84:	mov	x26, x27
  409d88:	add	x27, x28, x8, lsl #4
  409d8c:	mov	x22, x27
  409d90:	add	x0, sp, #0x8c
  409d94:	str	x24, [x22, #8]!
  409d98:	bl	402200 <strdup@plt>
  409d9c:	adrp	x24, 41d000 <tigetstr@plt+0x1ab20>
  409da0:	str	x0, [x27]
  409da4:	cbz	x0, 40a008 <tigetstr@plt+0x7b28>
  409da8:	ldr	x8, [x24, #1320]
  409dac:	mov	x27, x26
  409db0:	add	x22, sp, #0x110
  409db4:	add	x8, x8, #0x1
  409db8:	str	x8, [x24, #1320]
  409dbc:	b	409aac <tigetstr@plt+0x75cc>
  409dc0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409dc4:	ldr	x8, [x8, #4048]
  409dc8:	ldr	x24, [x8]
  409dcc:	bl	4020d0 <getpid@plt>
  409dd0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409dd4:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409dd8:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409ddc:	mov	w2, w0
  409de0:	mov	x0, x24
  409de4:	add	x1, x1, #0x8a2
  409de8:	add	x3, x3, #0x893
  409dec:	add	x4, x4, #0x9ee
  409df0:	adrp	x24, 41d000 <tigetstr@plt+0x1ab20>
  409df4:	bl	402490 <fprintf@plt>
  409df8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409dfc:	add	x1, sp, #0x8c
  409e00:	add	x0, x0, #0xaea
  409e04:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  409e08:	ldrb	w8, [sp, #8]
  409e0c:	cmp	w8, #0x5c
  409e10:	stur	xzr, [x29, #-16]
  409e14:	b.ne	409b58 <tigetstr@plt+0x7678>  // b.any
  409e18:	b	409b68 <tigetstr@plt+0x7688>
  409e1c:	mov	w22, wzr
  409e20:	b	409ea8 <tigetstr@plt+0x79c8>
  409e24:	mov	w22, wzr
  409e28:	mov	x0, x21
  409e2c:	bl	4020c0 <fclose@plt>
  409e30:	b	409ea8 <tigetstr@plt+0x79c8>
  409e34:	bl	402460 <__errno_location@plt>
  409e38:	ldr	w8, [x0]
  409e3c:	neg	w22, w8
  409e40:	b	409e28 <tigetstr@plt+0x7948>
  409e44:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409e48:	ldr	x8, [x8, #4048]
  409e4c:	ldr	x21, [x8]
  409e50:	bl	4020d0 <getpid@plt>
  409e54:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409e58:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409e5c:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409e60:	mov	w2, w0
  409e64:	add	x1, x1, #0x8a2
  409e68:	add	x3, x3, #0x893
  409e6c:	add	x4, x4, #0x9ee
  409e70:	mov	x0, x21
  409e74:	bl	402490 <fprintf@plt>
  409e78:	ldr	x1, [x22, #1304]
  409e7c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409e80:	add	x0, x0, #0xac5
  409e84:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  409e88:	ldr	x0, [x22, #1304]
  409e8c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409e90:	add	x1, x1, #0xe6e
  409e94:	bl	4020f0 <fopen@plt>
  409e98:	cbnz	x0, 409a80 <tigetstr@plt+0x75a0>
  409e9c:	bl	402460 <__errno_location@plt>
  409ea0:	ldr	w8, [x0]
  409ea4:	neg	w22, w8
  409ea8:	ldr	x1, [x24, #1320]
  409eac:	cbz	x1, 409ed4 <tigetstr@plt+0x79f4>
  409eb0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409eb4:	ldrb	w8, [x8, #1280]
  409eb8:	tbnz	w8, #3, 409fb4 <tigetstr@plt+0x7ad4>
  409ebc:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409ec0:	ldr	x0, [x8, #1312]
  409ec4:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  409ec8:	add	x3, x3, #0x814
  409ecc:	mov	w2, #0x10                  	// #16
  409ed0:	bl	402050 <qsort@plt>
  409ed4:	cbnz	w22, 409f3c <tigetstr@plt+0x7a5c>
  409ed8:	ldr	x21, [x24, #1320]
  409edc:	cbz	x21, 409f3c <tigetstr@plt+0x7a5c>
  409ee0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409ee4:	ldrb	w8, [x8, #1280]
  409ee8:	tbnz	w8, #3, 409f64 <tigetstr@plt+0x7a84>
  409eec:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  409ef0:	ldr	x22, [x8, #1312]
  409ef4:	mov	x23, xzr
  409ef8:	b	409f08 <tigetstr@plt+0x7a28>
  409efc:	cmp	x23, x24
  409f00:	mov	x21, x24
  409f04:	b.cs	409f3c <tigetstr@plt+0x7a5c>  // b.hs, b.nlast
  409f08:	add	x8, x21, x23
  409f0c:	lsr	x24, x8, #1
  409f10:	add	x25, x22, x24, lsl #4
  409f14:	ldr	x1, [x25]
  409f18:	mov	x0, x20
  409f1c:	bl	4022b0 <strcmp@plt>
  409f20:	tbnz	w0, #31, 409efc <tigetstr@plt+0x7a1c>
  409f24:	cbz	w0, 409f34 <tigetstr@plt+0x7a54>
  409f28:	add	x23, x24, #0x1
  409f2c:	mov	x24, x21
  409f30:	b	409efc <tigetstr@plt+0x7a1c>
  409f34:	ldr	x0, [x25, #8]
  409f38:	cbnz	x0, 409f40 <tigetstr@plt+0x7a60>
  409f3c:	mov	x0, x19
  409f40:	add	sp, sp, #0x2, lsl #12
  409f44:	add	sp, sp, #0x120
  409f48:	ldp	x20, x19, [sp, #80]
  409f4c:	ldp	x22, x21, [sp, #64]
  409f50:	ldp	x24, x23, [sp, #48]
  409f54:	ldp	x26, x25, [sp, #32]
  409f58:	ldp	x28, x27, [sp, #16]
  409f5c:	ldp	x29, x30, [sp], #96
  409f60:	ret
  409f64:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409f68:	ldr	x8, [x8, #4048]
  409f6c:	ldr	x21, [x8]
  409f70:	bl	4020d0 <getpid@plt>
  409f74:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409f78:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409f7c:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409f80:	mov	w2, w0
  409f84:	add	x1, x1, #0x8a2
  409f88:	add	x3, x3, #0x893
  409f8c:	add	x4, x4, #0x9ee
  409f90:	mov	x0, x21
  409f94:	bl	402490 <fprintf@plt>
  409f98:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409f9c:	add	x0, x0, #0xab9
  409fa0:	mov	x1, x20
  409fa4:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  409fa8:	ldr	x21, [x24, #1320]
  409fac:	cbnz	x21, 409eec <tigetstr@plt+0x7a0c>
  409fb0:	b	409f3c <tigetstr@plt+0x7a5c>
  409fb4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409fb8:	ldr	x8, [x8, #4048]
  409fbc:	ldr	x21, [x8]
  409fc0:	bl	4020d0 <getpid@plt>
  409fc4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409fc8:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409fcc:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409fd0:	mov	w2, w0
  409fd4:	add	x1, x1, #0x8a2
  409fd8:	add	x3, x3, #0x893
  409fdc:	add	x4, x4, #0x9ee
  409fe0:	mov	x0, x21
  409fe4:	bl	402490 <fprintf@plt>
  409fe8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409fec:	add	x0, x0, #0xb5a
  409ff0:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  409ff4:	ldr	x1, [x24, #1320]
  409ff8:	b	409ebc <tigetstr@plt+0x79dc>
  409ffc:	mov	w22, #0xfffffff4            	// #-12
  40a000:	adrp	x24, 41d000 <tigetstr@plt+0x1ab20>
  40a004:	b	40a040 <tigetstr@plt+0x7b60>
  40a008:	cbz	x28, 40a03c <tigetstr@plt+0x7b5c>
  40a00c:	ldr	x0, [x22]
  40a010:	bl	4022f0 <free@plt>
  40a014:	ldr	x0, [x27]
  40a018:	bl	4022f0 <free@plt>
  40a01c:	stp	xzr, xzr, [x27]
  40a020:	mov	w22, #0xfffffff4            	// #-12
  40a024:	b	409e28 <tigetstr@plt+0x7948>
  40a028:	ldrb	w8, [x27, #1280]
  40a02c:	adrp	x24, 41d000 <tigetstr@plt+0x1ab20>
  40a030:	tbnz	w8, #3, 40a058 <tigetstr@plt+0x7b78>
  40a034:	mov	w22, #0xffffffea            	// #-22
  40a038:	b	40a040 <tigetstr@plt+0x7b60>
  40a03c:	mov	w22, #0xfffffff4            	// #-12
  40a040:	ldur	x0, [x29, #-16]
  40a044:	bl	4022f0 <free@plt>
  40a048:	b	409e28 <tigetstr@plt+0x7948>
  40a04c:	mov	w22, #0xfffffff4            	// #-12
  40a050:	adrp	x24, 41d000 <tigetstr@plt+0x1ab20>
  40a054:	b	409e28 <tigetstr@plt+0x7948>
  40a058:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40a05c:	ldr	x8, [x8, #4048]
  40a060:	ldr	x22, [x8]
  40a064:	bl	4020d0 <getpid@plt>
  40a068:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a06c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a070:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40a074:	mov	w2, w0
  40a078:	add	x1, x1, #0x8a2
  40a07c:	add	x3, x3, #0x893
  40a080:	add	x4, x4, #0x9ee
  40a084:	mov	x0, x22
  40a088:	bl	402490 <fprintf@plt>
  40a08c:	ldur	x1, [x29, #-16]
  40a090:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a094:	add	x0, x0, #0xaf3
  40a098:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  40a09c:	b	40a034 <tigetstr@plt+0x7b54>
  40a0a0:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a0a4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a0a8:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a0ac:	add	x0, x0, #0xb12
  40a0b0:	add	x1, x1, #0xb26
  40a0b4:	add	x3, x3, #0xb33
  40a0b8:	mov	w2, #0x1ac                 	// #428
  40a0bc:	bl	402450 <__assert_fail@plt>
  40a0c0:	stp	x29, x30, [sp, #-32]!
  40a0c4:	str	x19, [sp, #16]
  40a0c8:	mov	x29, sp
  40a0cc:	mov	x19, x2
  40a0d0:	bl	4099d4 <tigetstr@plt+0x74f4>
  40a0d4:	cbz	x0, 40a0fc <tigetstr@plt+0x7c1c>
  40a0d8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a0dc:	ldrb	w8, [x8, #1340]
  40a0e0:	and	w8, w8, #0x3
  40a0e4:	cmp	w8, #0x1
  40a0e8:	b.ne	40a0fc <tigetstr@plt+0x7c1c>  // b.any
  40a0ec:	mov	x1, x19
  40a0f0:	ldr	x19, [sp, #16]
  40a0f4:	ldp	x29, x30, [sp], #32
  40a0f8:	b	401f20 <fputs@plt>
  40a0fc:	ldr	x19, [sp, #16]
  40a100:	ldp	x29, x30, [sp], #32
  40a104:	ret
  40a108:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a10c:	ldrb	w8, [x8, #1340]
  40a110:	and	w8, w8, #0x3
  40a114:	cmp	w8, #0x1
  40a118:	b.ne	40a134 <tigetstr@plt+0x7c54>  // b.any
  40a11c:	mov	x3, x0
  40a120:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a124:	add	x0, x0, #0x83f
  40a128:	mov	w1, #0x4                   	// #4
  40a12c:	mov	w2, #0x1                   	// #1
  40a130:	b	402370 <fwrite@plt>
  40a134:	ret
  40a138:	stp	x29, x30, [sp, #-32]!
  40a13c:	str	x19, [sp, #16]
  40a140:	mov	x29, sp
  40a144:	cbz	x0, 40a1bc <tigetstr@plt+0x7cdc>
  40a148:	ldrb	w8, [x0]
  40a14c:	mov	x19, x0
  40a150:	cbz	w8, 40a1bc <tigetstr@plt+0x7cdc>
  40a154:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a158:	add	x1, x1, #0x4a7
  40a15c:	mov	x0, x19
  40a160:	bl	4021d0 <strcasecmp@plt>
  40a164:	cbz	w0, 40a1b0 <tigetstr@plt+0x7cd0>
  40a168:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a16c:	add	x1, x1, #0x4b3
  40a170:	mov	x0, x19
  40a174:	bl	4021d0 <strcasecmp@plt>
  40a178:	cbz	w0, 40a1cc <tigetstr@plt+0x7cec>
  40a17c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a180:	add	x1, x1, #0x4ac
  40a184:	mov	x0, x19
  40a188:	bl	4021d0 <strcasecmp@plt>
  40a18c:	cbz	w0, 40a1dc <tigetstr@plt+0x7cfc>
  40a190:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a194:	add	x1, x1, #0xd4
  40a198:	mov	x0, x19
  40a19c:	bl	4021d0 <strcasecmp@plt>
  40a1a0:	cmp	w0, #0x0
  40a1a4:	mov	w8, #0xffffffea            	// #-22
  40a1a8:	mov	w9, #0x3                   	// #3
  40a1ac:	csel	w0, w9, w8, eq  // eq = none
  40a1b0:	ldr	x19, [sp, #16]
  40a1b4:	ldp	x29, x30, [sp], #32
  40a1b8:	ret
  40a1bc:	mov	w0, #0xffffffea            	// #-22
  40a1c0:	ldr	x19, [sp, #16]
  40a1c4:	ldp	x29, x30, [sp], #32
  40a1c8:	ret
  40a1cc:	mov	w0, #0x1                   	// #1
  40a1d0:	ldr	x19, [sp, #16]
  40a1d4:	ldp	x29, x30, [sp], #32
  40a1d8:	ret
  40a1dc:	mov	w0, #0x2                   	// #2
  40a1e0:	ldr	x19, [sp, #16]
  40a1e4:	ldp	x29, x30, [sp], #32
  40a1e8:	ret
  40a1ec:	stp	x29, x30, [sp, #-32]!
  40a1f0:	stp	x20, x19, [sp, #16]
  40a1f4:	mov	x19, x1
  40a1f8:	mov	x29, sp
  40a1fc:	cbz	x0, 40a29c <tigetstr@plt+0x7dbc>
  40a200:	mov	x8, x0
  40a204:	ldrb	w9, [x8], #1
  40a208:	cmp	w9, #0x3d
  40a20c:	csel	x9, x0, x8, ne  // ne = any
  40a210:	ldrb	w9, [x9]
  40a214:	csel	x20, x8, x0, eq  // eq = none
  40a218:	cbz	w9, 40a2a0 <tigetstr@plt+0x7dc0>
  40a21c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a220:	add	x1, x1, #0x4a7
  40a224:	mov	x0, x20
  40a228:	bl	4021d0 <strcasecmp@plt>
  40a22c:	cbz	w0, 40a270 <tigetstr@plt+0x7d90>
  40a230:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a234:	add	x1, x1, #0x4b3
  40a238:	mov	x0, x20
  40a23c:	bl	4021d0 <strcasecmp@plt>
  40a240:	cbz	w0, 40a27c <tigetstr@plt+0x7d9c>
  40a244:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a248:	add	x1, x1, #0x4ac
  40a24c:	mov	x0, x20
  40a250:	bl	4021d0 <strcasecmp@plt>
  40a254:	cbz	w0, 40a28c <tigetstr@plt+0x7dac>
  40a258:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a25c:	add	x1, x1, #0xd4
  40a260:	mov	x0, x20
  40a264:	bl	4021d0 <strcasecmp@plt>
  40a268:	cbnz	w0, 40a2a0 <tigetstr@plt+0x7dc0>
  40a26c:	mov	w0, #0x3                   	// #3
  40a270:	ldp	x20, x19, [sp, #16]
  40a274:	ldp	x29, x30, [sp], #32
  40a278:	ret
  40a27c:	mov	w0, #0x1                   	// #1
  40a280:	ldp	x20, x19, [sp, #16]
  40a284:	ldp	x29, x30, [sp], #32
  40a288:	ret
  40a28c:	mov	w0, #0x2                   	// #2
  40a290:	ldp	x20, x19, [sp, #16]
  40a294:	ldp	x29, x30, [sp], #32
  40a298:	ret
  40a29c:	mov	x20, xzr
  40a2a0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a2a4:	add	x1, x1, #0x589
  40a2a8:	mov	w0, #0x1                   	// #1
  40a2ac:	mov	x2, x19
  40a2b0:	mov	x3, x20
  40a2b4:	bl	402400 <errx@plt>
  40a2b8:	sub	sp, sp, #0x120
  40a2bc:	stp	x29, x30, [sp, #256]
  40a2c0:	add	x29, sp, #0x100
  40a2c4:	stp	x28, x19, [sp, #272]
  40a2c8:	stp	x1, x2, [x29, #-120]
  40a2cc:	stp	x3, x4, [x29, #-104]
  40a2d0:	stp	x5, x6, [x29, #-88]
  40a2d4:	stur	x7, [x29, #-72]
  40a2d8:	stp	q0, q1, [sp]
  40a2dc:	stp	q2, q3, [sp, #32]
  40a2e0:	stp	q4, q5, [sp, #64]
  40a2e4:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  40a2e8:	ldr	x19, [x19, #4048]
  40a2ec:	mov	x9, #0xffffffffffffffc8    	// #-56
  40a2f0:	mov	x10, sp
  40a2f4:	sub	x11, x29, #0x78
  40a2f8:	movk	x9, #0xff80, lsl #32
  40a2fc:	add	x12, x29, #0x20
  40a300:	add	x10, x10, #0x80
  40a304:	add	x11, x11, #0x38
  40a308:	stp	x10, x9, [x29, #-16]
  40a30c:	stp	x12, x11, [x29, #-32]
  40a310:	mov	x8, x0
  40a314:	ldr	x0, [x19]
  40a318:	ldp	q0, q1, [x29, #-32]
  40a31c:	sub	x2, x29, #0x40
  40a320:	mov	x1, x8
  40a324:	stp	q6, q7, [sp, #96]
  40a328:	stp	q0, q1, [x29, #-64]
  40a32c:	bl	402430 <vfprintf@plt>
  40a330:	ldr	x1, [x19]
  40a334:	mov	w0, #0xa                   	// #10
  40a338:	bl	402040 <fputc@plt>
  40a33c:	ldp	x28, x19, [sp, #272]
  40a340:	ldp	x29, x30, [sp, #256]
  40a344:	add	sp, sp, #0x120
  40a348:	ret
  40a34c:	stp	x29, x30, [sp, #-96]!
  40a350:	stp	x28, x27, [sp, #16]
  40a354:	stp	x26, x25, [sp, #32]
  40a358:	stp	x24, x23, [sp, #48]
  40a35c:	stp	x22, x21, [sp, #64]
  40a360:	stp	x20, x19, [sp, #80]
  40a364:	mov	x29, sp
  40a368:	sub	sp, sp, #0x1, lsl #12
  40a36c:	sub	sp, sp, #0x20
  40a370:	mov	x19, x0
  40a374:	add	x0, sp, #0x18
  40a378:	mov	w2, #0x1000                	// #4096
  40a37c:	mov	w1, wzr
  40a380:	bl	402180 <memset@plt>
  40a384:	cbz	x19, 40a3e4 <tigetstr@plt+0x7f04>
  40a388:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a38c:	ldr	x8, [x8, #1288]
  40a390:	cbz	x8, 40a3e4 <tigetstr@plt+0x7f04>
  40a394:	ldrb	w8, [x8]
  40a398:	cbz	w8, 40a3e4 <tigetstr@plt+0x7f04>
  40a39c:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a3a0:	ldrb	w8, [x8, #1280]
  40a3a4:	tbnz	w8, #2, 40a7b4 <tigetstr@plt+0x82d4>
  40a3a8:	mov	x0, x19
  40a3ac:	bl	402010 <opendir@plt>
  40a3b0:	cbz	x0, 40a804 <tigetstr@plt+0x8324>
  40a3b4:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  40a3b8:	add	x21, x21, #0x508
  40a3bc:	mov	x20, x0
  40a3c0:	ldr	x0, [x21]
  40a3c4:	bl	401f10 <strlen@plt>
  40a3c8:	ldr	x8, [x21, #8]
  40a3cc:	str	x0, [sp, #16]
  40a3d0:	cbz	x8, 40a410 <tigetstr@plt+0x7f30>
  40a3d4:	mov	x0, x8
  40a3d8:	bl	401f10 <strlen@plt>
  40a3dc:	str	x0, [sp, #8]
  40a3e0:	b	40a75c <tigetstr@plt+0x827c>
  40a3e4:	mov	w19, #0xffffffea            	// #-22
  40a3e8:	mov	w0, w19
  40a3ec:	add	sp, sp, #0x1, lsl #12
  40a3f0:	add	sp, sp, #0x20
  40a3f4:	ldp	x20, x19, [sp, #80]
  40a3f8:	ldp	x22, x21, [sp, #64]
  40a3fc:	ldp	x24, x23, [sp, #48]
  40a400:	ldp	x26, x25, [sp, #32]
  40a404:	ldp	x28, x27, [sp, #16]
  40a408:	ldp	x29, x30, [sp], #96
  40a40c:	ret
  40a410:	str	xzr, [sp, #8]
  40a414:	b	40a75c <tigetstr@plt+0x827c>
  40a418:	mov	x24, x0
  40a41c:	ldrb	w8, [x24, #19]!
  40a420:	cmp	w8, #0x2e
  40a424:	b.eq	40a75c <tigetstr@plt+0x827c>  // b.none
  40a428:	ldrb	w9, [x0, #18]
  40a42c:	cmp	w9, #0xa
  40a430:	b.hi	40a75c <tigetstr@plt+0x827c>  // b.pmore
  40a434:	mov	w10, #0x1                   	// #1
  40a438:	lsl	w9, w10, w9
  40a43c:	mov	w10, #0x501                 	// #1281
  40a440:	tst	w9, w10
  40a444:	b.eq	40a75c <tigetstr@plt+0x827c>  // b.none
  40a448:	cbz	w8, 40a75c <tigetstr@plt+0x827c>
  40a44c:	mov	x0, x24
  40a450:	bl	401f10 <strlen@plt>
  40a454:	cmp	x0, #0x1, lsl #12
  40a458:	b.hi	40a75c <tigetstr@plt+0x827c>  // b.pmore
  40a45c:	mov	w1, #0x2e                  	// #46
  40a460:	mov	x0, x24
  40a464:	bl	402230 <strrchr@plt>
  40a468:	cmp	x0, #0x0
  40a46c:	csinc	x25, x24, x0, eq  // eq = none
  40a470:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a474:	mov	x0, x25
  40a478:	add	x1, x1, #0x9c3
  40a47c:	bl	4022b0 <strcmp@plt>
  40a480:	cbz	w0, 40a500 <tigetstr@plt+0x8020>
  40a484:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a488:	mov	x0, x25
  40a48c:	add	x1, x1, #0x9cb
  40a490:	bl	4022b0 <strcmp@plt>
  40a494:	cbz	w0, 40a544 <tigetstr@plt+0x8064>
  40a498:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a49c:	mov	x0, x25
  40a4a0:	add	x1, x1, #0x9fa
  40a4a4:	bl	4022b0 <strcmp@plt>
  40a4a8:	cbz	w0, 40a588 <tigetstr@plt+0x80a8>
  40a4ac:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a4b0:	ldrb	w8, [x8, #1280]
  40a4b4:	tbz	w8, #2, 40a75c <tigetstr@plt+0x827c>
  40a4b8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40a4bc:	ldr	x8, [x8, #4048]
  40a4c0:	ldr	x23, [x8]
  40a4c4:	bl	4020d0 <getpid@plt>
  40a4c8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a4cc:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a4d0:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40a4d4:	mov	w2, w0
  40a4d8:	mov	x0, x23
  40a4dc:	add	x1, x1, #0x8a2
  40a4e0:	add	x3, x3, #0x893
  40a4e4:	add	x4, x4, #0x8b0
  40a4e8:	bl	402490 <fprintf@plt>
  40a4ec:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a4f0:	add	x0, x0, #0x9dc
  40a4f4:	mov	x1, x25
  40a4f8:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  40a4fc:	b	40a75c <tigetstr@plt+0x827c>
  40a500:	mov	w22, wzr
  40a504:	cmp	x25, x24
  40a508:	b.eq	40a550 <tigetstr@plt+0x8070>  // b.none
  40a50c:	mov	w1, #0x40                  	// #64
  40a510:	mov	x0, x24
  40a514:	bl	402360 <strchr@plt>
  40a518:	cmp	x0, #0x0
  40a51c:	add	x26, x0, #0x1
  40a520:	csinc	x8, xzr, x0, eq  // eq = none
  40a524:	cbz	x0, 40a564 <tigetstr@plt+0x8084>
  40a528:	mvn	x9, x8
  40a52c:	sub	x8, x8, #0x1
  40a530:	cmp	x8, x24
  40a534:	add	x27, x9, x25
  40a538:	b.eq	40a598 <tigetstr@plt+0x80b8>  // b.none
  40a53c:	mov	x1, x26
  40a540:	b	40a56c <tigetstr@plt+0x808c>
  40a544:	mov	w22, #0x1                   	// #1
  40a548:	cmp	x25, x24
  40a54c:	b.ne	40a50c <tigetstr@plt+0x802c>  // b.any
  40a550:	mov	x28, xzr
  40a554:	mov	x26, xzr
  40a558:	mov	x23, xzr
  40a55c:	mov	x27, xzr
  40a560:	b	40a5a0 <tigetstr@plt+0x80c0>
  40a564:	mov	x1, xzr
  40a568:	mov	x27, xzr
  40a56c:	cmp	x0, #0x0
  40a570:	csel	x8, x26, x25, ne  // ne = any
  40a574:	mvn	x9, x24
  40a578:	add	x23, x8, x9
  40a57c:	mov	x28, x24
  40a580:	mov	x26, x1
  40a584:	b	40a5a0 <tigetstr@plt+0x80c0>
  40a588:	mov	w22, #0x2                   	// #2
  40a58c:	cmp	x25, x24
  40a590:	b.ne	40a50c <tigetstr@plt+0x802c>  // b.any
  40a594:	b	40a550 <tigetstr@plt+0x8070>
  40a598:	mov	x28, xzr
  40a59c:	mov	x23, xzr
  40a5a0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a5a4:	cmp	x28, #0x0
  40a5a8:	ldrb	w8, [x8, #1280]
  40a5ac:	mov	w9, #0x15                  	// #21
  40a5b0:	csinc	w9, w9, wzr, ne  // ne = any
  40a5b4:	mov	w10, #0xa                   	// #10
  40a5b8:	orr	w10, w9, w10
  40a5bc:	cmp	x26, #0x0
  40a5c0:	csel	w25, w9, w10, eq  // eq = none
  40a5c4:	tbnz	w8, #2, 40a664 <tigetstr@plt+0x8184>
  40a5c8:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a5cc:	add	x8, x8, #0x500
  40a5d0:	add	x21, x8, x22, lsl #2
  40a5d4:	ldr	w8, [x21, #64]!
  40a5d8:	cmp	w25, w8
  40a5dc:	b.lt	40a75c <tigetstr@plt+0x827c>  // b.tstop
  40a5e0:	cbz	x23, 40a608 <tigetstr@plt+0x8128>
  40a5e4:	ldr	x8, [sp, #16]
  40a5e8:	cmp	x23, x8
  40a5ec:	b.ne	40a75c <tigetstr@plt+0x827c>  // b.any
  40a5f0:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a5f4:	ldr	x1, [x8, #1288]
  40a5f8:	ldr	x2, [sp, #16]
  40a5fc:	mov	x0, x28
  40a600:	bl	402140 <strncmp@plt>
  40a604:	cbnz	w0, 40a75c <tigetstr@plt+0x827c>
  40a608:	cbz	x27, 40a638 <tigetstr@plt+0x8158>
  40a60c:	ldr	x8, [sp, #8]
  40a610:	cbz	x8, 40a75c <tigetstr@plt+0x827c>
  40a614:	ldr	x8, [sp, #8]
  40a618:	cmp	x27, x8
  40a61c:	b.ne	40a75c <tigetstr@plt+0x827c>  // b.any
  40a620:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a624:	ldr	x1, [x8, #1296]
  40a628:	ldr	x2, [sp, #8]
  40a62c:	mov	x0, x26
  40a630:	bl	402140 <strncmp@plt>
  40a634:	cbnz	w0, 40a75c <tigetstr@plt+0x827c>
  40a638:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a63c:	ldrb	w8, [x8, #1280]
  40a640:	tbnz	w8, #2, 40a6d0 <tigetstr@plt+0x81f0>
  40a644:	cmp	w22, #0x2
  40a648:	str	w25, [x21]
  40a64c:	b.ne	40a75c <tigetstr@plt+0x827c>  // b.any
  40a650:	add	x0, sp, #0x18
  40a654:	mov	w2, #0x1000                	// #4096
  40a658:	mov	x1, x24
  40a65c:	bl	4023f0 <strncpy@plt>
  40a660:	b	40a75c <tigetstr@plt+0x827c>
  40a664:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40a668:	ldr	x8, [x8, #4048]
  40a66c:	ldr	x21, [x8]
  40a670:	bl	4020d0 <getpid@plt>
  40a674:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a678:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a67c:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40a680:	mov	w2, w0
  40a684:	mov	x0, x21
  40a688:	add	x1, x1, #0x8a2
  40a68c:	add	x3, x3, #0x893
  40a690:	add	x4, x4, #0x8b0
  40a694:	bl	402490 <fprintf@plt>
  40a698:	adrp	x8, 41d000 <tigetstr@plt+0x1ab20>
  40a69c:	add	x8, x8, #0x500
  40a6a0:	add	x8, x8, w22, uxtw #2
  40a6a4:	ldr	w3, [x8, #64]
  40a6a8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a6ac:	add	x0, x0, #0x969
  40a6b0:	mov	x1, x24
  40a6b4:	mov	w2, w25
  40a6b8:	mov	x4, x23
  40a6bc:	mov	x5, x28
  40a6c0:	mov	x6, x27
  40a6c4:	mov	x7, x26
  40a6c8:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  40a6cc:	b	40a5c8 <tigetstr@plt+0x80e8>
  40a6d0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40a6d4:	ldr	x8, [x8, #4048]
  40a6d8:	ldr	x23, [x8]
  40a6dc:	bl	4020d0 <getpid@plt>
  40a6e0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a6e4:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a6e8:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40a6ec:	mov	w2, w0
  40a6f0:	mov	x0, x23
  40a6f4:	add	x1, x1, #0x8a2
  40a6f8:	add	x3, x3, #0x893
  40a6fc:	add	x4, x4, #0x8b0
  40a700:	bl	402490 <fprintf@plt>
  40a704:	cbz	w22, 40a734 <tigetstr@plt+0x8254>
  40a708:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a70c:	cmp	w22, #0x2
  40a710:	add	x1, x1, #0x9fa
  40a714:	b.eq	40a73c <tigetstr@plt+0x825c>  // b.none
  40a718:	adrp	x8, 40b000 <tigetstr@plt+0x8b20>
  40a71c:	adrp	x9, 40b000 <tigetstr@plt+0x8b20>
  40a720:	cmp	w22, #0x1
  40a724:	add	x8, x8, #0x9d2
  40a728:	add	x9, x9, #0x9cb
  40a72c:	csel	x1, x9, x8, eq  // eq = none
  40a730:	b	40a73c <tigetstr@plt+0x825c>
  40a734:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a738:	add	x1, x1, #0x9c3
  40a73c:	ldr	w2, [x21]
  40a740:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a744:	add	x0, x0, #0x9a5
  40a748:	mov	w3, w25
  40a74c:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  40a750:	cmp	w22, #0x2
  40a754:	str	w25, [x21]
  40a758:	b.eq	40a650 <tigetstr@plt+0x8170>  // b.none
  40a75c:	mov	x0, x20
  40a760:	bl	4021e0 <readdir@plt>
  40a764:	cbnz	x0, 40a418 <tigetstr@plt+0x7f38>
  40a768:	ldrb	w8, [sp, #24]
  40a76c:	cbz	w8, 40a7a4 <tigetstr@plt+0x82c4>
  40a770:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  40a774:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a778:	add	x8, sp, #0x18
  40a77c:	add	x0, x0, #0x518
  40a780:	add	x1, x1, #0x9d6
  40a784:	add	x3, sp, #0x18
  40a788:	mov	x2, x19
  40a78c:	strb	wzr, [x8, #4095]
  40a790:	bl	402060 <asprintf@plt>
  40a794:	cmp	w0, #0x0
  40a798:	mov	w8, #0xfffffff4            	// #-12
  40a79c:	csel	w19, wzr, w8, gt
  40a7a0:	b	40a7a8 <tigetstr@plt+0x82c8>
  40a7a4:	mov	w19, wzr
  40a7a8:	mov	x0, x20
  40a7ac:	bl	402210 <closedir@plt>
  40a7b0:	b	40a3e8 <tigetstr@plt+0x7f08>
  40a7b4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40a7b8:	ldr	x8, [x8, #4048]
  40a7bc:	ldr	x20, [x8]
  40a7c0:	bl	4020d0 <getpid@plt>
  40a7c4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a7c8:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a7cc:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40a7d0:	mov	w2, w0
  40a7d4:	add	x1, x1, #0x8a2
  40a7d8:	add	x3, x3, #0x893
  40a7dc:	add	x4, x4, #0x8b0
  40a7e0:	mov	x0, x20
  40a7e4:	bl	402490 <fprintf@plt>
  40a7e8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a7ec:	add	x0, x0, #0x957
  40a7f0:	mov	x1, x19
  40a7f4:	bl	40a2b8 <tigetstr@plt+0x7dd8>
  40a7f8:	mov	x0, x19
  40a7fc:	bl	402010 <opendir@plt>
  40a800:	cbnz	x0, 40a3b4 <tigetstr@plt+0x7ed4>
  40a804:	bl	402460 <__errno_location@plt>
  40a808:	ldr	w8, [x0]
  40a80c:	neg	w19, w8
  40a810:	b	40a3e8 <tigetstr@plt+0x7f08>
  40a814:	ldr	x0, [x0]
  40a818:	ldr	x1, [x1]
  40a81c:	b	4022b0 <strcmp@plt>
  40a820:	stp	x29, x30, [sp, #-64]!
  40a824:	stp	x24, x23, [sp, #16]
  40a828:	stp	x22, x21, [sp, #32]
  40a82c:	stp	x20, x19, [sp, #48]
  40a830:	mov	x29, sp
  40a834:	cbz	x0, 40a898 <tigetstr@plt+0x83b8>
  40a838:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  40a83c:	mov	x19, x0
  40a840:	mov	x21, xzr
  40a844:	mov	w22, #0x15                  	// #21
  40a848:	add	x20, x20, #0xc88
  40a84c:	b	40a864 <tigetstr@plt+0x8384>
  40a850:	add	x21, x23, #0x1
  40a854:	mov	x23, x22
  40a858:	cmp	x21, x23
  40a85c:	mov	x22, x23
  40a860:	b.cs	40a894 <tigetstr@plt+0x83b4>  // b.hs, b.nlast
  40a864:	add	x8, x22, x21
  40a868:	lsr	x23, x8, #1
  40a86c:	add	x24, x20, x23, lsl #4
  40a870:	ldr	x1, [x24]
  40a874:	mov	x0, x19
  40a878:	bl	4022b0 <strcmp@plt>
  40a87c:	tbnz	w0, #31, 40a858 <tigetstr@plt+0x8378>
  40a880:	cbnz	w0, 40a850 <tigetstr@plt+0x8370>
  40a884:	cbz	x24, 40a894 <tigetstr@plt+0x83b4>
  40a888:	add	x8, x20, x23, lsl #4
  40a88c:	ldr	x0, [x8, #8]
  40a890:	b	40a898 <tigetstr@plt+0x83b8>
  40a894:	mov	x0, xzr
  40a898:	ldp	x20, x19, [sp, #48]
  40a89c:	ldp	x22, x21, [sp, #32]
  40a8a0:	ldp	x24, x23, [sp, #16]
  40a8a4:	ldp	x29, x30, [sp], #64
  40a8a8:	ret
  40a8ac:	nop
  40a8b0:	stp	x29, x30, [sp, #-64]!
  40a8b4:	mov	x29, sp
  40a8b8:	stp	x19, x20, [sp, #16]
  40a8bc:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  40a8c0:	add	x20, x20, #0x9e0
  40a8c4:	stp	x21, x22, [sp, #32]
  40a8c8:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  40a8cc:	add	x21, x21, #0x9d8
  40a8d0:	sub	x20, x20, x21
  40a8d4:	mov	w22, w0
  40a8d8:	stp	x23, x24, [sp, #48]
  40a8dc:	mov	x23, x1
  40a8e0:	mov	x24, x2
  40a8e4:	bl	401e98 <mbrtowc@plt-0x38>
  40a8e8:	cmp	xzr, x20, asr #3
  40a8ec:	b.eq	40a918 <tigetstr@plt+0x8438>  // b.none
  40a8f0:	asr	x20, x20, #3
  40a8f4:	mov	x19, #0x0                   	// #0
  40a8f8:	ldr	x3, [x21, x19, lsl #3]
  40a8fc:	mov	x2, x24
  40a900:	add	x19, x19, #0x1
  40a904:	mov	x1, x23
  40a908:	mov	w0, w22
  40a90c:	blr	x3
  40a910:	cmp	x20, x19
  40a914:	b.ne	40a8f8 <tigetstr@plt+0x8418>  // b.any
  40a918:	ldp	x19, x20, [sp, #16]
  40a91c:	ldp	x21, x22, [sp, #32]
  40a920:	ldp	x23, x24, [sp, #48]
  40a924:	ldp	x29, x30, [sp], #64
  40a928:	ret
  40a92c:	nop
  40a930:	ret
  40a934:	nop
  40a938:	adrp	x2, 41d000 <tigetstr@plt+0x1ab20>
  40a93c:	mov	x1, #0x0                   	// #0
  40a940:	ldr	x2, [x2, #792]
  40a944:	b	402030 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a948 <.fini>:
  40a948:	stp	x29, x30, [sp, #-16]!
  40a94c:	mov	x29, sp
  40a950:	ldp	x29, x30, [sp], #16
  40a954:	ret
