// Seed: 2072169441
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
    , id_5,
    input id_3,
    input logic id_4
);
  assign id_6 = id_4;
  logic id_7, id_8;
endmodule
