
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011500                       # Number of seconds simulated
sim_ticks                                 11500089000                       # Number of ticks simulated
final_tick                                11500089000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 235793                       # Simulator instruction rate (inst/s)
host_op_rate                                   410494                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77402734                       # Simulator tick rate (ticks/s)
host_mem_usage                                 719840                       # Number of bytes of host memory used
host_seconds                                   148.57                       # Real time elapsed on the host
sim_insts                                    35032856                       # Number of instructions simulated
sim_ops                                      60989001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         114496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1048832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1163328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18177                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9956097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          91202077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101158174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9956097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9956097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9956097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         91202077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101158174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001101750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18177                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1163328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1163328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11500005000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18177                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    620.605024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   414.955593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.653425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          355     18.97%     18.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          182      9.73%     28.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           87      4.65%     33.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      3.53%     36.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          104      5.56%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          208     11.12%     53.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           94      5.02%     58.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.96%     59.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          757     40.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1871                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst       114496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1048832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 9956096.861511245370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 91202076.783927500248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     82459500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    511421500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46092.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31207.07                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    253062250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               593881000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13922.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32672.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       101.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16295                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     632667.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7546980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3984750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66858960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         195455520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            144139320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10608480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       795923490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       155063040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2186005560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3565753410                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            310.063114                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11155741250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     15431500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      82680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9006740250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    403815500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     245960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1745461750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5890500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3115695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                62924820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         185621280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            137163090                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              9065280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       794442060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       113657760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2207911680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3519792165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            306.066515                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          11175622750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     10923500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      78520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9137505250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    295986000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     234975000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1742179250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7998579                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7998579                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            262964                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6532707                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  740982                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              20494                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         6532707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4816580                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1716127                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       103864                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    13996753                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5560826                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         28646                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          7539                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5341686                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           689                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23000179                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5520377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       43563287                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7998579                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5557562                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17068922                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  528668                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1205                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2790                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   5341155                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 76937                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           22857749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.344920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.443128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9869658     43.18%     43.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   774265      3.39%     46.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1127598      4.93%     51.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   829165      3.63%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1205064      5.27%     60.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1422153      6.22%     66.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   637080      2.79%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   755235      3.30%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6237531     27.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22857749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.347762                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.894041                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4781466                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6064575                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  10652578                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1094796                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 264334                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               74366055                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 264334                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5295315                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1856288                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1872                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11167617                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4272323                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               73129035                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1484                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 922652                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 900824                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2228854                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            82750724                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             191593306                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        120189433                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1273528                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68952287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 13798437                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5238936                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             14565524                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5865964                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4485586                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           838100                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   70959886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1040                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  67861183                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             84353                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9971924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     13691755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            879                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      22857749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.968848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.288387                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5070441     22.18%     22.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2372959     10.38%     32.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2679101     11.72%     44.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2893483     12.66%     56.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3335186     14.59%     71.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2795356     12.23%     83.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2319622     10.15%     93.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              918491      4.02%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              473110      2.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22857749                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  720802     68.37%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8244      0.78%     69.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     69.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 16388      1.55%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     70.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 245976     23.33%     94.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54638      5.18%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8245      0.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            172957      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              46994603     69.25%     69.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                75797      0.11%     69.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                311417      0.46%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  24      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  436      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                67281      0.10%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                65900      0.10%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               66010      0.10%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                200      0.00%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            8199      0.01%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          317326      0.47%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             89      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13534013     19.94%     90.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5608874      8.27%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          599367      0.88%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          38686      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               67861183                       # Type of FU issued
system.cpu.iq.rate                           2.950463                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1054324                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015536                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          157357620                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          79463363                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65787165                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2361172                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1471066                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1110941                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               67545553                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1196997                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6834394                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1886370                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        12976                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1642                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       794705                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        29734                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            42                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 264334                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1227325                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                163121                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            70960926                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             19008                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              14565524                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5865964                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                399                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9602                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                142692                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1642                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         109546                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       216418                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               325964                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              67231858                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13995867                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            629325                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     19555970                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6738292                       # Number of branches executed
system.cpu.iew.exec_stores                    5560103                       # Number of stores executed
system.cpu.iew.exec_rate                     2.923102                       # Inst execution rate
system.cpu.iew.wb_sent                       67050974                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      66898106                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  50318067                       # num instructions producing a value
system.cpu.iew.wb_consumers                  76675334                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.908591                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.656248                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9972033                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             161                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            263227                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21467352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.841012                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.023127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6656706     31.01%     31.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3855279     17.96%     48.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1846450      8.60%     57.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2768369     12.90%     70.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       592470      2.76%     73.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       581263      2.71%     75.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       374148      1.74%     77.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       726704      3.39%     81.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4065963     18.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21467352                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             35032856                       # Number of instructions committed
system.cpu.commit.committedOps               60989001                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       17750413                       # Number of memory references committed
system.cpu.commit.loads                      12679154                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.branches                    6239241                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1058594                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60407475                       # Number of committed integer instructions.
system.cpu.commit.function_calls               595345                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       123289      0.20%      0.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         42248560     69.27%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           72131      0.12%     69.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           286505      0.47%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             13      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             400      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           66192      0.11%     70.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           65880      0.11%     70.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          65990      0.11%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         8198      0.01%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       301240      0.49%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            4      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        12162442     19.94%     90.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5038001      8.26%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       516712      0.85%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        33258      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60989001                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4065963                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     88362423                       # The number of ROB reads
system.cpu.rob.rob_writes                   143322346                       # The number of ROB writes
system.cpu.timesIdled                            1193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          142430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    35032856                       # Number of Instructions Simulated
system.cpu.committedOps                      60989001                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.656532                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.656532                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.523156                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.523156                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                108647910                       # number of integer regfile reads
system.cpu.int_regfile_writes                54293618                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1097069                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   703900                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  30529552                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20235661                       # number of cc regfile writes
system.cpu.misc_regfile_reads                32620782                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.400726                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12078021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74501                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.118911                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.400726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24425867                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24425867                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6958547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6958547                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5044960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5044960                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             6                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12003507                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12003507                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12003513                       # number of overall hits
system.cpu.dcache.overall_hits::total        12003513                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       145864                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        145864                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        26306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26306                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       172170                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         172170                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       172170                       # number of overall misses
system.cpu.dcache.overall_misses::total        172170                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1543557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1543557000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1494898999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1494898999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3038455999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3038455999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3038455999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3038455999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7104411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7104411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      5071266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5071266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     12175677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12175677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12175683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12175683                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020531                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005187                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014140                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10582.165579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10582.165579                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56827.301718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56827.301718                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17647.999065                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17647.999065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17647.999065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17647.999065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1456                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73203                       # number of writebacks
system.cpu.dcache.writebacks::total             73203                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        97650                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        97650                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        97665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        97665                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97665                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48214                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26291                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74505                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    606237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    606237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1468363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1468363000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2074600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2074600000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2074600000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2074600000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005184                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005184                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006119                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006119                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006119                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12573.878956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12573.878956                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55850.405082                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55850.405082                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27845.111066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27845.111066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27845.111066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27845.111066                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73477                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.342385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5340566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2191                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2437.501597                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.342385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10684499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10684499                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      5338375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5338375                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      5338375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5338375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5338375                       # number of overall hits
system.cpu.icache.overall_hits::total         5338375                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2779                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2779                       # number of overall misses
system.cpu.icache.overall_misses::total          2779                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    229240499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    229240499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    229240499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    229240499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    229240499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    229240499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5341154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5341154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      5341154                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5341154                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5341154                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5341154                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000520                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82490.283915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82490.283915                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82490.283915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82490.283915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82490.283915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82490.283915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3268                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          172                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1674                       # number of writebacks
system.cpu.icache.writebacks::total              1674                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          587                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          587                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          587                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          587                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          587                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2192                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2192                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    181484999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    181484999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    181484999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    181484999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    181484999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    181484999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000410                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000410                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000410                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000410                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82794.251369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82794.251369                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82794.251369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82794.251369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82794.251369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82794.251369                       # average overall mshr miss latency
system.cpu.icache.replacements                   1674                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11883.890535                       # Cycle average of tags in use
system.l2.tags.total_refs                      151810                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.351763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1224.784555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10659.105980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.037377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.325290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.362668                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.554718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1232665                       # Number of tag accesses
system.l2.tags.data_accesses                  1232665                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        73203                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73203                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1667                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1667                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             10174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10174                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                397                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47939                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                58113                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 397                       # number of overall hits
system.l2.overall_hits::.cpu.data               58113                       # number of overall hits
system.l2.overall_hits::total                   58510                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16113                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1790                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             275                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1790                       # number of overall misses
system.l2.overall_misses::.cpu.data             16388                       # number of overall misses
system.l2.overall_misses::total                 18178                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1317423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1317423000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    173953000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    173953000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     28935000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28935000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    173953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1346358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1520311000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    173953000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1346358000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1520311000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        73203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1667                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1667                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         26287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        48214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74501                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                76688                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74501                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               76688                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.612965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.612965                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.818473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818473                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005704                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.818473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.219970                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.818473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.219970                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237038                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81761.496928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81761.496928                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97180.446927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97180.446927                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105218.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105218.181818                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 97180.446927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82155.113498                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83634.668280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97180.446927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82155.113498                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83634.668280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16113                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          275                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18178                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1156293000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1156293000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    156063000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156063000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     26185000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26185000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    156063000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1182478000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1338541000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    156063000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1182478000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1338541000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.612965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.612965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005704                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.219970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.219970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237038                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71761.496928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71761.496928                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87186.033520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87186.033520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95218.181818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95218.181818                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87186.033520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72155.113498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73635.218396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87186.033520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72155.113498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73635.218396                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         18177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2064                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16113                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1163328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1163328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1163328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18177                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21483000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95853250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       151848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        75161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  11500089000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1674                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2192                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48214                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       222487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                228539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       247040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9453056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9700096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            76697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000808                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  76635     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     62      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              76697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150801000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3288496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111753999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
