- [Matthew T. Jacob](http://dblp2.uni-trier.de/pers/hd/j/Jacob:Matthew_T=), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip):
  16th International Conference on High-Performance Computer Architecture (HPCA-16 2010), 9-14 January 2010, Bangalore, India. IEEE Computer Society 2010, ISBN 978-1-4244-5659-8

## Keynote Session I

- [Tilak Agerwala](http://dblp2.uni-trier.de/pers/hd/a/Agerwala:Tilak):
  Exascale computing: The challenges and opportunities in the next decade. 1

## Best Paper Nominees

- [Muhammad Umar Farooq](http://dblp2.uni-trier.de/pers/hd/f/Farooq:Muhammad_Umar), [Lei Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Lei), [Lizy Kurian John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_Kurian):
  Value Based BTB Indexing for indirect jump prediction. 1-11

- [Tong Li](http://dblp2.uni-trier.de/pers/hd/l/Li_0003:Tong), [Paul Brett](http://dblp2.uni-trier.de/pers/hd/b/Brett:Paul), [Rob C. Knauerhase](http://dblp2.uni-trier.de/pers/hd/k/Knauerhase:Rob_C=), [David A. Koufaty](http://dblp2.uni-trier.de/pers/hd/k/Koufaty:David_A=), [Dheeraj Reddy](http://dblp2.uni-trier.de/pers/hd/r/Reddy:Dheeraj), [Scott Hahn](http://dblp2.uni-trier.de/pers/hd/h/Hahn:Scott):
  **Operating system support for overlapping-ISA heterogeneous multi-core architectures**. 1-12

- [David Champagne](http://dblp2.uni-trier.de/pers/hd/c/Champagne:David), [Ruby B. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Ruby_B=):
  Scalable architectural support for trusted software. 1-12

- [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Dongsu Han](http://dblp2.uni-trier.de/pers/hd/h/Han:Dongsu), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Mor Harchol-Balter](http://dblp2.uni-trier.de/pers/hd/h/Harchol=Balter:Mor):
  **ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers**. 1-12

## Multicore Architectures

- [Fang Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Fang), [Xiaowei Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Xiaowei), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan):
  **Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance**. 1-12

- [Brian Greskamp](http://dblp2.uni-trier.de/pers/hd/g/Greskamp:Brian), [Ulya R. Karpuzcu](http://dblp2.uni-trier.de/pers/hd/k/Karpuzcu:Ulya_R=), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores. 1-12

- [Syed Ali Raza Jafri](http://dblp2.uni-trier.de/pers/hd/j/Jafri:Syed_Ali_Raza), [Mithuna Thottethodi](http://dblp2.uni-trier.de/pers/hd/t/Thottethodi:Mithuna), [T. N. Vijaykumar](http://dblp2.uni-trier.de/pers/hd/v/Vijaykumar:T=_N=):
  LiteTM: Reducing transactional state overhead. 1-12

- [Dimitris Kaseridis](http://dblp2.uni-trier.de/pers/hd/k/Kaseridis:Dimitris), [Jeffrey Stuecheli](http://dblp2.uni-trier.de/pers/hd/s/Stuecheli:Jeffrey), [Jian Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Jian), [Lizy Kurian John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_Kurian):
  A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems. 1-11

## Reliability and Energy Efficiency

- [Ioannis Doudalis](http://dblp2.uni-trier.de/pers/hd/d/Doudalis:Ioannis), [Milos Prvulovic](http://dblp2.uni-trier.de/pers/hd/p/Prvulovic:Milos):
  HARE: Hardware assisted reverse execution. 1-12

- [Andrew B. Kahng](http://dblp2.uni-trier.de/pers/hd/k/Kahng:Andrew_B=), [Seokhyeong Kang](http://dblp2.uni-trier.de/pers/hd/k/Kang:Seokhyeong), [Rakesh Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar_0002:Rakesh), [John Sartori](http://dblp2.uni-trier.de/pers/hd/s/Sartori:John):
  Designing a processor from the ground up to allow voltage/reliability tradeoffs. 1-11

- [Mingsong Bi](http://dblp2.uni-trier.de/pers/hd/b/Bi:Mingsong), [Igor Crk](http://dblp2.uni-trier.de/pers/hd/c/Crk:Igor), [Chris Gniady](http://dblp2.uni-trier.de/pers/hd/g/Gniady:Chris):
  IADVS: On-demand performance for interactive applications. 1-10

- [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Yongsoo Joo](http://dblp2.uni-trier.de/pers/hd/j/Joo:Yongsoo), [Yibo Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yibo), [Dimin Niu](http://dblp2.uni-trier.de/pers/hd/n/Niu:Dimin), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Yiran Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yiran), [Hai Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Hai):
  **A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement**. 1-12

## Panel

- [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep), [Bill Gropp](http://dblp2.uni-trier.de/pers/hd/g/Gropp:Bill), [Vivek Sarkar](http://dblp2.uni-trier.de/pers/hd/s/Sarkar:Vivek), [Jaime H. Moreno](http://dblp2.uni-trier.de/pers/hd/m/Moreno:Jaime_H=), [Kunle Olukotun](http://dblp2.uni-trier.de/pers/hd/o/Olukotun:Kunle):
  Extreme scale computing: Challenges and opportunities. 1

## Keynote

- [Arvind](http://dblp2.uni-trier.de/pers/hd/a/Arvind:):
  Is hardware innovation over? 1

## Memory Systems

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [Michele Franceschini](http://dblp2.uni-trier.de/pers/hd/f/Franceschini:Michele), [Luis Alfonso Lastras-Montaño](http://dblp2.uni-trier.de/pers/hd/l/Lastras=Monta=ntilde=o:Luis_Alfonso):
  **Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing**. 1-11

- [Nikola Vujic](http://dblp2.uni-trier.de/pers/hd/v/Vujic:Nikola), [Marc González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez:Marc), [Felipe Cabarcas](http://dblp2.uni-trier.de/pers/hd/c/Cabarcas:Felipe), [Alex Ramírez](http://dblp2.uni-trier.de/pers/hd/r/Ram=iacute=rez:Alex), [Xavier Martorell](http://dblp2.uni-trier.de/pers/hd/m/Martorell:Xavier), [Eduard Ayguadé](http://dblp2.uni-trier.de/pers/hd/a/Ayguad=eacute=:Eduard):
  **DMA++: on the fly data realignment for on-chip memories**. 1-12

- [Mingsong Bi](http://dblp2.uni-trier.de/pers/hd/b/Bi:Mingsong), [Ran Duan](http://dblp2.uni-trier.de/pers/hd/d/Duan:Ran), [Chris Gniady](http://dblp2.uni-trier.de/pers/hd/g/Gniady:Chris):
  Delay-Hiding energy management mechanisms for DRAM. 1-10

## Cache Architectures

- [Bogdan F. Romanescu](http://dblp2.uni-trier.de/pers/hd/r/Romanescu:Bogdan_F=), [Alvin R. Lebeck](http://dblp2.uni-trier.de/pers/hd/l/Lebeck:Alvin_R=), [Daniel J. Sorin](http://dblp2.uni-trier.de/pers/hd/s/Sorin:Daniel_J=), [Anne Bracy](http://dblp2.uni-trier.de/pers/hd/b/Bracy:Anne):
  **UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all**. 1-12

- [Hyunjin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hyunjin), [Sangyeun Cho](http://dblp2.uni-trier.de/pers/hd/c/Cho:Sangyeun), [Bruce R. Childers](http://dblp2.uni-trier.de/pers/hd/c/Childers:Bruce_R=):
  **StimulusCache: Boosting performance of chip multiprocessors with excess cache**. 1-12

- [Javier Merino](http://dblp2.uni-trier.de/pers/hd/m/Merino:Javier), [Valentin Puente](http://dblp2.uni-trier.de/pers/hd/p/Puente:Valentin), [José-Ángel Gregorio](http://dblp2.uni-trier.de/pers/hd/g/Gregorio:Jos=eacute===Aacute=ngel):
  **ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture**. 1-10

- [Xiaowei Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Xiaowei), [Niti Madan](http://dblp2.uni-trier.de/pers/hd/m/Madan:Niti), [Li Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Li), [Mike Upton](http://dblp2.uni-trier.de/pers/hd/u/Upton:Mike), [Ravishankar Iyer](http://dblp2.uni-trier.de/pers/hd/i/Iyer:Ravishankar), [Srihari Makineni](http://dblp2.uni-trier.de/pers/hd/m/Makineni:Srihari), [Donald Newell](http://dblp2.uni-trier.de/pers/hd/n/Newell:Donald), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev):
  **CHOP: Adaptive filter-based DRAM caching for CMP server platforms**. 1-12

## On-Chip Networks and IO

- [Aniruddha N. Udipi](http://dblp2.uni-trier.de/pers/hd/u/Udipi:Aniruddha_N=), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev):
  Towards scalable, energy-efficient, bus-based on-chip networks. 1-12

- [Yi Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Yi), [Bo Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Bo), [Youtao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Youtao), [Jun Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0002:Jun):
  Simple virtual channel allocation for high throughput and high frequency on-chip routers. 1-11

- [Yaozu Dong](http://dblp2.uni-trier.de/pers/hd/d/Dong:Yaozu), [Xiaowei Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Xiaowei), [Xiaoyong Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Xiaoyong), [Jianhui Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Jianhui), [Kun Tian](http://dblp2.uni-trier.de/pers/hd/t/Tian:Kun), [Haibing Guan](http://dblp2.uni-trier.de/pers/hd/g/Guan:Haibing):
  **High performance network virtualization with SR-IOV**. 1-10

- [Dan Tang](http://dblp2.uni-trier.de/pers/hd/t/Tang:Dan), [Yungang Bao](http://dblp2.uni-trier.de/pers/hd/b/Bao:Yungang), [Weiwu Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Weiwu), [Mingyu Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Mingyu):
  **DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance**. 1-12

## System Architecture and Performance Evaluation

- [Jason E. Miller](http://dblp2.uni-trier.de/pers/hd/m/Miller:Jason_E=), [Harshad Kasture](http://dblp2.uni-trier.de/pers/hd/k/Kasture:Harshad), [George Kurian](http://dblp2.uni-trier.de/pers/hd/k/Kurian:George), [Charles Gruenwald III](http://dblp2.uni-trier.de/pers/hd/g/Gruenwald_III:Charles), [Nathan Beckmann](http://dblp2.uni-trier.de/pers/hd/b/Beckmann:Nathan), [Christopher Celio](http://dblp2.uni-trier.de/pers/hd/c/Celio:Christopher), [Jonathan Eastep](http://dblp2.uni-trier.de/pers/hd/e/Eastep:Jonathan), [Anant Agarwal](http://dblp2.uni-trier.de/pers/hd/a/Agarwal:Anant):
  **Graphite: A distributed parallel simulator for multicores**. 1-12

- [Davy Genbrugge](http://dblp2.uni-trier.de/pers/hd/g/Genbrugge:Davy), [Stijn Eyerman](http://dblp2.uni-trier.de/pers/hd/e/Eyerman:Stijn), [Lieven Eeckhout](http://dblp2.uni-trier.de/pers/hd/e/Eeckhout:Lieven):
  Interval simulation: Raising the level of abstraction in architectural simulation. 1-12

- [Sajib Kundu](http://dblp2.uni-trier.de/pers/hd/k/Kundu:Sajib), [Raju Rangaswami](http://dblp2.uni-trier.de/pers/hd/r/Rangaswami:Raju), [Kaushik Dutta](http://dblp2.uni-trier.de/pers/hd/d/Dutta:Kaushik), [Ming Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao_0002:Ming):
  Application performance modeling in a virtualized environment. 1-10

- [Jaejin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaejin), [Jun Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jun), [Sangmin Seo](http://dblp2.uni-trier.de/pers/hd/s/Seo:Sangmin), [Jungwon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jungwon), [Seungkyun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Seungkyun), [Zehra Sura](http://dblp2.uni-trier.de/pers/hd/s/Sura:Zehra):
  COMIC++: A software SVM system for heterogeneous multicore accelerator clusters. 1-12

## Processor Microarchitecture

- [Andrew D. Hilton](http://dblp2.uni-trier.de/pers/hd/h/Hilton:Andrew_D=), [Amir Roth](http://dblp2.uni-trier.de/pers/hd/r/Roth:Amir):
  BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution. 1-12

- [Libo Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Libo), [Li Shen](http://dblp2.uni-trier.de/pers/hd/s/Shen:Li), [Zhiying Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhiying), [Wei Shi](http://dblp2.uni-trier.de/pers/hd/s/Shi:Wei), [Nong Xiao](http://dblp2.uni-trier.de/pers/hd/x/Xiao:Nong), [Sheng Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Sheng):
  SIF: Overcoming the limitations of SIMD devices via implicit permutation. 1-12

- [Polychronis Xekalakis](http://dblp2.uni-trier.de/pers/hd/x/Xekalakis:Polychronis), [Marcelo Cintra](http://dblp2.uni-trier.de/pers/hd/c/Cintra:Marcelo):
  Handling branches in TLS systems with Multi-Path Execution. 1-12

## Industrial Perspectives

- [Arijit Biswas](http://dblp2.uni-trier.de/pers/hd/b/Biswas:Arijit), [Charles Recchia](http://dblp2.uni-trier.de/pers/hd/r/Recchia:Charles), [Shubhendu S. Mukherjee](http://dblp2.uni-trier.de/pers/hd/m/Mukherjee:Shubhendu_S=), [Vinod Ambrose](http://dblp2.uni-trier.de/pers/hd/a/Ambrose:Vinod), [Leo Chan](http://dblp2.uni-trier.de/pers/hd/c/Chan:Leo), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Athanasios E. Papathanasiou](http://dblp2.uni-trier.de/pers/hd/p/Papathanasiou:Athanasios_E=), [Mike Plaster](http://dblp2.uni-trier.de/pers/hd/p/Plaster:Mike), [Norbert Seifert](http://dblp2.uni-trier.de/pers/hd/s/Seifert:Norbert):
  Explaining cache SER anomaly using DUE AVF measurement. 1-12

- [Arunchandar Vasan](http://dblp2.uni-trier.de/pers/hd/v/Vasan:Arunchandar), [Anand Sivasubramaniam](http://dblp2.uni-trier.de/pers/hd/s/Sivasubramaniam:Anand), [Vikrant Shimpi](http://dblp2.uni-trier.de/pers/hd/s/Shimpi:Vikrant), [T. Sivabalan](http://dblp2.uni-trier.de/pers/hd/s/Sivabalan:T=), [Rajesh Subbiah](http://dblp2.uni-trier.de/pers/hd/s/Subbiah:Rajesh):
  Worth their watts? - an empirical study of datacenter servers. 1-10

- [Jaume Abella](http://dblp2.uni-trier.de/pers/hd/a/Abella:Jaume), [Pedro Chaparro](http://dblp2.uni-trier.de/pers/hd/c/Chaparro:Pedro), [Xavier Vera](http://dblp2.uni-trier.de/pers/hd/v/Vera:Xavier), [Javier Carretero](http://dblp2.uni-trier.de/pers/hd/c/Carretero:Javier), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  High-Performance low-vcc in-order core. 1-11

- [Malcolm S. Ware](http://dblp2.uni-trier.de/pers/hd/w/Ware:Malcolm_S=), [Karthick Rajamani](http://dblp2.uni-trier.de/pers/hd/r/Rajamani:Karthick), [Michael S. Floyd](http://dblp2.uni-trier.de/pers/hd/f/Floyd:Michael_S=), [Bishop Brock](http://dblp2.uni-trier.de/pers/hd/b/Brock:Bishop), [Juan C. Rubio](http://dblp2.uni-trier.de/pers/hd/r/Rubio:Juan_C=), [Freeman L. Rawson III](http://dblp2.uni-trier.de/pers/hd/r/Rawson_III:Freeman_L=), [John B. Carter](http://dblp2.uni-trier.de/pers/hd/c/Carter:John_B=):
  Architecting for power management: The IBM POWER7TM approach. 1-11

## Architectures for Emerging Technologies

- [Dong Hyuk Woo](http://dblp2.uni-trier.de/pers/hd/w/Woo:Dong_Hyuk), [Nak Hee Seong](http://dblp2.uni-trier.de/pers/hd/s/Seong:Nak_Hee), [Dean L. Lewis](http://dblp2.uni-trier.de/pers/hd/l/Lewis:Dean_L=), [Hsien-Hsin S. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hsien=Hsin_S=):
  An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. 1-12

- [Yan Pan](http://dblp2.uni-trier.de/pers/hd/p/Pan:Yan), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John), [Gokhan Memik](http://dblp2.uni-trier.de/pers/hd/m/Memik:Gokhan):
  FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar. 1-12