##########################################
# Auto Generated by ScriptGen for MACSIM #
#       Generated as Revision 1.4        #
##########################################
echo Start msim script
echo Revision 2.0
echo Bandwidth = 10M
###>>struct NSF_CONF {                 
###>>	long	dl_active;                
###>>	long	dl_explicit;              
###>>	long	PDSCH_multi_dsc;          
###>>	long	PDSCH_tb_ix;              
###>>	long	PDSCH_rnti;               
###>>	long	PDSCH_tb_size;            
###>>	long	PDSCH_nrb;                
###>>	long	PDSCH_rb_bitmap_0;        
###>>	long	PDSCH_rb_bitmap_1;        
###>>	long	PDSCH_rb_bitmap_2;        
###>>	long	PDSCH_rb_bitmap_3;        
###>>	long	PDSCH_antena_mode;        
###>>	long	PDSCH_pa;                 
###>>	long	PDSCH_mcs;                
###>>	long	PDSCH_boost_id;           
###>>	long	PDSCH_rv_id;              
###>>	long	PDSCH_pmi_codebook;       
###>>	long	PDSCH_rank;               
###>>	long	PDSCH_n_codeword;         
###>>	long	PDSCH_codeword_id;        
###>>	long	PDSCH_k_mimo;             
###>>	long	PDSCH_mimo_id;            
###>>	long	PDSCH_ue_category;        
###>>	long	PDCCH_boost;           
###>>	long	PDCCH_DL_multi_dsc;       
###>>	long	PDCCH_DL_rnti;            
###>>	long	PDCCH_DL_cci_offcet;      
###>>	long	PDCCH_DL_fmt;             
###>>	long	PDCCH_DL_dci_fmt;         
###>>	long	PDCCH_DL_ant_sel;         
###>>	long	PDCCH_DL_pld_len;         
###>>	long	PDCCH_DL_pld_0;           
###>>	long	PDCCH_DL_pld_1;           
###>>	long	PDCCH_DL_pld_2;           
###>>	long	PDCCH_DL_pld_3;           
###>>	long	PDCCH_DL_pld_4;           
###>>	long	PDCCH_DL_pld_5;           
###>>	long	PDCCH_DL_pld_6;           
###>>	long	PDCCH_DL_pld_7;           
###>>	long	ul_active;                
###>>	long	ul_explicit;              
###>>	long	PUSCH_multi_dsc;          
###>>	long	PUSCH_rnti;               
###>>	long	PUSCH_mcs;                
###>>	long	PUSCH_rank;               
###>>	long	PUSCH_rb_start;           
###>>	long	PUSCH_rb_num;             
###>>	long	PUSCH_dl_harq_chain_id;   
###>>	long	PUSCH_n2dmrs;             
###>>	long	PUSCH_harq_re_tx;         
###>>	long	PUSCH_cqi_nbits_ri1;          
###>>	long	PUSCH_cqi_nbits_ri2;          
###>>	long	PUSCH_ri_nbits;           
###>>	long	PUSCH_acknack_nbits;      
###>>	long	PUSCH_beta_offset_acknack;
###>>	long	PUSCH_beta_offset_cqi;    
###>>	long	PUSCH_beta_offset_ri;     
###>>	long	PUSCH_tb_size;            
###>>	long	PUSCH_uci_format;         
###>>	long	PUSCH_ul_harq_chain_id;
###>>	long	PUSCH_cqi_bo;          
###>>	long	PUSCH_ri_bo;           
###>>	long	PUSCH_acknack_bo;      
###>>	long	PDCCH_UL_multi_dsc;       
###>>	long	PDCCH_UL_rnti;            
###>>	long	PDCCH_UL_cci_offcet;      
###>>	long	PDCCH_UL_fmt;             
###>>	long	PDCCH_UL_dci_fmt;         
###>>	long	PDCCH_UL_ant_sel;         
###>>	long	PDCCH_UL_pld_len;         
###>>	long	PDCCH_UL_pld_0;           
###>>	long	PDCCH_UL_pld_1;           
###>>	long	PDCCH_UL_pld_2;           
###>>	long	PDCCH_UL_pld_3;           
###>>	long	PDCCH_UL_pld_4;           
###>>	long	PDCCH_UL_pld_5;           
###>>	long	PDCCH_UL_pld_6;           
###>>	long	PDCCH_UL_pld_7;           
###>>	long	PHICH_presents;           
###>>	long	PHICH_explicit;
###>>	long	PHICH_multi_dsc;          
###>>	long	PHICH_boost;
###>>	long	PHICH_ack_nack;           
###>>	long	PHICH_group_id;           
###>>	long	PHICH_sequence_idx;       
###>>	long	PUCCH_presents;           
###>>	long	PUCCH_explicit;           
###>>	long	PUCCH_multi_dsc;          
###>>	long	PUCCH_threshold;          
###>>	long	delta_pucch_shift;        
###>>	long	PUCCH_n_cs_an;            
###>>	long	PUCCH_n_rb;               
###>>	long	PUCCH_n_rb_cqi;           
###>>	long	PUCCH_dl_harq_chain_id;   
###>>	long	n_pucch_an_cqi;           
###>>	long	n_pucch_SR;               
###>>	long	PUCCH_format;             
###>>	long	PUCCH_rnti;               
###>>	long	PUCCH_cqi_n_bits;         
###>>	long	PUCCH_uci_format;         
###>>	long	PUSCH_rb_num_init;        
###>>	long	PUSCH_srs_init;           
###>>	long	PUSCH_mcs_init;           
###>>	long	PUSCH_crc_data;
###>>	long    PUSCH_srs_present;
###>>	long    PUCCH_srs_present;
###>>	long    SRS_present;
###>>	long    SRS_n_srs;
###>>	long    SRS_num_implicit;
###>>	long    SRS_rnti;
###>>	long    SRS_cs_srs;
###>>	long    SRS_nap;
###>>	long    SRS_boosting;
###>>	long    SRS_rb_start;
###>>	long    SRS_b_srs;
###>>	long    SRS_transmission_comb;
###>>	long	PUSCH_NI_present; 
###>>}                               

###>>struct PRACH_CONF {
###>>	long	present;
###>>	long	req_freq;
###>>	long 	logic_root_seq_num;
###>>	long 	conf_index;
###>>	long 	ncs;
###>>	long 	Freq_Offset;
###>>	long 	highSpeedFlag;
###>>	long 	format;
###>>	long 	thr;
###>>}

###>>struct FAPI_DL_CONFIG {
###>>	long	DL_pdu_type;
###>>	long	DCI_dci_format;			
###>>	long 	DCI_cce_index;			
###>>	long 	DCI_agg_level;			
###>>	long 	DCI_rnti;				
###>>	long 	DCI_ra_type;			
###>>	long 	DCI_vir_rb_flag;		
###>>	long 	DCI_rb_coding;			
###>>	long	DCI_mcs_1;				
###>>	long	DCI_rv_1;				
###>>	long 	DCI_ndi_1;				
###>>	long 	DCI_tb_2_code_swap; 	
###>>	long 	DCI_mcs_2;				
###>>	long 	DCI_rv_2;				
###>>	long 	DCI_ndi_2;				
###>>	long 	DCI_harq_proc;			
###>>	long	DCI_tpmi;				
###>>	long	DCI_pmi;				
###>>	long 	DCI_precode_info;		
###>>	long 	DCI_tpc;				
###>>	long 	DCI_dl_align_idx;		
###>>	long 	DCI_n_gap;				
###>>	long 	DCI_tb_size_idx;		
###>>	long 	DCI_dl_power_off;		
###>>	long	DCI_alloc_prach_flag;	
###>>	long	DCI_preamble_idx;		
###>>	long	DCI_prach_mask_idx;		
###>>	long	DCI_rnti_type;			
###>>	long 	DCI_tp;					
###>>	long	DLSCH_length;			
###>>	long	DLSCH_pdu_idx;		
###>>	long	DLSCH_rnti; 		
###>>	long 	DLSCH_ra_type;		
###>>	long 	DLSCH_vir_rb_flag;	
###>>	long 	DLSCH_rb_coding;		
###>>	long 	DLSCH_modulation;		
###>>	long 	DLSCH_rv;				
###>>	long 	DLSCH_tb;				
###>>	long	DLSCH_tb_2_code_swap;
###>>	long	DLSCH_trans_scheme; 	
###>>	long 	DLSCH_n_layers; 		
###>>	long 	DLSCH_n_subbands;	
###>>	long 	DLSCH_codebook_idx_0;
###>>	long 	DLSCH_ue_cat_cap;	
###>>	long 	DLSCH_pa;			
###>>	long 	DLSCH_del_pwr_off_idx;
###>>	long	DLSCH_n_gap;			
###>>	long	DLSCH_n_prb;			
###>>	long 	DLSCH_n_bf_prb; 		
###>>	long 	DLSCH_n_bf_vector;	
###>>	long 	DLSCH_bf_vector_0;	
###>>	long 	DLSCH_tp;	
###>>	long 	TX_REQ_pdu_idx;
###>>	long 	TX_REQ_tlv_length;
###>>} 

###>>struct FAPI_UL_CONFIG {
###>>	long	ULSCH_pdu_type;
###>>	long	ULSCH_size;
###>>	long 	ULSCH_rnti;
###>>	long 	ULSCH_rb_start;
###>>	long 	ULSCH_n_rb;
###>>	long 	ULSCH_mcs;
###>>	long 	ULSCH_cs2dmrs;
###>>	long 	ULSCH_freq_enable;
###>>	long	ULSCH_freq_hop_bits;
###>>	long	ULSCH_ndi;
###>>	long 	ULSCH_rv;
###>>	long 	ULSCH_harq_proc;
###>>	long 	ULSCH_ul_tx_mode;
###>>	long 	ULSCH_curr_tx_nb;
###>>	long 	ULSCH_n_srs;
###>>	long 	CQI_RI_cqi_nbits1;
###>>	long	CQI_RI_cqi_nbits2;
###>>	long	CQI_RI_ri_nbits;
###>>	long 	CQI_RI_delta_off_cqi;
###>>	long 	CQI_RI_delta_off_ri;
###>>	long 	HARQ_nbits;
###>>	long 	HARQ_delta_off_harq;
###>>	long 	HARQ_acknack_mode;
###>>	long 	INIT_PARAMS_n_srs_init;
###>>	long	INIT_PARAMS_n_rb_init;
###>>	long	UCI_pdu_type;
###>>	long 	UCI_rnti;
###>>	long 	UCI_cqi_pucch_idx;
###>>	long 	UCI_cqi_nbits;
###>>	long 	UCI_sr_pucch_idx;
###>>	long 	UCI_harq_pucch_idx;
###>>	long 	UCI_harq_size;
###>>	long	SRS_handle;
###>>	long	SRS_size;
###>>	long 	SRS_rnti;
###>>	long 	SRS_bw;
###>>	long 	SRS_freq_dom_pos;
###>>	long 	SRS_hop_bw;
###>>	long 	SRS_trans_comb;
###>>	long 	SRS_config_idx;
###>>	long	SRS_cs;
###>>	long	DCI_dci_format;
###>>	long 	DCI_cce_idx;
###>>	long 	DCI_agg_level;
###>>	long 	DCI_rnti;
###>>	long 	DCI_rb_start;
###>>	long 	DCI_n_rb;
###>>	long 	DCI_mcs;
###>>	long 	DCI_cs2dmrs;
###>>	long 	DCI_freq_enable;
###>>	long 	DCI_freq_hop_bits;
###>>	long 	DCI_ndi;
###>>	long	DCI_ant_sel;
###>>	long	DCI_tpc;
###>>	long 	DCI_cqi_req;
###>>	long 	DCI_ul_idx;
###>>	long 	DCI_dl_assign_idx;
###>>	long 	DCI_tpc_bitmap;
###>>	long 	HI_rb_start;
###>>	long 	HI_cs2dmrs;
###>>	long 	HI_value;
###>>	long  	HI_i_phich;
###>>	long 	HI_boost;
###>>} 

###>>struct FAPI_NSF_CONFIG {
###>>	long	dl_active;
###>>	long	dl_explicit;
###>>	long 	DLSCH_multi_dsc;
###>>	long 	DCI_multi_dsc;
###>>	long 	PCH_multi_dsc;
###>>	long 	DL_n_pdcch_symb;		
###>>	long 	DL_n_pdsch_rnti;
###>>	long 	DL_trans_power_pcfich;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_0;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_1;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_2;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_3;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_4;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_5;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_6;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_7;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_8;
###>>	struct 	FAPI_DL_CONFIG	DL_pdu_9;
###>>	long	ul_active;
###>>	long	ul_explicit;
###>>	long 	ULSCH_multi_dsc;
###>>	long 	UCI_multi_dsc;
###>>	long 	SRS_multi_dsc;
###>>	long 	DCI0_multi_dsc;
###>>	long 	HI_multi_dsc;
###>>	long 	UL_rach_freq_res;
###>>	long 	UL_srs_present;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_0;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_1;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_2;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_3;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_4;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_5;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_6;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_7;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_8;
###>>	struct 	FAPI_UL_CONFIG	UL_pdu_9;
###>>} 

###>>struct INIT_CONF {
###>>	long	PRACH_conf_index;
###>>	long	PRACH_seq_idx;
###>>	long	PRACH_zcz_config;
###>>	long	PRACH_highSpeedFlag;
###>>	long	PRACH_FreqOffset;
###>>	long	delta_pucch_shift;
###>>	long	PUCCH_n_rb_cqi;
###>>	long	PUCCH_n_cs_an;
###>>	long	n_pucch_an;
###>>}

###>>struct MAC_CONF {
###>>	long	config_active;
###>>	struct 	NSF_CONF	sf0;
###>>	struct 	NSF_CONF	sf0_1;
###>>	struct 	NSF_CONF	sf0_2;
###>>	struct 	NSF_CONF	sf0_3;
###>>	struct 	NSF_CONF	sf0_4;
###>>	struct 	NSF_CONF	sf0_5;
###>>	struct 	NSF_CONF	sf0_6;
###>>	struct 	NSF_CONF	sf0_7;
###>>	struct 	NSF_CONF	sf0_8;
###>>	struct 	NSF_CONF	sf0_9;
###>>	struct 	NSF_CONF	sf1;
###>>	struct 	NSF_CONF	sf1_1;
###>>	struct 	NSF_CONF	sf1_2;
###>>	struct 	NSF_CONF	sf1_3;
###>>	struct 	NSF_CONF	sf1_4;
###>>	struct 	NSF_CONF	sf1_5;
###>>	struct 	NSF_CONF	sf1_6;
###>>	struct 	NSF_CONF	sf1_7;
###>>	struct 	NSF_CONF	sf1_8;
###>>	struct 	NSF_CONF	sf1_9;
###>>	struct 	NSF_CONF	sf2;
###>>	struct 	NSF_CONF	sf2_1;
###>>	struct 	NSF_CONF	sf2_2;
###>>	struct 	NSF_CONF	sf2_3;
###>>	struct 	NSF_CONF	sf2_4;
###>>	struct 	NSF_CONF	sf2_5;
###>>	struct 	NSF_CONF	sf2_6;
###>>	struct 	NSF_CONF	sf2_7;
###>>	struct 	NSF_CONF	sf2_8;
###>>	struct 	NSF_CONF	sf2_9;
###>>	struct 	NSF_CONF	sf3;
###>>	struct 	NSF_CONF	sf3_1;
###>>	struct 	NSF_CONF	sf3_2;
###>>	struct 	NSF_CONF	sf3_3;
###>>	struct 	NSF_CONF	sf3_4;
###>>	struct 	NSF_CONF	sf3_5;
###>>	struct 	NSF_CONF	sf3_6;
###>>	struct 	NSF_CONF	sf3_7;
###>>	struct 	NSF_CONF	sf3_8;
###>>	struct 	NSF_CONF	sf3_9;
###>>	struct 	NSF_CONF	sf4;
###>>	struct 	NSF_CONF	sf4_1;
###>>	struct 	NSF_CONF	sf4_2;
###>>	struct 	NSF_CONF	sf4_3;
###>>	struct 	NSF_CONF	sf4_4;
###>>	struct 	NSF_CONF	sf4_5;
###>>	struct 	NSF_CONF	sf4_6;
###>>	struct 	NSF_CONF	sf4_7;
###>>	struct 	NSF_CONF	sf4_8;
###>>	struct 	NSF_CONF	sf4_9;
###>>	struct 	NSF_CONF	sf5;
###>>	struct 	NSF_CONF	sf5_1;
###>>	struct 	NSF_CONF	sf5_2;
###>>	struct 	NSF_CONF	sf5_3;
###>>	struct 	NSF_CONF	sf5_4;
###>>	struct 	NSF_CONF	sf5_5;
###>>	struct 	NSF_CONF	sf5_6;
###>>	struct 	NSF_CONF	sf5_7;
###>>	struct 	NSF_CONF	sf5_8;
###>>	struct 	NSF_CONF	sf5_9;
###>>	struct 	NSF_CONF	sf6;
###>>	struct 	NSF_CONF	sf6_1;
###>>	struct 	NSF_CONF	sf6_2;
###>>	struct 	NSF_CONF	sf6_3;
###>>	struct 	NSF_CONF	sf6_4;
###>>	struct 	NSF_CONF	sf6_5;
###>>	struct 	NSF_CONF	sf6_6;
###>>	struct 	NSF_CONF	sf6_7;
###>>	struct 	NSF_CONF	sf6_8;
###>>	struct 	NSF_CONF	sf6_9;
###>>	struct 	NSF_CONF	sf7;
###>>	struct 	NSF_CONF	sf7_1;
###>>	struct 	NSF_CONF	sf7_2;
###>>	struct 	NSF_CONF	sf7_3;
###>>	struct 	NSF_CONF	sf7_4;
###>>	struct 	NSF_CONF	sf7_5;
###>>	struct 	NSF_CONF	sf7_6;
###>>	struct 	NSF_CONF	sf7_7;
###>>	struct 	NSF_CONF	sf7_8;
###>>	struct 	NSF_CONF	sf7_9;
###>>	struct 	NSF_CONF	sf8;
###>>	struct 	NSF_CONF	sf8_1;
###>>	struct 	NSF_CONF	sf8_2;
###>>	struct 	NSF_CONF	sf8_3;
###>>	struct 	NSF_CONF	sf8_4;
###>>	struct 	NSF_CONF	sf8_5;
###>>	struct 	NSF_CONF	sf8_6;
###>>	struct 	NSF_CONF	sf8_7;
###>>	struct 	NSF_CONF	sf8_8;
###>>	struct 	NSF_CONF	sf8_9;
###>>	struct 	NSF_CONF	sf9;
###>>	struct 	NSF_CONF	sf9_1;
###>>	struct 	NSF_CONF	sf9_2;
###>>	struct 	NSF_CONF	sf9_3;
###>>	struct 	NSF_CONF	sf9_4;
###>>	struct 	NSF_CONF	sf9_5;
###>>	struct 	NSF_CONF	sf9_6;
###>>	struct 	NSF_CONF	sf9_7;
###>>	struct 	NSF_CONF	sf9_8;
###>>	struct 	NSF_CONF	sf9_9;
###>>	struct 	NSF_CONF	def;
###>>	struct 	NSF_CONF	def_1;
###>>	struct 	NSF_CONF	def_2;
###>>	struct 	NSF_CONF	def_3;
###>>	struct 	NSF_CONF	def_4;
###>>	struct 	NSF_CONF	def_5;
###>>	struct 	NSF_CONF	def_6;
###>>	struct 	NSF_CONF	def_7;
###>>	struct 	NSF_CONF	def_8;
###>>	struct 	NSF_CONF	def_9;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_0;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_1;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_2;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_3;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_4;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_5;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_6;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_7;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_8;
###>>	struct 	FAPI_NSF_CONFIG	fapi_sf_9;
###>>	struct 	FAPI_NSF_CONFIG	fapi_def;
###>>	struct	INIT_CONF	init_config;
###>>	struct 	PRACH_CONF	PRACH;
###>>	long	UL_sf_in_adv;
###>>	long	delay_req;
###>>}
# this structure base address is on DDR0
set STRUCTBASE 0x83600000
set STRUCTFILE $ARG0
# API Config ID. !DO NOT MODIFY!
set FAPI E7E7
set DAN A7A7
##########   START INVALID CONFIGURATION   ######
fm -4c 0x83600000 207512 0xFFFFFFFF
##########    END INVALID CONFIGURATION    ######

# Set MacSim current version
set MACSIM_VER 0200

# Choose between FAPI and DAN
set API_TYPE ${FAPI}
#set CONFIG_ACT 0x${MACSIM_VER}${API_TYPE}
struct MAC_CONF.config_active=0x${MACSIM_VER}${API_TYPE}

echo Script generated with CFI = 1
echo 
echo MacSim Version = ${MACSIM_VER}
echo API Type = ${API_TYPE} ($DAN = DAN, $FAPI = FAPI)
echo
##########  FAPI DEFAULT CONFIGURATION   ##########
echo default sub-frame
struct MAC_CONF.init_config.PUCCH_n_rb_cqi=0
struct MAC_CONF.fapi_def.dl_active=0
struct MAC_CONF.fapi_def.ul_active=1
struct MAC_CONF.fapi_def.ul_explicit=1
struct MAC_CONF.fapi_def.ULSCH_multi_dsc=1
struct MAC_CONF.fapi_def.DCI0_multi_dsc=1
struct MAC_CONF.fapi_def.SRS_multi_dsc=0
struct MAC_CONF.fapi_def.UCI_multi_dsc=0
struct MAC_CONF.fapi_def.HI_multi_dsc=0
struct MAC_CONF.fapi_def.UL_rach_freq_res=0
struct MAC_CONF.fapi_def.UL_srs_present=0

struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_pdu_type=3
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_size=173
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_rnti=1024
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_rb_start=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_n_rb=10
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_mcs=2
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_cs2dmrs=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_freq_enable=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_freq_hop_bits=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_ndi=1
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_rv=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_harq_proc=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_ul_tx_mode=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_curr_tx_nb=0
struct MAC_CONF.fapi_def.UL_pdu_0.ULSCH_n_srs=0

struct MAC_CONF.fapi_def.UL_pdu_0.CQI_RI_cqi_nbits1=8
struct MAC_CONF.fapi_def.UL_pdu_0.CQI_RI_cqi_nbits2=8
struct MAC_CONF.fapi_def.UL_pdu_0.CQI_RI_ri_nbits=0
struct MAC_CONF.fapi_def.UL_pdu_0.CQI_RI_delta_off_cqi=7
struct MAC_CONF.fapi_def.UL_pdu_0.CQI_RI_delta_off_ri=0

struct MAC_CONF.fapi_def.UL_pdu_0.HARQ_nbits=2
struct MAC_CONF.fapi_def.UL_pdu_0.HARQ_delta_off_harq=6

struct MAC_CONF.fapi_def.UL_pdu_0.INIT_PARAMS_n_srs_init=0
struct MAC_CONF.fapi_def.UL_pdu_0.INIT_PARAMS_n_rb_init=10

struct MAC_CONF.fapi_def.UL_pdu_0.DCI_dci_format=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_cce_idx=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_agg_level=4
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_rnti=1024

struct MAC_CONF.fapi_def.UL_pdu_0.DCI_rb_start=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_n_rb=10

struct MAC_CONF.fapi_def.UL_pdu_0.DCI_ant_sel=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_mcs=8
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_cs2dmrs=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_freq_enable=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_freq_hop_bits=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_ndi=1
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_tpc=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_cqi_req=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_ul_idx=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_dl_assign_idx=0
struct MAC_CONF.fapi_def.UL_pdu_0.DCI_tpc_bitmap=0

######   END OF FAPI DEFAULT CONFIGURATION   ######

#########  DAN DEFAULT CONFIGURATION   ##########
#struct MAC_CONF.UL_sf_in_adv=6
#struct MAC_CONF.delay_req=1
#
#
#struct MAC_CONF.def.dl_active=0
#struct MAC_CONF.def.ul_active=1
#struct MAC_CONF.def.ul_explicit=1
## ===================================  
#struct MAC_CONF.def.PUSCH_multi_dsc=1
#struct MAC_CONF.def.PDCCH_UL_multi_dsc=1
#echo 	... number of UEs = 1
## ===================================  
#echo 	... UL NRB=10 MCS=8
#struct MAC_CONF.def.PUSCH_rnti=1024
#struct MAC_CONF.def.PUSCH_mcs=8
#struct MAC_CONF.def.PUSCH_rank=1
#struct MAC_CONF.def.PUSCH_rb_start=0
#struct MAC_CONF.def.PUSCH_rb_num=10
#struct MAC_CONF.def.PUSCH_dl_harq_chain_id=0
#struct MAC_CONF.def.PUSCH_n2dmrs=0
#struct MAC_CONF.def.PUSCH_harq_re_tx=0
#struct MAC_CONF.def.PUSCH_cqi_nbits_ri1=8
#struct MAC_CONF.def.PUSCH_cqi_nbits_ri2=8
#struct MAC_CONF.def.PUSCH_ri_nbits=0
#struct MAC_CONF.def.PUSCH_acknack_nbits=2
#struct MAC_CONF.def.PUSCH_beta_offset_acknack=6
#struct MAC_CONF.def.PUSCH_beta_offset_cqi=7
#struct MAC_CONF.def.PUSCH_beta_offset_ri=0
#struct MAC_CONF.def.PUSCH_tb_size=173
#struct MAC_CONF.def.PUSCH_uci_format=0
#struct MAC_CONF.def.PUSCH_rb_num_init=10
#struct MAC_CONF.def.PUSCH_srs_init=0
#struct MAC_CONF.def.PUSCH_mcs_init=8
#struct MAC_CONF.def.PDCCH_UL_rnti=1024
#struct MAC_CONF.def.PDCCH_UL_cci_offcet=4
#struct MAC_CONF.def.PDCCH_UL_fmt=2
#struct MAC_CONF.def.PDCCH_boost=20
#struct MAC_CONF.def.PDCCH_UL_dci_fmt=0
#struct MAC_CONF.def.PDCCH_UL_ant_sel=0
#struct MAC_CONF.def.PUSCH_crc_data=0
#struct MAC_CONF.def.PUSCH_ul_harq_chain_id=0
#struct MAC_CONF.def.PUSCH_cqi_bo=16
#struct MAC_CONF.def.PUSCH_ri_bo=16
#struct MAC_CONF.def.PUSCH_acknack_bo=16
#struct MAC_CONF.def.PDCCH_UL_pld_len=27
#struct MAC_CONF.def.PDCCH_UL_pld_0=0x0028120E
#struct MAC_CONF.def.PDCCH_UL_pld_1=0x00000000
#struct MAC_CONF.def.PDCCH_UL_pld_2=0x00000000
#struct MAC_CONF.def.PDCCH_UL_pld_3=0x00000000
#struct MAC_CONF.def.PDCCH_UL_pld_4=0x00000000
#struct MAC_CONF.def.PDCCH_UL_pld_5=0x00000000
#struct MAC_CONF.def.PDCCH_UL_pld_6=0x00000000
#struct MAC_CONF.def.PDCCH_UL_pld_7=0x00000000
#struct MAC_CONF.def.PUSCH_srs_present=0
#struct MAC_CONF.def.PHICH_presents=0
#struct MAC_CONF.def.PUCCH_presents=0
#struct MAC_CONF.def.PUSCH_NI_present=0
#struct MAC_CONF.PRACH.present=0
#struct MAC_CONF.def.SRS_present=0
#######   END OF DAN DEFAULT CONFIGURATION   ######

echo End of msim script
