# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_cmf2508.ip_user_files/bd/design_interrupt/ipshared/b2b0/CMFinterrupt/solution1/impl/verilog/CMFinterrupt.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_interrupt/ip/design_interrupt_sim_clk_gen_0_0/sim/design_interrupt_sim_clk_gen_0_0.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_interrupt/ip/design_interrupt_xlconstant_0_0/sim/design_interrupt_xlconstant_0_0.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_interrupt/ip/design_interrupt_sim_clk_gen_0_1/sim/design_interrupt_sim_clk_gen_0_1.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_interrupt/sim/design_interrupt.v" \
"../../../../project_cmf2508.srcs/sources_1/imports/hdl/design_interrupt_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
