$date
	Thu Jan 27 08:12:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Half_Adder_Test $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$scope module HF $end
$var wire 1 " Carry $end
$var wire 1 ! Sum $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#4
1!
1$
#6
0$
1#
#8
0!
1"
1$
#13
