#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 12 19:12:30 2021
# Process ID: 21860
# Current directory: C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11344 C:\Users\yongj\Desktop\SoftMC-DDR4-main_backup\SoftMC-DDR4-main\hw\boards\ML605\project_1\project_1.xpr
# Log file: C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/vivado.log
# Journal file: C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.895 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ddr4_0_microblaze_mcs' [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2458] undeclared symbol gap_trig_tcfg, assumed default net type wire [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v:279]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_misc_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_misc_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/pcie_reset_delay_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_reset_delay_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_DRP_CHANALIGN_FIX_3752_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/chnl_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chnl_tester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/gtx_rx_valid_filter_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_RX_VALID_FILTER_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/gtx_tx_sync_rate_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_TX_SYNC_RATE_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx_wrapper_v6
INFO: [VRFC 10-2458] undeclared symbol RXRECCLK, assumed default net type wire [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v:554]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_upconfig_fix_3451_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_clocking_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/ddr3_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_lane_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_lane_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/syncff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_1clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_domain_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-311] analyzing module async_cmp
INFO: [VRFC 10-311] analyzing module rd_ptr_empty
INFO: [VRFC 10-311] analyzing module wr_ptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_64
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_32
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_128
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_requester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_requester_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_channel_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_fwft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_64
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_32
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_128
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/tx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/translation_layer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/translation_layer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/translation_layer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/rx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/recv_credit_flow_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_credit_flow_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_1_to_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/channel_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/channel_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/channel_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/riffa/translation_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/softMC_top.v:175]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/softMC_top.v:548]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/softMC_top.v:595]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:341]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:951]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:1009]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_microblaze_I_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_rst_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_ilmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_dlmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_7/sim/bd_9054_second_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_second_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_8/sim/bd_9054_second_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_second_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/sim/bd_9054_iomodule_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_iomodule_0_0'
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1153.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '26' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/instr_dispatcher.v:343]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/instr_dispatcher.v:344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/instr_dispatcher.v:346]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=7.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=2499)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=2499)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=2499)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=2499,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=2499,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul 12 19:14:00 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 12 19:14:00 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1153.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/SoftMC-DDR4-main_backup/SoftMC-DDR4-main/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 1262 in file 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v' not restored because it is no longer a breakable line.
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.430 ; gain = 12.176
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:01:11 . Memory (MB): peak = 1168.430 ; gain = 28.227
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @2733836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @2733836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @2733836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @2733836
Calibration Done
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10010979 Required:
	ODTH4 - 3 clocks. @10010979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10010979 Required:
	ODTH4 - 3 clocks. @10010979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10010979 Required:
	ODTH4 - 3 clocks. @10010979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10010979 Required:
	ODTH4 - 3 clocks. @10010979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10015265 Required:
	ODTH4 - 3 clocks. @10015265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10015265 Required:
	ODTH4 - 3 clocks. @10015265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10015265 Required:
	ODTH4 - 3 clocks. @10015265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10015265 Required:
	ODTH4 - 3 clocks. @10015265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10019550 Required:
	ODTH4 - 3 clocks. @10019550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10019550 Required:
	ODTH4 - 3 clocks. @10019550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10019550 Required:
	ODTH4 - 3 clocks. @10019550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10019550 Required:
	ODTH4 - 3 clocks. @10019550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10023836 Required:
	ODTH4 - 3 clocks. @10023836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10023836 Required:
	ODTH4 - 3 clocks. @10023836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10023836 Required:
	ODTH4 - 3 clocks. @10023836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10023836 Required:
	ODTH4 - 3 clocks. @10023836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10028122 Required:
	ODTH4 - 3 clocks. @10028122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10028122 Required:
	ODTH4 - 3 clocks. @10028122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10028122 Required:
	ODTH4 - 3 clocks. @10028122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10028122 Required:
	ODTH4 - 3 clocks. @10028122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10032407 Required:
	ODTH4 - 3 clocks. @10032407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10032407 Required:
	ODTH4 - 3 clocks. @10032407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10032407 Required:
	ODTH4 - 3 clocks. @10032407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10032407 Required:
	ODTH4 - 3 clocks. @10032407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10036693 Required:
	ODTH4 - 3 clocks. @10036693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10036693 Required:
	ODTH4 - 3 clocks. @10036693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10036693 Required:
	ODTH4 - 3 clocks. @10036693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10036693 Required:
	ODTH4 - 3 clocks. @10036693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10040979 Required:
	ODTH4 - 3 clocks. @10040979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10040979 Required:
	ODTH4 - 3 clocks. @10040979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10040979 Required:
	ODTH4 - 3 clocks. @10040979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10040979 Required:
	ODTH4 - 3 clocks. @10040979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10045265 Required:
	ODTH4 - 3 clocks. @10045265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10045265 Required:
	ODTH4 - 3 clocks. @10045265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10045265 Required:
	ODTH4 - 3 clocks. @10045265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10045265 Required:
	ODTH4 - 3 clocks. @10045265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10049550 Required:
	ODTH4 - 3 clocks. @10049550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10049550 Required:
	ODTH4 - 3 clocks. @10049550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10049550 Required:
	ODTH4 - 3 clocks. @10049550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10049550 Required:
	ODTH4 - 3 clocks. @10049550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10053836 Required:
	ODTH4 - 3 clocks. @10053836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10053836 Required:
	ODTH4 - 3 clocks. @10053836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10053836 Required:
	ODTH4 - 3 clocks. @10053836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10053836 Required:
	ODTH4 - 3 clocks. @10053836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10058122 Required:
	ODTH4 - 3 clocks. @10058122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10058122 Required:
	ODTH4 - 3 clocks. @10058122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10058122 Required:
	ODTH4 - 3 clocks. @10058122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10058122 Required:
	ODTH4 - 3 clocks. @10058122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10062407 Required:
	ODTH4 - 3 clocks. @10062407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10062407 Required:
	ODTH4 - 3 clocks. @10062407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10062407 Required:
	ODTH4 - 3 clocks. @10062407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10062407 Required:
	ODTH4 - 3 clocks. @10062407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10066693 Required:
	ODTH4 - 3 clocks. @10066693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10066693 Required:
	ODTH4 - 3 clocks. @10066693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10066693 Required:
	ODTH4 - 3 clocks. @10066693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10066693 Required:
	ODTH4 - 3 clocks. @10066693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10070979 Required:
	ODTH4 - 3 clocks. @10070979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10070979 Required:
	ODTH4 - 3 clocks. @10070979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10070979 Required:
	ODTH4 - 3 clocks. @10070979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10070979 Required:
	ODTH4 - 3 clocks. @10070979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10075265 Required:
	ODTH4 - 3 clocks. @10075265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10075265 Required:
	ODTH4 - 3 clocks. @10075265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10075265 Required:
	ODTH4 - 3 clocks. @10075265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10075265 Required:
	ODTH4 - 3 clocks. @10075265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10079550 Required:
	ODTH4 - 3 clocks. @10079550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10079550 Required:
	ODTH4 - 3 clocks. @10079550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10079550 Required:
	ODTH4 - 3 clocks. @10079550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10079550 Required:
	ODTH4 - 3 clocks. @10079550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10083836 Required:
	ODTH4 - 3 clocks. @10083836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10083836 Required:
	ODTH4 - 3 clocks. @10083836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10083836 Required:
	ODTH4 - 3 clocks. @10083836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10083836 Required:
	ODTH4 - 3 clocks. @10083836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10088122 Required:
	ODTH4 - 3 clocks. @10088122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10088122 Required:
	ODTH4 - 3 clocks. @10088122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10088122 Required:
	ODTH4 - 3 clocks. @10088122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10088122 Required:
	ODTH4 - 3 clocks. @10088122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10092407 Required:
	ODTH4 - 3 clocks. @10092407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10092407 Required:
	ODTH4 - 3 clocks. @10092407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10092407 Required:
	ODTH4 - 3 clocks. @10092407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10092407 Required:
	ODTH4 - 3 clocks. @10092407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10096693 Required:
	ODTH4 - 3 clocks. @10096693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10096693 Required:
	ODTH4 - 3 clocks. @10096693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10096693 Required:
	ODTH4 - 3 clocks. @10096693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10096693 Required:
	ODTH4 - 3 clocks. @10096693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10100979 Required:
	ODTH4 - 3 clocks. @10100979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10100979 Required:
	ODTH4 - 3 clocks. @10100979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10100979 Required:
	ODTH4 - 3 clocks. @10100979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10100979 Required:
	ODTH4 - 3 clocks. @10100979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10105265 Required:
	ODTH4 - 3 clocks. @10105265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10105265 Required:
	ODTH4 - 3 clocks. @10105265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10105265 Required:
	ODTH4 - 3 clocks. @10105265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10105265 Required:
	ODTH4 - 3 clocks. @10105265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10109550 Required:
	ODTH4 - 3 clocks. @10109550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10109550 Required:
	ODTH4 - 3 clocks. @10109550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10109550 Required:
	ODTH4 - 3 clocks. @10109550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10109550 Required:
	ODTH4 - 3 clocks. @10109550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10113836 Required:
	ODTH4 - 3 clocks. @10113836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10113836 Required:
	ODTH4 - 3 clocks. @10113836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10113836 Required:
	ODTH4 - 3 clocks. @10113836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10113836 Required:
	ODTH4 - 3 clocks. @10113836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10118122 Required:
	ODTH4 - 3 clocks. @10118122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10118122 Required:
	ODTH4 - 3 clocks. @10118122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10118122 Required:
	ODTH4 - 3 clocks. @10118122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10118122 Required:
	ODTH4 - 3 clocks. @10118122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10122407 Required:
	ODTH4 - 3 clocks. @10122407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10122407 Required:
	ODTH4 - 3 clocks. @10122407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10122407 Required:
	ODTH4 - 3 clocks. @10122407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10122407 Required:
	ODTH4 - 3 clocks. @10122407
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:12 RL:14) @10125622 Required:
	tWR (WL + BL/2 + WR) - 8 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:12 RL:14) @10125622 Required:
	tWR (WL + BL/2 + WR) - 8 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:12 RL:14) @10125622 Required:
	tWR (WL + BL/2 + WR) - 8 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:3 A:0 (BL:8 WL:12 RL:14) @10125622 Required:
	tWR (WL + BL/2 + WR) - 8 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10126693 Required:
	ODTH4 - 3 clocks. @10126693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10126693 Required:
	ODTH4 - 3 clocks. @10126693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10126693 Required:
	ODTH4 - 3 clocks. @10126693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10126693 Required:
	ODTH4 - 3 clocks. @10126693
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10130979 Required:
	ODTH4 - 3 clocks. @10130979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10130979 Required:
	ODTH4 - 3 clocks. @10130979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10130979 Required:
	ODTH4 - 3 clocks. @10130979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10130979 Required:
	ODTH4 - 3 clocks. @10130979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10135265 Required:
	ODTH4 - 3 clocks. @10135265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10135265 Required:
	ODTH4 - 3 clocks. @10135265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10135265 Required:
	ODTH4 - 3 clocks. @10135265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10135265 Required:
	ODTH4 - 3 clocks. @10135265
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10139550 Required:
	ODTH4 - 3 clocks. @10139550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10139550 Required:
	ODTH4 - 3 clocks. @10139550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10139550 Required:
	ODTH4 - 3 clocks. @10139550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10139550 Required:
	ODTH4 - 3 clocks. @10139550
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10143836 Required:
	ODTH4 - 3 clocks. @10143836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10143836 Required:
	ODTH4 - 3 clocks. @10143836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10143836 Required:
	ODTH4 - 3 clocks. @10143836
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @10143836 Required:
	ODTH4 - 3 clocks. @10143836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11027229
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11027764
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11028302
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11028837
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11029373
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11029908
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11030444
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11030979
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11884372
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11884907
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11885445
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11885980
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11886516
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11887051
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11887587
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11888122
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12741515
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12742050
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12742588
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12743123
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12743659
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12744194
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12744730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12745265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13598658
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13599193
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13599730
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13600265
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13600801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13601336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13601872
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13602407
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @14455801
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @14456336
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @14456873
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @14457408
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @14457944
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @14458479
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @14459015
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @14459550
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @15312943
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @15313478
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @15314016
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @15314551
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @15315087
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @15315622
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @15316158
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @15316693
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @16170086
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @16170621
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @16171159
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @16171694
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @16172230
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @16172765
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @16173301
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @16173836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @16173836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @16173836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @16173836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @16173836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @16173836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @16173836
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @16173836
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1247.633 ; gain = 8.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.586 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 19:22:35 2021...
