Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 18 16:24:04 2022
| Host         : DESKTOP-E6R4O7J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  337         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (337)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1327)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (337)
--------------------------
 There are 337 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1327)
---------------------------------------------------
 There are 1327 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1354          inf        0.000                      0                 1354           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1354 Endpoints
Min Delay          1354 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ID_EX_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.884ns  (logic 7.037ns (44.305%)  route 8.847ns (55.695%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  ID_EX_aluop_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ID_EX_aluop_reg[1]/Q
                         net (fo=4, routed)           1.037     1.555    EX1/EX_MEM_alures_reg[15]_rep_0[1]
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     1.679 r  EX1/p_2_out_carry_i_1/O
                         net (fo=31, routed)          1.424     3.102    EX1/p_2_out0
    SLICE_X42Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619     3.721 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.721    EX1/p_2_out_carry_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.838 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.838    EX1/p_2_out_carry__0_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.955 r  EX1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.955    EX1/p_2_out_carry__1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.270 r  EX1/p_2_out_carry__2/O[3]
                         net (fo=2, routed)           0.970     5.241    EX1/data0[15]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.307     5.548 r  EX1/EX_MEM_alures[15]_i_4/O
                         net (fo=1, routed)           0.000     5.548    EX1/EX_MEM_alures[15]_i_4_n_0
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     5.793 r  EX1/EX_MEM_alures_reg[15]_i_2/O
                         net (fo=4, routed)           0.998     6.791    MEM1/D[15]
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.298     7.089 r  MEM1/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     7.089    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_3
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     7.306 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.654     7.960    IDecode1/reg_file1/digit0[3]
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.299     8.259 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.095    10.354    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.154    10.508 r  IDecode1/reg_file1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669    12.177    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    15.884 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.884    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EX_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.726ns  (logic 6.836ns (43.467%)  route 8.890ns (56.533%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  ID_EX_aluop_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ID_EX_aluop_reg[1]/Q
                         net (fo=4, routed)           1.037     1.555    EX1/EX_MEM_alures_reg[15]_rep_0[1]
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     1.679 r  EX1/p_2_out_carry_i_1/O
                         net (fo=31, routed)          1.424     3.102    EX1/p_2_out0
    SLICE_X42Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619     3.721 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.721    EX1/p_2_out_carry_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.838 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.838    EX1/p_2_out_carry__0_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.955 r  EX1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.955    EX1/p_2_out_carry__1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.270 r  EX1/p_2_out_carry__2/O[3]
                         net (fo=2, routed)           0.970     5.241    EX1/data0[15]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.307     5.548 r  EX1/EX_MEM_alures[15]_i_4/O
                         net (fo=1, routed)           0.000     5.548    EX1/EX_MEM_alures[15]_i_4_n_0
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     5.793 r  EX1/EX_MEM_alures_reg[15]_i_2/O
                         net (fo=4, routed)           0.998     6.791    MEM1/D[15]
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.298     7.089 r  MEM1/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     7.089    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_3
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     7.306 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.654     7.960    IDecode1/reg_file1/digit0[3]
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.299     8.259 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.095    10.354    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    10.478 r  IDecode1/reg_file1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.712    12.190    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.726 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.726    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM1/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.721ns  (logic 7.829ns (49.799%)  route 7.892ns (50.201%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MEM1/ram_reg_0_2/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.872 r  MEM1/ram_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.937    MEM1/ram_reg_0_2_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.362 r  MEM1/ram_reg_1_2/DOADO[0]
                         net (fo=2, routed)           2.880     6.242    MEM1/MemData[2]
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.366 r  MEM1/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000     6.366    IDecode1/reg_file1/cat_OBUF[6]_inst_i_4_2
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     6.611 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     7.575    IDecode1/reg_file1/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.298     7.873 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.107     9.981    IDecode1/reg_file1/ssd1/mux__29[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.152    10.133 r  IDecode1/reg_file1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875    12.008    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.721 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.721    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM1/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.529ns  (logic 7.844ns (50.511%)  route 7.685ns (49.489%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MEM1/ram_reg_0_2/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.872 r  MEM1/ram_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.937    MEM1/ram_reg_0_2_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.362 r  MEM1/ram_reg_1_2/DOADO[0]
                         net (fo=2, routed)           2.880     6.242    MEM1/MemData[2]
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.366 r  MEM1/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000     6.366    IDecode1/reg_file1/cat_OBUF[6]_inst_i_4_2
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     6.611 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     7.575    IDecode1/reg_file1/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.298     7.873 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.109     9.983    IDecode1/reg_file1/ssd1/mux__29[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.152    10.135 r  IDecode1/reg_file1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667    11.801    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    15.529 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.529    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM1/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.494ns  (logic 7.617ns (49.163%)  route 7.877ns (50.837%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MEM1/ram_reg_0_2/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.872 r  MEM1/ram_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.937    MEM1/ram_reg_0_2_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.362 r  MEM1/ram_reg_1_2/DOADO[0]
                         net (fo=2, routed)           2.880     6.242    MEM1/MemData[2]
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.366 r  MEM1/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000     6.366    IDecode1/reg_file1/cat_OBUF[6]_inst_i_4_2
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     6.611 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     7.575    IDecode1/reg_file1/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.298     7.873 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.107     9.981    IDecode1/reg_file1/ssd1/mux__29[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124    10.105 r  IDecode1/reg_file1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860    11.965    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.494 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.494    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ID_EX_aluop_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.446ns  (logic 6.831ns (44.229%)  route 8.614ns (55.771%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  ID_EX_aluop_reg[1]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ID_EX_aluop_reg[1]/Q
                         net (fo=4, routed)           1.037     1.555    EX1/EX_MEM_alures_reg[15]_rep_0[1]
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.124     1.679 r  EX1/p_2_out_carry_i_1/O
                         net (fo=31, routed)          1.424     3.102    EX1/p_2_out0
    SLICE_X42Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619     3.721 r  EX1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.721    EX1/p_2_out_carry_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.838 r  EX1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.838    EX1/p_2_out_carry__0_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.955 r  EX1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.955    EX1/p_2_out_carry__1_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.270 r  EX1/p_2_out_carry__2/O[3]
                         net (fo=2, routed)           0.970     5.241    EX1/data0[15]
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.307     5.548 r  EX1/EX_MEM_alures[15]_i_4/O
                         net (fo=1, routed)           0.000     5.548    EX1/EX_MEM_alures[15]_i_4_n_0
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     5.793 r  EX1/EX_MEM_alures_reg[15]_i_2/O
                         net (fo=4, routed)           0.998     6.791    MEM1/D[15]
    SLICE_X39Y15         LUT6 (Prop_lut6_I3_O)        0.298     7.089 r  MEM1/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000     7.089    IDecode1/reg_file1/cat_OBUF[6]_inst_i_2_3
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     7.306 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.654     7.960    IDecode1/reg_file1/digit0[3]
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.299     8.259 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.723     9.982    IDecode1/reg_file1/ssd1/mux__29[3]
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.106 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.809    11.914    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.446 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.446    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM1/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.355ns  (logic 7.623ns (49.646%)  route 7.732ns (50.354%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  MEM1/ram_reg_0_2/CLKARDCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.872 r  MEM1/ram_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.937    MEM1/ram_reg_0_2_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.362 r  MEM1/ram_reg_1_2/DOADO[0]
                         net (fo=2, routed)           2.880     6.242    MEM1/MemData[2]
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.366 r  MEM1/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000     6.366    IDecode1/reg_file1/cat_OBUF[6]_inst_i_4_2
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     6.611 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.964     7.575    IDecode1/reg_file1/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.298     7.873 r  IDecode1/reg_file1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.109     9.983    IDecode1/reg_file1/ssd1/mux__29[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124    10.107 r  IDecode1/reg_file1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    11.820    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.355 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.355    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 4.328ns (42.927%)  route 5.754ns (57.073%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE                         0.000     0.000 r  IF_ID_instruction_reg[15]/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  IF_ID_instruction_reg[15]/Q
                         net (fo=25, routed)          1.881     2.337    Instructions[2]
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.152     2.489 r  led_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           3.873     6.362    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.720    10.082 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.082    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 5.076ns (50.921%)  route 4.892ns (49.079%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG[15]_inst/O
                         net (fo=338, routed)         2.926     6.447    led_OBUF_BUFG[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.968 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.968    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.940ns  (logic 4.325ns (43.515%)  route 5.615ns (56.485%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE                         0.000     0.000 r  IF_ID_instruction_reg[15]/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  IF_ID_instruction_reg[15]/Q
                         net (fo=25, routed)          2.357     2.813    Instructions[2]
    SLICE_X49Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.965 r  led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           3.257     6.223    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717     9.940 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.940    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EX_MEM_writeaddress_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_WB_writeaddress_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE                         0.000     0.000 r  EX_MEM_writeaddress_reg[2]/C
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EX_MEM_writeaddress_reg[2]/Q
                         net (fo=1, routed)           0.056     0.197    EX_MEM_writeaddress[2]
    SLICE_X37Y11         FDRE                                         r  MEM_WB_writeaddress_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_writeaddress_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_WB_writeaddress_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE                         0.000     0.000 r  EX_MEM_writeaddress_reg[1]/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EX_MEM_writeaddress_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    EX_MEM_writeaddress[1]
    SLICE_X41Y12         FDRE                                         r  MEM_WB_writeaddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_alures_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_WB_alures_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.827%)  route 0.134ns (51.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  EX_MEM_alures_reg[8]_rep/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  EX_MEM_alures_reg[8]_rep/Q
                         net (fo=11, routed)          0.134     0.262    EX_MEM_alures_reg[8]_rep_n_0
    SLICE_X44Y14         FDRE                                         r  MEM_WB_alures_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_instruction_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EX_extimm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE                         0.000     0.000 r  IF_ID_instruction_reg[3]/C
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IF_ID_instruction_reg[3]/Q
                         net (fo=3, routed)           0.135     0.263    IF_ID_instruction_reg_n_0_[3]
    SLICE_X35Y14         FDRE                                         r  ID_EX_extimm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_alures_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_WB_alures_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.789%)  route 0.131ns (48.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE                         0.000     0.000 r  EX_MEM_alures_reg[1]_rep/C
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EX_MEM_alures_reg[1]_rep/Q
                         net (fo=11, routed)          0.131     0.272    EX_MEM_alures_reg[1]_rep_n_0
    SLICE_X44Y14         FDRE                                         r  MEM_WB_alures_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EX_pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  IF_ID_pc_reg[7]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IF_ID_pc_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    IF_ID_pc[7]
    SLICE_X35Y13         FDRE                                         r  ID_EX_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EX_pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE                         0.000     0.000 r  IF_ID_pc_reg[2]/C
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IF_ID_pc_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    IF_ID_pc[2]
    SLICE_X35Y13         FDRE                                         r  ID_EX_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EX_pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE                         0.000     0.000 r  IF_ID_pc_reg[3]/C
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IF_ID_pc_reg[3]/Q
                         net (fo=1, routed)           0.116     0.280    IF_ID_pc[3]
    SLICE_X35Y13         FDRE                                         r  ID_EX_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_pc_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EX_pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE                         0.000     0.000 r  IF_ID_pc_reg[9]/C
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IF_ID_pc_reg[9]/Q
                         net (fo=1, routed)           0.116     0.280    IF_ID_pc[9]
    SLICE_X35Y17         FDRE                                         r  ID_EX_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IF_ID_instruction_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ID_EX_func_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.587%)  route 0.143ns (50.413%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  IF_ID_instruction_reg[2]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IF_ID_instruction_reg[2]/Q
                         net (fo=3, routed)           0.143     0.284    IF_ID_instruction_reg_n_0_[2]
    SLICE_X37Y12         FDRE                                         r  ID_EX_func_reg[2]/D
  -------------------------------------------------------------------    -------------------





