Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct  3 15:54:14 2022
| Host         : co2050-16.ece.iastate.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file piped_mac_timing_summary_routed.rpt -pb piped_mac_timing_summary_routed.pb -rpx piped_mac_timing_summary_routed.rpx -warn_on_violation
| Design       : piped_mac
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (77)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (77)
-------------------------------
 There are 77 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.007       -0.007                      1                  266        0.106        0.000                      0                  266       -0.450      -85.950                     191                   192  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
main   {0.000 0.050}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main               -0.007       -0.007                      1                  266        0.106        0.000                      0                  266       -0.450      -85.950                     191                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main
  To Clock:  main

Setup :            1  Failing Endpoint ,  Worst Slack       -0.007ns,  Total Violation       -0.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :          191  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation      -85.950ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.090ns (42.239%)  route 2.858ns (57.761%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.920     9.659    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X97Y64         LUT5 (Prop_lut5_I2_O)        0.355    10.014 r  MO_AXIS_TDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    10.014    MO_AXIS_TDATA[22]_i_1_n_0
    SLICE_X97Y64         FDSE                                         r  MO_AXIS_TDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X97Y64         FDSE                                         r  MO_AXIS_TDATA_reg[22]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X97Y64         FDSE (Setup_fdse_C_D)        0.032    10.006    MO_AXIS_TDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 2.090ns (42.997%)  route 2.771ns (57.003%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 9.552 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.833     9.571    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X101Y65        LUT5 (Prop_lut5_I2_O)        0.355     9.926 r  MO_AXIS_TDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     9.926    MO_AXIS_TDATA[12]_i_1_n_0
    SLICE_X101Y65        FDSE                                         r  MO_AXIS_TDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.605     9.552    ACLK_IBUF_BUFG
    SLICE_X101Y65        FDSE                                         r  MO_AXIS_TDATA_reg[12]/C
                         clock pessimism              0.457    10.009    
                         clock uncertainty           -0.035     9.973    
    SLICE_X101Y65        FDSE (Setup_fdse_C_D)        0.031    10.004    MO_AXIS_TDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.090ns (43.024%)  route 2.768ns (56.976%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.830     9.568    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X101Y64        LUT5 (Prop_lut5_I2_O)        0.355     9.923 r  MO_AXIS_TDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     9.923    MO_AXIS_TDATA[7]_i_1_n_0
    SLICE_X101Y64        FDSE                                         r  MO_AXIS_TDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X101Y64        FDSE                                         r  MO_AXIS_TDATA_reg[7]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X101Y64        FDSE (Setup_fdse_C_D)        0.032    10.006    MO_AXIS_TDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.090ns (43.156%)  route 2.753ns (56.844%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.815     9.554    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X101Y64        LUT5 (Prop_lut5_I2_O)        0.355     9.909 r  MO_AXIS_TDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     9.909    MO_AXIS_TDATA[18]_i_1_n_0
    SLICE_X101Y64        FDSE                                         r  MO_AXIS_TDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X101Y64        FDSE                                         r  MO_AXIS_TDATA_reg[18]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X101Y64        FDSE (Setup_fdse_C_D)        0.029    10.003    MO_AXIS_TDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 2.090ns (43.380%)  route 2.728ns (56.620%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.790     9.529    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X101Y64        LUT5 (Prop_lut5_I2_O)        0.355     9.884 r  MO_AXIS_TDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     9.884    MO_AXIS_TDATA[0]_i_1_n_0
    SLICE_X101Y64        FDSE                                         r  MO_AXIS_TDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X101Y64        FDSE                                         r  MO_AXIS_TDATA_reg[0]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X101Y64        FDSE (Setup_fdse_C_D)        0.031    10.005    MO_AXIS_TDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 2.090ns (43.656%)  route 2.697ns (56.344%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.759     9.498    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X99Y64         LUT5 (Prop_lut5_I2_O)        0.355     9.853 r  MO_AXIS_TDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     9.853    MO_AXIS_TDATA[10]_i_1_n_0
    SLICE_X99Y64         FDSE                                         r  MO_AXIS_TDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X99Y64         FDSE                                         r  MO_AXIS_TDATA_reg[10]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X99Y64         FDSE (Setup_fdse_C_D)        0.031    10.005    MO_AXIS_TDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.090ns (43.742%)  route 2.688ns (56.258%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.750     9.489    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X97Y64         LUT5 (Prop_lut5_I2_O)        0.355     9.844 r  MO_AXIS_TDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     9.844    MO_AXIS_TDATA[20]_i_1_n_0
    SLICE_X97Y64         FDSE                                         r  MO_AXIS_TDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X97Y64         FDSE                                         r  MO_AXIS_TDATA_reg[20]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X97Y64         FDSE (Setup_fdse_C_D)        0.031    10.005    MO_AXIS_TDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 2.090ns (43.807%)  route 2.681ns (56.193%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.743     9.482    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X99Y64         LUT5 (Prop_lut5_I2_O)        0.355     9.837 r  MO_AXIS_TDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     9.837    MO_AXIS_TDATA[21]_i_1_n_0
    SLICE_X99Y64         FDSE                                         r  MO_AXIS_TDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X99Y64         FDSE                                         r  MO_AXIS_TDATA_reg[21]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X99Y64         FDSE (Setup_fdse_C_D)        0.029    10.003    MO_AXIS_TDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 2.090ns (43.861%)  route 2.675ns (56.139%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.737     9.476    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X97Y63         LUT5 (Prop_lut5_I2_O)        0.355     9.831 r  MO_AXIS_TDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     9.831    MO_AXIS_TDATA[15]_i_1_n_0
    SLICE_X97Y63         FDSE                                         r  MO_AXIS_TDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X97Y63         FDSE                                         r  MO_AXIS_TDATA_reg[15]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X97Y63         FDSE (Setup_fdse_C_D)        0.031    10.005    MO_AXIS_TDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 sum_bits_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 2.090ns (43.487%)  route 2.716ns (56.513%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.776     5.066    ACLK_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  sum_bits_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     5.584 f  sum_bits_reg[49]/Q
                         net (fo=3, routed)           0.442     6.026    sum_bits_reg_n_0_[49]
    SLICE_X105Y69        LUT2 (Prop_lut2_I0_O)        0.153     6.179 r  MO_AXIS_TDATA[31]_i_65/O
                         net (fo=1, routed)           0.193     6.372    MO_AXIS_TDATA[31]_i_65_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     7.170 r  MO_AXIS_TDATA_reg[31]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.170    MO_AXIS_TDATA_reg[31]_i_49_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 f  MO_AXIS_TDATA_reg[31]_i_22/CO[3]
                         net (fo=2, routed)           1.303     8.590    sel0[0]
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.149     8.739 f  MO_AXIS_TDATA[30]_i_3/O
                         net (fo=31, routed)          0.778     9.517    MO_AXIS_TDATA[30]_i_3_n_0
    SLICE_X100Y63        LUT5 (Prop_lut5_I2_O)        0.355     9.872 r  MO_AXIS_TDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     9.872    MO_AXIS_TDATA[25]_i_1_n_0
    SLICE_X100Y63        FDSE                                         r  MO_AXIS_TDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    Y19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     5.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.606     9.553    ACLK_IBUF_BUFG
    SLICE_X100Y63        FDSE                                         r  MO_AXIS_TDATA_reg[25]/C
                         clock pessimism              0.457    10.010    
                         clock uncertainty           -0.035     9.974    
    SLICE_X100Y63        FDSE (Setup_fdse_C_D)        0.077    10.051    MO_AXIS_TDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         10.051    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  0.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 prev_TID_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_1_reg[2]/Q
                         net (fo=1, routed)           0.054     1.719    prev_TID_1[2]
    SLICE_X102Y44        LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  MO_AXIS_TID[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    MO_AXIS_TID[2]_i_1_n_0
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[2]/C
                         clock pessimism             -0.506     1.537    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.121     1.658    MO_AXIS_TID_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 prev_TID_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_1_reg[3]/Q
                         net (fo=1, routed)           0.089     1.754    prev_TID_1[3]
    SLICE_X102Y44        LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  MO_AXIS_TID[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    MO_AXIS_TID[3]_i_1_n_0
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[3]/C
                         clock pessimism             -0.506     1.537    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.121     1.658    MO_AXIS_TID_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 prev_TID_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            double_op_reg/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.576%)  route 0.325ns (58.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X105Y44        FDRE                                         r  prev_TID_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_0_reg[1]/Q
                         net (fo=3, routed)           0.066     1.731    prev_TID_0[1]
    SLICE_X104Y44        LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  double_op_i_2/O
                         net (fo=1, routed)           0.258     2.035    double_op_i_2_n_0
    SLICE_X104Y53        LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  double_op_i_1/O
                         net (fo=1, routed)           0.000     2.080    double_op_i_1_n_0
    SLICE_X104Y53        FDRE                                         r  double_op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.881     2.042    ACLK_IBUF_BUFG
    SLICE_X104Y53        FDRE                                         r  double_op_reg/C
                         clock pessimism             -0.249     1.793    
    SLICE_X104Y53        FDRE (Hold_fdre_C_D)         0.120     1.913    double_op_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 prev_TID_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.435%)  route 0.138ns (42.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X105Y44        FDRE                                         r  prev_TID_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_0_reg[1]/Q
                         net (fo=3, routed)           0.138     1.803    prev_TID_0[1]
    SLICE_X102Y44        LUT4 (Prop_lut4_I3_O)        0.045     1.848 r  MO_AXIS_TID[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    MO_AXIS_TID[1]_i_1_n_0
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[1]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.120     1.681    MO_AXIS_TID_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 prev_TID_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            prev_TID_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.039%)  route 0.141ns (49.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X105Y44        FDRE                                         r  prev_TID_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_0_reg[3]/Q
                         net (fo=3, routed)           0.141     1.806    prev_TID_0[3]
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[3]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X103Y44        FDRE (Hold_fdre_C_D)         0.072     1.633    prev_TID_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 prev_TID_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.685%)  route 0.160ns (46.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X105Y44        FDRE                                         r  prev_TID_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_0_reg[0]/Q
                         net (fo=3, routed)           0.160     1.825    prev_TID_0[0]
    SLICE_X102Y44        LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  MO_AXIS_TID[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    MO_AXIS_TID[0]_i_1_n_0
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X102Y44        FDRE                                         r  MO_AXIS_TID_reg[0]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X102Y44        FDRE (Hold_fdre_C_D)         0.121     1.682    MO_AXIS_TID_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 prev_TID_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            prev_TID_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.677%)  route 0.132ns (48.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X105Y44        FDRE                                         r  prev_TID_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_0_reg[1]/Q
                         net (fo=3, routed)           0.132     1.797    prev_TID_0[1]
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[1]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X103Y44        FDRE (Hold_fdre_C_D)         0.047     1.608    prev_TID_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 prev_TID_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.737%)  route 0.173ns (43.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDRE (Prop_fdre_C_Q)         0.128     1.652 r  prev_TID_1_reg[4]/Q
                         net (fo=1, routed)           0.173     1.825    prev_TID_1[4]
    SLICE_X104Y44        LUT4 (Prop_lut4_I0_O)        0.099     1.924 r  MO_AXIS_TID[4]_i_1/O
                         net (fo=1, routed)           0.000     1.924    MO_AXIS_TID[4]_i_1_n_0
    SLICE_X104Y44        FDRE                                         r  MO_AXIS_TID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X104Y44        FDRE                                         r  MO_AXIS_TID_reg[4]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X104Y44        FDRE (Hold_fdre_C_D)         0.120     1.681    MO_AXIS_TID_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 prev_TID_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            prev_TID_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.349%)  route 0.192ns (57.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X105Y44        FDRE                                         r  prev_TID_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  prev_TID_0_reg[0]/Q
                         net (fo=3, routed)           0.192     1.857    prev_TID_0[0]
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  prev_TID_1_reg[0]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X103Y44        FDRE (Hold_fdre_C_D)         0.046     1.607    prev_TID_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 double_op_reg/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TLAST_reg/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.207ns (31.532%)  route 0.449ns (68.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.610     1.522    ACLK_IBUF_BUFG
    SLICE_X104Y53        FDRE                                         r  double_op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.164     1.686 f  double_op_reg/Q
                         net (fo=49, routed)          0.449     2.136    double_op
    SLICE_X104Y44        LUT3 (Prop_lut3_I2_O)        0.043     2.179 r  MO_AXIS_TLAST_i_2/O
                         net (fo=1, routed)           0.000     2.179    MO_AXIS_TLAST_i_2_n_0
    SLICE_X104Y44        FDRE                                         r  MO_AXIS_TLAST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X104Y44        FDRE                                         r  MO_AXIS_TLAST_reg/C
                         clock pessimism             -0.249     1.794    
    SLICE_X104Y44        FDRE (Hold_fdre_C_D)         0.131     1.925    MO_AXIS_TLAST_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main
Waveform(ns):       { 0.000 0.050 }
Period(ns):         5.000
Sources:            { ACLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  ACLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X102Y58  mult_bits_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X104Y62  mult_bits_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X104Y62  mult_bits_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X105Y67  mult_bits_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X105Y67  mult_bits_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X105Y67  mult_bits_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X105Y67  mult_bits_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X102Y59  mult_bits_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X102Y59  mult_bits_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y58  mult_bits_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y58  mult_bits_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X104Y62  mult_bits_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X104Y62  mult_bits_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y59  mult_bits_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y59  mult_bits_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y59  mult_bits_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y59  mult_bits_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y59  mult_bits_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X102Y59  mult_bits_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X102Y58  mult_bits_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X102Y58  mult_bits_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X104Y62  mult_bits_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X104Y62  mult_bits_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X104Y62  mult_bits_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X104Y62  mult_bits_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X105Y67  mult_bits_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X105Y67  mult_bits_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X105Y67  mult_bits_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X105Y67  mult_bits_reg[13]/C



