#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa3cd10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa35f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xa71b20 .functor NOT 1, L_0xa72ca0, C4<0>, C4<0>, C4<0>;
L_0xa72a00 .functor XOR 1, L_0xa728a0, L_0xa72960, C4<0>, C4<0>;
L_0xa72b90 .functor XOR 1, L_0xa72a00, L_0xa72ac0, C4<0>, C4<0>;
v0xa70e50_0 .net *"_ivl_10", 0 0, L_0xa72ac0;  1 drivers
v0xa70f50_0 .net *"_ivl_12", 0 0, L_0xa72b90;  1 drivers
v0xa71030_0 .net *"_ivl_2", 0 0, L_0xa727e0;  1 drivers
v0xa71120_0 .net *"_ivl_4", 0 0, L_0xa728a0;  1 drivers
v0xa71200_0 .net *"_ivl_6", 0 0, L_0xa72960;  1 drivers
v0xa71330_0 .net *"_ivl_8", 0 0, L_0xa72a00;  1 drivers
v0xa71410_0 .var "clk", 0 0;
v0xa714b0_0 .var/2u "stats1", 159 0;
v0xa71570_0 .var/2u "strobe", 0 0;
v0xa716c0_0 .net "tb_match", 0 0, L_0xa72ca0;  1 drivers
v0xa71780_0 .net "tb_mismatch", 0 0, L_0xa71b20;  1 drivers
v0xa71840_0 .net "x", 0 0, v0xa6ea00_0;  1 drivers
v0xa718e0_0 .net "y", 0 0, v0xa6eac0_0;  1 drivers
v0xa71980_0 .net "z_dut", 0 0, L_0xa72680;  1 drivers
v0xa71a50_0 .net "z_ref", 0 0, L_0xa71c90;  1 drivers
L_0xa727e0 .concat [ 1 0 0 0], L_0xa71c90;
L_0xa728a0 .concat [ 1 0 0 0], L_0xa71c90;
L_0xa72960 .concat [ 1 0 0 0], L_0xa72680;
L_0xa72ac0 .concat [ 1 0 0 0], L_0xa71c90;
L_0xa72ca0 .cmp/eeq 1, L_0xa727e0, L_0xa72b90;
S_0xa3b350 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xa35f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xa71bf0 .functor NOT 1, v0xa6eac0_0, C4<0>, C4<0>, C4<0>;
L_0xa71c90 .functor OR 1, v0xa6ea00_0, L_0xa71bf0, C4<0>, C4<0>;
v0xa3e1f0_0 .net *"_ivl_0", 0 0, L_0xa71bf0;  1 drivers
v0xa3e290_0 .net "x", 0 0, v0xa6ea00_0;  alias, 1 drivers
v0xa6e500_0 .net "y", 0 0, v0xa6eac0_0;  alias, 1 drivers
v0xa6e5a0_0 .net "z", 0 0, L_0xa71c90;  alias, 1 drivers
S_0xa6e6e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xa35f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xa6e920_0 .net "clk", 0 0, v0xa71410_0;  1 drivers
v0xa6ea00_0 .var "x", 0 0;
v0xa6eac0_0 .var "y", 0 0;
E_0xa1b1d0 .event negedge, v0xa6e920_0;
E_0xa1d650/0 .event negedge, v0xa6e920_0;
E_0xa1d650/1 .event posedge, v0xa6e920_0;
E_0xa1d650 .event/or E_0xa1d650/0, E_0xa1d650/1;
S_0xa6eb60 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0xa35f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xa72560 .functor OR 1, L_0xa71ef0, L_0xa720b0, C4<0>, C4<0>;
L_0xa725f0 .functor AND 1, L_0xa72270, L_0xa72430, C4<1>, C4<1>;
L_0xa72680 .functor XOR 1, L_0xa72560, L_0xa725f0, C4<0>, C4<0>;
v0xa70570_0 .net "a1_out", 0 0, L_0xa71ef0;  1 drivers
v0xa70640_0 .net "a2_out", 0 0, L_0xa72270;  1 drivers
v0xa70710_0 .net "and_out", 0 0, L_0xa725f0;  1 drivers
v0xa707e0_0 .net "b1_out", 0 0, L_0xa720b0;  1 drivers
v0xa708b0_0 .net "b2_out", 0 0, L_0xa72430;  1 drivers
v0xa70950_0 .net "or_out", 0 0, L_0xa72560;  1 drivers
v0xa709f0_0 .net "x", 0 0, v0xa6ea00_0;  alias, 1 drivers
v0xa70a90_0 .net "y", 0 0, v0xa6eac0_0;  alias, 1 drivers
v0xa70b30_0 .net "z", 0 0, L_0xa72680;  alias, 1 drivers
S_0xa6ed40 .scope module, "a1" "A" 4 25, 4 1 0, S_0xa6eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xa71e60 .functor XOR 1, v0xa6ea00_0, v0xa6eac0_0, C4<0>, C4<0>;
L_0xa71ef0 .functor AND 1, L_0xa71e60, v0xa6ea00_0, C4<1>, C4<1>;
v0xa6efb0_0 .net *"_ivl_0", 0 0, L_0xa71e60;  1 drivers
v0xa6f0b0_0 .net "x", 0 0, v0xa6ea00_0;  alias, 1 drivers
v0xa6f1c0_0 .net "y", 0 0, v0xa6eac0_0;  alias, 1 drivers
v0xa6f2b0_0 .net "z", 0 0, L_0xa71ef0;  alias, 1 drivers
S_0xa6f3b0 .scope module, "a2" "A" 4 28, 4 1 0, S_0xa6eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xa721e0 .functor XOR 1, v0xa6ea00_0, v0xa6eac0_0, C4<0>, C4<0>;
L_0xa72270 .functor AND 1, L_0xa721e0, v0xa6ea00_0, C4<1>, C4<1>;
v0xa6f600_0 .net *"_ivl_0", 0 0, L_0xa721e0;  1 drivers
v0xa6f700_0 .net "x", 0 0, v0xa6ea00_0;  alias, 1 drivers
v0xa6f7c0_0 .net "y", 0 0, v0xa6eac0_0;  alias, 1 drivers
v0xa6f860_0 .net "z", 0 0, L_0xa72270;  alias, 1 drivers
S_0xa6f960 .scope module, "b1" "B" 4 26, 4 9 0, S_0xa6eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xa72020 .functor AND 1, v0xa6ea00_0, v0xa6eac0_0, C4<1>, C4<1>;
L_0xa720b0 .functor NOT 1, L_0xa72020, C4<0>, C4<0>, C4<0>;
v0xa6fbe0_0 .net *"_ivl_0", 0 0, L_0xa72020;  1 drivers
v0xa6fcc0_0 .net "x", 0 0, v0xa6ea00_0;  alias, 1 drivers
v0xa6fd80_0 .net "y", 0 0, v0xa6eac0_0;  alias, 1 drivers
v0xa6fee0_0 .net "z", 0 0, L_0xa720b0;  alias, 1 drivers
S_0xa6ffe0 .scope module, "b2" "B" 4 29, 4 9 0, S_0xa6eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xa723a0 .functor AND 1, v0xa6ea00_0, v0xa6eac0_0, C4<1>, C4<1>;
L_0xa72430 .functor NOT 1, L_0xa723a0, C4<0>, C4<0>, C4<0>;
v0xa701e0_0 .net *"_ivl_0", 0 0, L_0xa723a0;  1 drivers
v0xa702e0_0 .net "x", 0 0, v0xa6ea00_0;  alias, 1 drivers
v0xa703a0_0 .net "y", 0 0, v0xa6eac0_0;  alias, 1 drivers
v0xa70470_0 .net "z", 0 0, L_0xa72430;  alias, 1 drivers
S_0xa70ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xa35f30;
 .timescale -12 -12;
E_0xa1d790 .event anyedge, v0xa71570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa71570_0;
    %nor/r;
    %assign/vec4 v0xa71570_0, 0;
    %wait E_0xa1d790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa6e6e0;
T_1 ;
    %wait E_0xa1d650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xa6eac0_0, 0;
    %assign/vec4 v0xa6ea00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xa6e6e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa1b1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xa35f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa71410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa71570_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa35f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xa71410_0;
    %inv;
    %store/vec4 v0xa71410_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xa35f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa6e920_0, v0xa71780_0, v0xa71840_0, v0xa718e0_0, v0xa71a50_0, v0xa71980_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa35f30;
T_6 ;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xa35f30;
T_7 ;
    %wait E_0xa1d650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa714b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa714b0_0, 4, 32;
    %load/vec4 v0xa716c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa714b0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa714b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa714b0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xa71a50_0;
    %load/vec4 v0xa71a50_0;
    %load/vec4 v0xa71980_0;
    %xor;
    %load/vec4 v0xa71a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa714b0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xa714b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa714b0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/mt2015_q4/iter4/response0/top_module.sv";
