{
  "module_name": "sif_rtr_ctrl_2_regs.h",
  "hash_id": "11da6ba38b2e8178eaabcc71ca7c2264a1e78d9c01766495cfccb9d74930199e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_2_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_2_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_2_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_2_PERM_SEL                                    0x326108\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_0                               0x326114\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_1                               0x326118\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_2                               0x32611C\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_3                               0x326120\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_4                               0x326124\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_5                               0x326128\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_6                               0x32612C\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_7                               0x326130\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_8                               0x326134\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_9                               0x326138\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_10                              0x32613C\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_11                              0x326140\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_12                              0x326144\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_13                              0x326148\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_14                              0x32614C\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_15                              0x326150\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_16                              0x326154\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_17                              0x326158\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_18                              0x32615C\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_19                              0x326160\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_20                              0x326164\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_21                              0x326168\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_22                              0x32616C\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_23                              0x326170\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_24                              0x326174\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_25                              0x326178\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_26                              0x32617C\n\n#define mmSIF_RTR_CTRL_2_HBM_POLY_H3_27                              0x326180\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_0                              0x326184\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_1                              0x326188\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_2                              0x32618C\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_3                              0x326190\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_4                              0x326194\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_5                              0x326198\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_6                              0x32619C\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_7                              0x3261A0\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_8                              0x3261A4\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_9                              0x3261A8\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_10                             0x3261AC\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_11                             0x3261B0\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_12                             0x3261B4\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_13                             0x3261B8\n\n#define mmSIF_RTR_CTRL_2_SRAM_POLY_H3_14                             0x3261BC\n\n#define mmSIF_RTR_CTRL_2_SCRAM_SRAM_EN                               0x32626C\n\n#define mmSIF_RTR_CTRL_2_RL_HBM_EN                                   0x326274\n\n#define mmSIF_RTR_CTRL_2_RL_HBM_SAT                                  0x326278\n\n#define mmSIF_RTR_CTRL_2_RL_HBM_RST                                  0x32627C\n\n#define mmSIF_RTR_CTRL_2_RL_HBM_TIMEOUT                              0x326280\n\n#define mmSIF_RTR_CTRL_2_SCRAM_HBM_EN                                0x326284\n\n#define mmSIF_RTR_CTRL_2_RL_PCI_EN                                   0x326288\n\n#define mmSIF_RTR_CTRL_2_RL_PCI_SAT                                  0x32628C\n\n#define mmSIF_RTR_CTRL_2_RL_PCI_RST                                  0x326290\n\n#define mmSIF_RTR_CTRL_2_RL_PCI_TIMEOUT                              0x326294\n\n#define mmSIF_RTR_CTRL_2_RL_SRAM_EN                                  0x32629C\n\n#define mmSIF_RTR_CTRL_2_RL_SRAM_SAT                                 0x3262A0\n\n#define mmSIF_RTR_CTRL_2_RL_SRAM_RST                                 0x3262A4\n\n#define mmSIF_RTR_CTRL_2_RL_SRAM_TIMEOUT                             0x3262AC\n\n#define mmSIF_RTR_CTRL_2_RL_SRAM_RED                                 0x3262B4\n\n#define mmSIF_RTR_CTRL_2_E2E_HBM_EN                                  0x3262EC\n\n#define mmSIF_RTR_CTRL_2_E2E_PCI_EN                                  0x3262F0\n\n#define mmSIF_RTR_CTRL_2_E2E_HBM_WR_SIZE                             0x3262F4\n\n#define mmSIF_RTR_CTRL_2_E2E_PCI_WR_SIZE                             0x3262F8\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_PCI_CTR_SET_EN                       0x326404\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_PCI_CTR_SET                          0x326408\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_PCI_CTR_WRAP                         0x32640C\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_PCI_CTR_CNT                          0x326410\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM_CTR_SET_EN                       0x326414\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM_CTR_SET                          0x326418\n\n#define mmSIF_RTR_CTRL_2_E2E_HBM_RD_SIZE                             0x32641C\n\n#define mmSIF_RTR_CTRL_2_E2E_PCI_RD_SIZE                             0x326420\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_PCI_CTR_SET_EN                       0x326424\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_PCI_CTR_SET                          0x326428\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_PCI_CTR_WRAP                         0x32642C\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_PCI_CTR_CNT                          0x326430\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM_CTR_SET_EN                       0x326434\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM_CTR_SET                          0x326438\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_SEL_0                                0x326450\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_SEL_1                                0x326454\n\n#define mmSIF_RTR_CTRL_2_NON_LIN_EN                                  0x326480\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_BANK_0                              0x326500\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_BANK_1                              0x326504\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_BANK_2                              0x326508\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_BANK_3                              0x32650C\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_BANK_4                              0x326510\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_0                            0x326514\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_1                            0x326520\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_2                            0x326524\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_3                            0x326528\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_4                            0x32652C\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_5                            0x326530\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_6                            0x326534\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_7                            0x326538\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_8                            0x32653C\n\n#define mmSIF_RTR_CTRL_2_NL_SRAM_OFFSET_9                            0x326540\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_0                             0x326550\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_1                             0x326554\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_2                             0x326558\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_3                             0x32655C\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_4                             0x326560\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_5                             0x326564\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_6                             0x326568\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_7                             0x32656C\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_8                             0x326570\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_9                             0x326574\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_10                            0x326578\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_11                            0x32657C\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_12                            0x326580\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_13                            0x326584\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_14                            0x326588\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_15                            0x32658C\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_16                            0x326590\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_17                            0x326594\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_OFFSET_18                            0x326598\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_0                     0x3265E4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_1                     0x3265E8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_2                     0x3265EC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_3                     0x3265F0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_4                     0x3265F4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_5                     0x3265F8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_6                     0x3265FC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_7                     0x326600\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_8                     0x326604\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_9                     0x326608\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_10                    0x32660C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_11                    0x326610\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_12                    0x326614\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_13                    0x326618\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_14                    0x32661C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AW_15                    0x326620\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_0                    0x326624\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_1                    0x326628\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_2                    0x32662C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_3                    0x326630\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_4                    0x326634\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_5                    0x326638\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_6                    0x32663C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_7                    0x326640\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_8                    0x326644\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_9                    0x326648\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_10                   0x32664C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_11                   0x326650\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_12                   0x326654\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_13                   0x326658\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_14                   0x32665C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AW_15                   0x326660\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_0                     0x326664\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_1                     0x326668\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_2                     0x32666C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_3                     0x326670\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_4                     0x326674\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_5                     0x326678\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_6                     0x32667C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_7                     0x326680\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_8                     0x326684\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_9                     0x326688\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_10                    0x32668C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_11                    0x326690\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_12                    0x326694\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_13                    0x326698\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_14                    0x32669C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AW_15                    0x3266A0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_0                    0x3266A4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_1                    0x3266A8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_2                    0x3266AC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_3                    0x3266B0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_4                    0x3266B4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_5                    0x3266B8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_6                    0x3266BC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_7                    0x3266C0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_8                    0x3266C4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_9                    0x3266C8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_10                   0x3266CC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_11                   0x3266D0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_12                   0x3266D4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_13                   0x3266D8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_14                   0x3266DC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AW_15                   0x3266E0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_0                    0x3266E4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_1                    0x3266E8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_2                    0x3266EC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_3                    0x3266F0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_4                    0x3266F4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_5                    0x3266F8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_6                    0x3266FC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_7                    0x326700\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_8                    0x326704\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_9                    0x326708\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_10                   0x32670C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_11                   0x326710\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_12                   0x326714\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_13                   0x326718\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_14                   0x32671C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AW_15                   0x326720\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_0                   0x326724\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_1                   0x326728\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_2                   0x32672C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_3                   0x326730\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_4                   0x326734\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_5                   0x326738\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_6                   0x32673C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_7                   0x326740\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_8                   0x326744\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_9                   0x326748\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_10                  0x32674C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_11                  0x326750\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_12                  0x326754\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_13                  0x326758\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_14                  0x32675C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AW_15                  0x326760\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_0                    0x326764\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_1                    0x326768\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_2                    0x32676C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_3                    0x326770\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_4                    0x326774\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_5                    0x326778\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_6                    0x32677C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_7                    0x326780\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_8                    0x326784\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_9                    0x326788\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_10                   0x32678C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_11                   0x326790\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_12                   0x326794\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_13                   0x326798\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_14                   0x32679C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AW_15                   0x3267A0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_0                   0x3267A4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_1                   0x3267A8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_2                   0x3267AC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_3                   0x3267B0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_4                   0x3267B4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_5                   0x3267B8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_6                   0x3267BC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_7                   0x3267C0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_8                   0x3267C4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_9                   0x3267C8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_10                  0x3267CC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_11                  0x3267D0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_12                  0x3267D4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_13                  0x3267D8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_14                  0x3267DC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AW_15                  0x3267E0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_0                     0x326824\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_1                     0x326828\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_2                     0x32682C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_3                     0x326830\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_4                     0x326834\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_5                     0x326838\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_6                     0x32683C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_7                     0x326840\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_8                     0x326844\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_9                     0x326848\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_10                    0x32684C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_11                    0x326850\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_12                    0x326854\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_13                    0x326858\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_14                    0x32685C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_LOW_AR_15                    0x326860\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_0                    0x326864\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_1                    0x326868\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_2                    0x32686C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_3                    0x326870\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_4                    0x326874\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_5                    0x326878\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_6                    0x32687C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_7                    0x326880\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_8                    0x326884\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_9                    0x326888\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_10                   0x32688C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_11                   0x326890\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_12                   0x326894\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_13                   0x326898\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_14                   0x32689C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_BASE_HIGH_AR_15                   0x3268A0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_0                     0x3268A4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_1                     0x3268A8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_2                     0x3268AC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_3                     0x3268B0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_4                     0x3268B4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_5                     0x3268B8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_6                     0x3268BC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_7                     0x3268C0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_8                     0x3268C4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_9                     0x3268C8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_10                    0x3268CC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_11                    0x3268D0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_12                    0x3268D4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_13                    0x3268D8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_14                    0x3268DC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_LOW_AR_15                    0x3268E0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_0                    0x3268E4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_1                    0x3268E8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_2                    0x3268EC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_3                    0x3268F0\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_4                    0x3268F4\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_5                    0x3268F8\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_6                    0x3268FC\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_7                    0x326900\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_8                    0x326904\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_9                    0x326908\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_10                   0x32690C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_11                   0x326910\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_12                   0x326914\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_13                   0x326918\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_14                   0x32691C\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_MASK_HIGH_AR_15                   0x326920\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_0                    0x326924\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_1                    0x326928\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_2                    0x32692C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_3                    0x326930\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_4                    0x326934\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_5                    0x326938\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_6                    0x32693C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_7                    0x326940\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_8                    0x326944\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_9                    0x326948\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_10                   0x32694C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_11                   0x326950\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_12                   0x326954\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_13                   0x326958\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_14                   0x32695C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_LOW_AR_15                   0x326960\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_0                   0x326964\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_1                   0x326968\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_2                   0x32696C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_3                   0x326970\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_4                   0x326974\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_5                   0x326978\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_6                   0x32697C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_7                   0x326980\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_8                   0x326984\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_9                   0x326988\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_10                  0x32698C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_11                  0x326990\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_12                  0x326994\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_13                  0x326998\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_14                  0x32699C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_BASE_HIGH_AR_15                  0x3269A0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_0                    0x3269A4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_1                    0x3269A8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_2                    0x3269AC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_3                    0x3269B0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_4                    0x3269B4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_5                    0x3269B8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_6                    0x3269BC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_7                    0x3269C0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_8                    0x3269C4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_9                    0x3269C8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_10                   0x3269CC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_11                   0x3269D0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_12                   0x3269D4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_13                   0x3269D8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_14                   0x3269DC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_LOW_AR_15                   0x3269E0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_0                   0x3269E4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_1                   0x3269E8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_2                   0x3269EC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_3                   0x3269F0\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_4                   0x3269F4\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_5                   0x3269F8\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_6                   0x3269FC\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_7                   0x326A00\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_8                   0x326A04\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_9                   0x326A08\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_10                  0x326A0C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_11                  0x326A10\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_12                  0x326A14\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_13                  0x326A18\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_14                  0x326A1C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_MASK_HIGH_AR_15                  0x326A20\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_HIT_AW                            0x326A64\n\n#define mmSIF_RTR_CTRL_2_RANGE_SEC_HIT_AR                            0x326A68\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_HIT_AW                           0x326A6C\n\n#define mmSIF_RTR_CTRL_2_RANGE_PRIV_HIT_AR                           0x326A70\n\n#define mmSIF_RTR_CTRL_2_RGL_CFG                                     0x326B64\n\n#define mmSIF_RTR_CTRL_2_RGL_SHIFT                                   0x326B68\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_0                          0x326B6C\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_1                          0x326B70\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_2                          0x326B74\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_3                          0x326B78\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_4                          0x326B7C\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_5                          0x326B80\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_6                          0x326B84\n\n#define mmSIF_RTR_CTRL_2_RGL_EXPECTED_LAT_7                          0x326B88\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_0                                 0x326BAC\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_1                                 0x326BB0\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_2                                 0x326BB4\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_3                                 0x326BB8\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_4                                 0x326BBC\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_5                                 0x326BC0\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_6                                 0x326BC4\n\n#define mmSIF_RTR_CTRL_2_RGL_TOKEN_7                                 0x326BC8\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_0                               0x326BEC\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_1                               0x326BF0\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_2                               0x326BF4\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_3                               0x326BF8\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_4                               0x326BFC\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_5                               0x326C00\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_6                               0x326C04\n\n#define mmSIF_RTR_CTRL_2_RGL_BANK_ID_7                               0x326C08\n\n#define mmSIF_RTR_CTRL_2_RGL_WDT                                     0x326C2C\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM0_CH0_CTR_WRAP                    0x326C30\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM0_CH1_CTR_WRAP                    0x326C34\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM1_CH0_CTR_WRAP                    0x326C38\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM1_CH1_CTR_WRAP                    0x326C3C\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM2_CH0_CTR_WRAP                    0x326C40\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM2_CH1_CTR_WRAP                    0x326C44\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM3_CH0_CTR_WRAP                    0x326C48\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM3_CH1_CTR_WRAP                    0x326C4C\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM0_CH0_CTR_CNT                     0x326C50\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM0_CH1_CTR_CNT                     0x326C54\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM1_CH0_CTR_CNT                     0x326C58\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM1_CH1_CTR_CNT                     0x326C5C\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM2_CH0_CTR_CNT                     0x326C60\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM2_CH1_CTR_CNT                     0x326C64\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM3_CH0_CTR_CNT                     0x326C68\n\n#define mmSIF_RTR_CTRL_2_E2E_AR_HBM3_CH1_CTR_CNT                     0x326C6C\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM0_CH0_CTR_WRAP                    0x326C70\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM0_CH1_CTR_WRAP                    0x326C74\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM1_CH0_CTR_WRAP                    0x326C78\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM1_CH1_CTR_WRAP                    0x326C7C\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM2_CH0_CTR_WRAP                    0x326C80\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM2_CH1_CTR_WRAP                    0x326C84\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM3_CH0_CTR_WRAP                    0x326C88\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM3_CH1_CTR_WRAP                    0x326C8C\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM0_CH0_CTR_CNT                     0x326C90\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM0_CH1_CTR_CNT                     0x326C94\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM1_CH0_CTR_CNT                     0x326C98\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM1_CH1_CTR_CNT                     0x326C9C\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM2_CH0_CTR_CNT                     0x326CA0\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM2_CH1_CTR_CNT                     0x326CA4\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM3_CH0_CTR_CNT                     0x326CA8\n\n#define mmSIF_RTR_CTRL_2_E2E_AW_HBM3_CH1_CTR_CNT                     0x326CAC\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_PC_SEL_0                             0x326CB0\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_PC_SEL_1                             0x326CB4\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_PC_SEL_2                             0x326CB8\n\n#define mmSIF_RTR_CTRL_2_NL_HBM_PC_SEL_3                             0x326CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}