<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1291" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1291{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1291{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1291{left:784px;bottom:68px;letter-spacing:0.1px;}
#t4_1291{left:830px;bottom:68px;letter-spacing:0.11px;}
#t5_1291{left:360px;bottom:588px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_1291{left:70px;bottom:426px;letter-spacing:0.13px;}
#t7_1291{left:70px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_1291{left:70px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_1291{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1291{left:70px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1291{left:70px;bottom:324px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tc_1291{left:70px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#td_1291{left:70px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#te_1291{left:70px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1291{left:70px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_1291{left:70px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_1291{left:70px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_1291{left:70px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_1291{left:70px;bottom:165px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tk_1291{left:75px;bottom:1030px;letter-spacing:-0.12px;}
#tl_1291{left:75px;bottom:1013px;letter-spacing:-0.14px;}
#tm_1291{left:340px;bottom:1030px;}
#tn_1291{left:412px;bottom:1030px;letter-spacing:-0.11px;}
#to_1291{left:485px;bottom:1030px;letter-spacing:-0.16px;}
#tp_1291{left:485px;bottom:1013px;letter-spacing:-0.15px;}
#tq_1291{left:572px;bottom:1030px;letter-spacing:-0.12px;}
#tr_1291{left:572px;bottom:1013px;letter-spacing:-0.13px;}
#ts_1291{left:572px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_1291{left:75px;bottom:973px;letter-spacing:-0.13px;}
#tu_1291{left:75px;bottom:956px;letter-spacing:-0.14px;}
#tv_1291{left:340px;bottom:973px;}
#tw_1291{left:412px;bottom:973px;letter-spacing:-0.11px;}
#tx_1291{left:485px;bottom:973px;letter-spacing:-0.15px;}
#ty_1291{left:485px;bottom:956px;letter-spacing:-0.15px;}
#tz_1291{left:572px;bottom:973px;letter-spacing:-0.12px;}
#t10_1291{left:572px;bottom:956px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_1291{left:572px;bottom:940px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_1291{left:75px;bottom:917px;letter-spacing:-0.13px;}
#t13_1291{left:75px;bottom:900px;letter-spacing:-0.14px;}
#t14_1291{left:340px;bottom:917px;}
#t15_1291{left:412px;bottom:917px;letter-spacing:-0.14px;}
#t16_1291{left:485px;bottom:917px;letter-spacing:-0.16px;}
#t17_1291{left:572px;bottom:917px;letter-spacing:-0.12px;}
#t18_1291{left:572px;bottom:900px;letter-spacing:-0.13px;}
#t19_1291{left:572px;bottom:883px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_1291{left:75px;bottom:860px;letter-spacing:-0.13px;}
#t1b_1291{left:75px;bottom:843px;letter-spacing:-0.14px;}
#t1c_1291{left:340px;bottom:860px;}
#t1d_1291{left:412px;bottom:860px;letter-spacing:-0.11px;}
#t1e_1291{left:485px;bottom:860px;letter-spacing:-0.16px;}
#t1f_1291{left:485px;bottom:843px;letter-spacing:-0.15px;}
#t1g_1291{left:572px;bottom:860px;letter-spacing:-0.12px;word-spacing:-1.08px;}
#t1h_1291{left:572px;bottom:843px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1i_1291{left:75px;bottom:820px;letter-spacing:-0.12px;}
#t1j_1291{left:75px;bottom:803px;letter-spacing:-0.14px;}
#t1k_1291{left:340px;bottom:820px;}
#t1l_1291{left:412px;bottom:820px;letter-spacing:-0.11px;}
#t1m_1291{left:485px;bottom:820px;letter-spacing:-0.16px;}
#t1n_1291{left:485px;bottom:803px;letter-spacing:-0.15px;}
#t1o_1291{left:572px;bottom:820px;letter-spacing:-0.12px;word-spacing:-1.08px;}
#t1p_1291{left:572px;bottom:803px;letter-spacing:-0.13px;word-spacing:-0.33px;}
#t1q_1291{left:75px;bottom:781px;letter-spacing:-0.12px;}
#t1r_1291{left:75px;bottom:764px;letter-spacing:-0.14px;}
#t1s_1291{left:340px;bottom:781px;}
#t1t_1291{left:412px;bottom:781px;letter-spacing:-0.11px;}
#t1u_1291{left:485px;bottom:781px;letter-spacing:-0.16px;}
#t1v_1291{left:572px;bottom:781px;letter-spacing:-0.12px;word-spacing:-1.08px;}
#t1w_1291{left:572px;bottom:764px;letter-spacing:-0.13px;word-spacing:-0.09px;}
#t1x_1291{left:75px;bottom:741px;letter-spacing:-0.12px;}
#t1y_1291{left:75px;bottom:724px;letter-spacing:-0.14px;}
#t1z_1291{left:340px;bottom:741px;}
#t20_1291{left:412px;bottom:741px;letter-spacing:-0.11px;}
#t21_1291{left:485px;bottom:741px;letter-spacing:-0.16px;}
#t22_1291{left:485px;bottom:724px;letter-spacing:-0.15px;}
#t23_1291{left:572px;bottom:741px;letter-spacing:-0.12px;word-spacing:-1.08px;}
#t24_1291{left:572px;bottom:724px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t25_1291{left:75px;bottom:701px;letter-spacing:-0.12px;}
#t26_1291{left:75px;bottom:684px;letter-spacing:-0.14px;}
#t27_1291{left:340px;bottom:701px;}
#t28_1291{left:412px;bottom:701px;letter-spacing:-0.11px;}
#t29_1291{left:485px;bottom:701px;letter-spacing:-0.15px;}
#t2a_1291{left:485px;bottom:684px;letter-spacing:-0.15px;}
#t2b_1291{left:572px;bottom:701px;letter-spacing:-0.12px;word-spacing:-1.08px;}
#t2c_1291{left:572px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.3px;}
#t2d_1291{left:75px;bottom:661px;letter-spacing:-0.12px;}
#t2e_1291{left:75px;bottom:645px;letter-spacing:-0.14px;}
#t2f_1291{left:340px;bottom:661px;}
#t2g_1291{left:412px;bottom:661px;letter-spacing:-0.11px;}
#t2h_1291{left:485px;bottom:661px;letter-spacing:-0.16px;}
#t2i_1291{left:572px;bottom:661px;letter-spacing:-0.12px;word-spacing:-1.08px;}
#t2j_1291{left:572px;bottom:645px;letter-spacing:-0.13px;word-spacing:-0.09px;}
#t2k_1291{left:88px;bottom:567px;letter-spacing:-0.15px;}
#t2l_1291{left:164px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2m_1291{left:295px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2n_1291{left:446px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2o_1291{left:596px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2p_1291{left:744px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2q_1291{left:103px;bottom:542px;}
#t2r_1291{left:187px;bottom:542px;letter-spacing:-0.17px;}
#t2s_1291{left:284px;bottom:542px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2t_1291{left:437px;bottom:542px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_1291{left:616px;bottom:542px;letter-spacing:-0.12px;}
#t2v_1291{left:765px;bottom:542px;letter-spacing:-0.11px;}
#t2w_1291{left:103px;bottom:518px;}
#t2x_1291{left:187px;bottom:518px;letter-spacing:-0.17px;}
#t2y_1291{left:283px;bottom:518px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2z_1291{left:437px;bottom:518px;letter-spacing:-0.12px;}
#t30_1291{left:616px;bottom:518px;letter-spacing:-0.12px;}
#t31_1291{left:765px;bottom:518px;letter-spacing:-0.11px;}
#t32_1291{left:104px;bottom:493px;}
#t33_1291{left:172px;bottom:493px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t34_1291{left:284px;bottom:493px;letter-spacing:-0.13px;}
#t35_1291{left:437px;bottom:493px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t36_1291{left:617px;bottom:493px;letter-spacing:-0.12px;}
#t37_1291{left:765px;bottom:493px;letter-spacing:-0.11px;}
#t38_1291{left:103px;bottom:469px;}
#t39_1291{left:172px;bottom:469px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3a_1291{left:283px;bottom:469px;letter-spacing:-0.13px;}
#t3b_1291{left:437px;bottom:469px;letter-spacing:-0.12px;}
#t3c_1291{left:617px;bottom:469px;letter-spacing:-0.12px;}
#t3d_1291{left:765px;bottom:469px;letter-spacing:-0.11px;}
#t3e_1291{left:75px;bottom:1083px;letter-spacing:-0.14px;}
#t3f_1291{left:75px;bottom:1068px;letter-spacing:-0.12px;}
#t3g_1291{left:340px;bottom:1083px;letter-spacing:-0.14px;}
#t3h_1291{left:412px;bottom:1083px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t3i_1291{left:412px;bottom:1068px;letter-spacing:-0.14px;}
#t3j_1291{left:412px;bottom:1053px;letter-spacing:-0.14px;}
#t3k_1291{left:485px;bottom:1083px;letter-spacing:-0.12px;}
#t3l_1291{left:485px;bottom:1068px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t3m_1291{left:572px;bottom:1083px;letter-spacing:-0.13px;}

.s1_1291{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1291{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1291{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1291{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_1291{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_1291{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1291" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1291Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1291" style="-webkit-user-select: none;"><object width="935" height="1210" data="1291/1291.svg" type="image/svg+xml" id="pdf1291" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1291" class="t s1_1291">MOVDQU,VMOVDQU8/16/32/64â€”Move Unaligned Packed Integer Values </span>
<span id="t2_1291" class="t s2_1291">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1291" class="t s1_1291">Vol. 2B </span><span id="t4_1291" class="t s1_1291">4-71 </span>
<span id="t5_1291" class="t s3_1291">Instruction Operand Encoding </span>
<span id="t6_1291" class="t s3_1291">Description </span>
<span id="t7_1291" class="t s4_1291">Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="t8_1291" class="t s4_1291">EVEX encoded versions: </span>
<span id="t9_1291" class="t s4_1291">Moves 128, 256 or 512 bits of packed byte/word/doubleword/quadword integer values from the source operand </span>
<span id="ta_1291" class="t s4_1291">(the second operand) to the destination operand (first operand). This instruction can be used to load a vector </span>
<span id="tb_1291" class="t s4_1291">register from a memory location, to store the contents of a vector register into a memory location, or to move data </span>
<span id="tc_1291" class="t s4_1291">between two vector registers. </span>
<span id="td_1291" class="t s4_1291">The destination operand is updated at 8-bit (VMOVDQU8), 16-bit (VMOVDQU16), 32-bit (VMOVDQU32), or 64-bit </span>
<span id="te_1291" class="t s4_1291">(VMOVDQU64) granularity according to the writemask. </span>
<span id="tf_1291" class="t s4_1291">VEX.256 encoded version: </span>
<span id="tg_1291" class="t s4_1291">Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand </span>
<span id="th_1291" class="t s4_1291">(first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the </span>
<span id="ti_1291" class="t s4_1291">contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. </span>
<span id="tj_1291" class="t s4_1291">Bits (MAXVL-1:256) of the destination register are zeroed. </span>
<span id="tk_1291" class="t s5_1291">EVEX.128.F3.0F.W0 7F /r </span>
<span id="tl_1291" class="t s5_1291">VMOVDQU32 xmm2/m128 {k1}{z}, xmm1 </span>
<span id="tm_1291" class="t s5_1291">D </span><span id="tn_1291" class="t s5_1291">V/V </span><span id="to_1291" class="t s5_1291">AVX512VL </span>
<span id="tp_1291" class="t s5_1291">AVX512F </span>
<span id="tq_1291" class="t s5_1291">Move unaligned packed doubleword integer </span>
<span id="tr_1291" class="t s5_1291">values from xmm1 to xmm2/m128 using </span>
<span id="ts_1291" class="t s5_1291">writemask k1. </span>
<span id="tt_1291" class="t s5_1291">EVEX.256.F3.0F.W0 7F /r </span>
<span id="tu_1291" class="t s5_1291">VMOVDQU32 ymm2/m256 {k1}{z}, ymm1 </span>
<span id="tv_1291" class="t s5_1291">D </span><span id="tw_1291" class="t s5_1291">V/V </span><span id="tx_1291" class="t s5_1291">AVX512VL </span>
<span id="ty_1291" class="t s5_1291">AVX512F </span>
<span id="tz_1291" class="t s5_1291">Move unaligned packed doubleword integer </span>
<span id="t10_1291" class="t s5_1291">values from ymm1 to ymm2/m256 using </span>
<span id="t11_1291" class="t s5_1291">writemask k1. </span>
<span id="t12_1291" class="t s5_1291">EVEX.512.F3.0F.W0 7F /r </span>
<span id="t13_1291" class="t s5_1291">VMOVDQU32 zmm2/m512 {k1}{z}, zmm1 </span>
<span id="t14_1291" class="t s5_1291">D </span><span id="t15_1291" class="t s5_1291">V/V </span><span id="t16_1291" class="t s5_1291">AVX512F </span><span id="t17_1291" class="t s5_1291">Move unaligned packed doubleword integer </span>
<span id="t18_1291" class="t s5_1291">values from zmm1 to zmm2/m512 using </span>
<span id="t19_1291" class="t s5_1291">writemask k1. </span>
<span id="t1a_1291" class="t s5_1291">EVEX.128.F3.0F.W1 6F /r </span>
<span id="t1b_1291" class="t s5_1291">VMOVDQU64 xmm1 {k1}{z}, xmm2/m128 </span>
<span id="t1c_1291" class="t s5_1291">C </span><span id="t1d_1291" class="t s5_1291">V/V </span><span id="t1e_1291" class="t s5_1291">AVX512VL </span>
<span id="t1f_1291" class="t s5_1291">AVX512F </span>
<span id="t1g_1291" class="t s5_1291">Move unaligned packed quadword integer values </span>
<span id="t1h_1291" class="t s5_1291">from xmm2/m128 to xmm1 using writemask k1. </span>
<span id="t1i_1291" class="t s5_1291">EVEX.256.F3.0F.W1 6F /r </span>
<span id="t1j_1291" class="t s5_1291">VMOVDQU64 ymm1 {k1}{z}, ymm2/m256 </span>
<span id="t1k_1291" class="t s5_1291">C </span><span id="t1l_1291" class="t s5_1291">V/V </span><span id="t1m_1291" class="t s5_1291">AVX512VL </span>
<span id="t1n_1291" class="t s5_1291">AVX512F </span>
<span id="t1o_1291" class="t s5_1291">Move unaligned packed quadword integer values </span>
<span id="t1p_1291" class="t s5_1291">from ymm2/m256 to ymm1 using writemask k1. </span>
<span id="t1q_1291" class="t s5_1291">EVEX.512.F3.0F.W1 6F /r </span>
<span id="t1r_1291" class="t s5_1291">VMOVDQU64 zmm1 {k1}{z}, zmm2/m512 </span>
<span id="t1s_1291" class="t s5_1291">C </span><span id="t1t_1291" class="t s5_1291">V/V </span><span id="t1u_1291" class="t s5_1291">AVX512F </span><span id="t1v_1291" class="t s5_1291">Move unaligned packed quadword integer values </span>
<span id="t1w_1291" class="t s5_1291">from zmm2/m512 to zmm1 using writemask k1. </span>
<span id="t1x_1291" class="t s5_1291">EVEX.128.F3.0F.W1 7F /r </span>
<span id="t1y_1291" class="t s5_1291">VMOVDQU64 xmm2/m128 {k1}{z}, xmm1 </span>
<span id="t1z_1291" class="t s5_1291">D </span><span id="t20_1291" class="t s5_1291">V/V </span><span id="t21_1291" class="t s5_1291">AVX512VL </span>
<span id="t22_1291" class="t s5_1291">AVX512F </span>
<span id="t23_1291" class="t s5_1291">Move unaligned packed quadword integer values </span>
<span id="t24_1291" class="t s5_1291">from xmm1 to xmm2/m128 using writemask k1. </span>
<span id="t25_1291" class="t s5_1291">EVEX.256.F3.0F.W1 7F /r </span>
<span id="t26_1291" class="t s5_1291">VMOVDQU64 ymm2/m256 {k1}{z}, ymm1 </span>
<span id="t27_1291" class="t s5_1291">D </span><span id="t28_1291" class="t s5_1291">V/V </span><span id="t29_1291" class="t s5_1291">AVX512VL </span>
<span id="t2a_1291" class="t s5_1291">AVX512F </span>
<span id="t2b_1291" class="t s5_1291">Move unaligned packed quadword integer values </span>
<span id="t2c_1291" class="t s5_1291">from ymm1 to ymm2/m256 using writemask k1. </span>
<span id="t2d_1291" class="t s5_1291">EVEX.512.F3.0F.W1 7F /r </span>
<span id="t2e_1291" class="t s5_1291">VMOVDQU64 zmm2/m512 {k1}{z}, zmm1 </span>
<span id="t2f_1291" class="t s5_1291">D </span><span id="t2g_1291" class="t s5_1291">V/V </span><span id="t2h_1291" class="t s5_1291">AVX512F </span><span id="t2i_1291" class="t s5_1291">Move unaligned packed quadword integer values </span>
<span id="t2j_1291" class="t s5_1291">from zmm1 to zmm2/m512 using writemask k1. </span>
<span id="t2k_1291" class="t s6_1291">Op/En </span><span id="t2l_1291" class="t s6_1291">Tuple Type </span><span id="t2m_1291" class="t s6_1291">Operand 1 </span><span id="t2n_1291" class="t s6_1291">Operand 2 </span><span id="t2o_1291" class="t s6_1291">Operand 3 </span><span id="t2p_1291" class="t s6_1291">Operand 4 </span>
<span id="t2q_1291" class="t s5_1291">A </span><span id="t2r_1291" class="t s5_1291">N/A </span><span id="t2s_1291" class="t s5_1291">ModRM:reg (w) </span><span id="t2t_1291" class="t s5_1291">ModRM:r/m (r) </span><span id="t2u_1291" class="t s5_1291">N/A </span><span id="t2v_1291" class="t s5_1291">N/A </span>
<span id="t2w_1291" class="t s5_1291">B </span><span id="t2x_1291" class="t s5_1291">N/A </span><span id="t2y_1291" class="t s5_1291">ModRM:r/m (w) </span><span id="t2z_1291" class="t s5_1291">ModRM:reg (r) </span><span id="t30_1291" class="t s5_1291">N/A </span><span id="t31_1291" class="t s5_1291">N/A </span>
<span id="t32_1291" class="t s5_1291">C </span><span id="t33_1291" class="t s5_1291">Full Mem </span><span id="t34_1291" class="t s5_1291">ModRM:reg (w) </span><span id="t35_1291" class="t s5_1291">ModRM:r/m (r) </span><span id="t36_1291" class="t s5_1291">N/A </span><span id="t37_1291" class="t s5_1291">N/A </span>
<span id="t38_1291" class="t s5_1291">D </span><span id="t39_1291" class="t s5_1291">Full Mem </span><span id="t3a_1291" class="t s5_1291">ModRM:r/m (w) </span><span id="t3b_1291" class="t s5_1291">ModRM:reg (r) </span><span id="t3c_1291" class="t s5_1291">N/A </span><span id="t3d_1291" class="t s5_1291">N/A </span>
<span id="t3e_1291" class="t s6_1291">Opcode/ </span>
<span id="t3f_1291" class="t s6_1291">Instruction </span>
<span id="t3g_1291" class="t s6_1291">Op/En </span><span id="t3h_1291" class="t s6_1291">64/32 bit </span>
<span id="t3i_1291" class="t s6_1291">Mode </span>
<span id="t3j_1291" class="t s6_1291">Support </span>
<span id="t3k_1291" class="t s6_1291">CPUID </span>
<span id="t3l_1291" class="t s6_1291">Feature Flag </span>
<span id="t3m_1291" class="t s6_1291">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
