
---------- Begin Simulation Statistics ----------
final_tick                                95144008500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 358219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691048                       # Number of bytes of host memory used
host_op_rate                                   358923                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   279.16                       # Real time elapsed on the host
host_tick_rate                              340824267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095144                       # Number of seconds simulated
sim_ticks                                 95144008500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708382                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093542                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099665                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              499                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475042                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65321                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.902880                       # CPI: cycles per instruction
system.cpu.discardedOps                        190508                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606824                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399535                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999360                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        56936717                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.525519                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        190288017                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133351300                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       360109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        753701                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       826899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1007                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1656666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1015                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       234328                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125776                       # Transaction distribution
system.membus.trans_dist::ReadExReq            244801                       # Transaction distribution
system.membus.trans_dist::ReadExResp           244800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148796                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1147297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1147297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20093568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20093568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            393597                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  393597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              393597                       # Request fanout histogram
system.membus.respLayer1.occupancy         1331407250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1317102000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            484602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       916291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          345                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          271343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345151                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1168                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       483434                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2483753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2486434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48337536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48385952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          361082                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7498496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1190851                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000966                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1189709     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1134      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1190851                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1169487000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828593997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1168000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               436083                       # number of demand (read+write) hits
system.l2.demand_hits::total                   436154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data              436083                       # number of overall hits
system.l2.overall_hits::total                  436154                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             392503                       # number of demand (read+write) misses
system.l2.demand_misses::total                 393600                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1097                       # number of overall misses
system.l2.overall_misses::.cpu.data            392503                       # number of overall misses
system.l2.overall_misses::total                393600                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     86304000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32604352000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32690656000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86304000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32604352000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32690656000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           828586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               829754                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          828586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              829754                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.939212                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.473702                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474357                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.939212                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.473702                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474357                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78672.743847                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83067.777826                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83055.528455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78672.743847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83067.777826                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83055.528455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              234328                       # number of writebacks
system.l2.writebacks::total                    234328                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        392500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            393597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       392500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           393597                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75334000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28679165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28754499000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75334000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28679165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28754499000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.473699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.473699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474354                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68672.743847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73067.936306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73055.686400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68672.743847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73067.936306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73055.686400                       # average overall mshr miss latency
system.l2.replacements                         361082                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       681963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           681963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       681963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       681963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              338                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          338                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           37                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            37                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            100351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                100351                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          244801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              244801                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20753038500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20753038500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.709256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.709256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84775.137765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84775.137765                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       244801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         244801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18305038500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18305038500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.709256                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.709256                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74775.178614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74775.178614                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86304000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86304000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.939212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.939212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78672.743847                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78672.743847                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68672.743847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68672.743847                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        335732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            335732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       147702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          147702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11851313500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11851313500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       483434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        483434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.305527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.305527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80238.002871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80238.002871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       147699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       147699                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10374126500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10374126500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.305521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.305521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70238.298838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70238.298838                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31916.504435                       # Cycle average of tags in use
system.l2.tags.total_refs                     1656500                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    393865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.205756                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.379847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       102.255049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31770.869539                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974014                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6257                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13646193                       # Number of tag accesses
system.l2.tags.data_accesses                 13646193                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12559968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12595072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7498496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7498496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          392499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              393596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       234328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             234328                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            368956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         132010078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             132379035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       368956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           368956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       78812067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78812067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       78812067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           368956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        132010078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            211191102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    191177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    392413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004301238500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11343                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1032786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180050                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      393597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     234328                       # Number of write requests accepted
system.mem_ctrls.readBursts                    393597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   234328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     87                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12114                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5154925250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1967550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12533237750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13099.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31849.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   262037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  103785                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                393597                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               234328                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  320967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       218818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.994927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.216179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.197283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       153623     70.21%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30612     13.99%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6549      2.99%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2654      1.21%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9999      4.57%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1139      0.52%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1052      0.48%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1624      0.74%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11566      5.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       218818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.689941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.161770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.274238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11265     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.10%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           61      0.54%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.851362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.818839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6726     59.30%     59.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      1.28%     60.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3929     34.64%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              525      4.63%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11343                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25184640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12233280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12595104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7498496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       264.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    132.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   95143991000                       # Total gap between requests
system.mem_ctrls.avgGap                     151521.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12557216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6116640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 368956.496088768414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 131981153.600439265370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64288231.034537501633                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       392500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       234328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30438750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12502799000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2271219881500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27747.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31854.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9692481.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            782244120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            415746045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1399325760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          498128940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7510286160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29258164410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11896845120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51760740555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.025224                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30589216750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3176940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61377851750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            780223500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            414668265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1410335640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          499647960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7510286160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29711645010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11514966720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51841773255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.876909                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29602398000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3176940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62364670500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13343082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13343082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13343082                       # number of overall hits
system.cpu.icache.overall_hits::total        13343082                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1168                       # number of overall misses
system.cpu.icache.overall_misses::total          1168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89992500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89992500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89992500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89992500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13344250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13344250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13344250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13344250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77048.373288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77048.373288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77048.373288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77048.373288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          345                       # number of writebacks
system.cpu.icache.writebacks::total               345                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88824500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88824500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76048.373288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76048.373288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76048.373288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76048.373288                       # average overall mshr miss latency
system.cpu.icache.replacements                    345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13343082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13343082                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89992500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89992500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13344250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13344250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77048.373288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77048.373288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88824500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88824500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76048.373288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76048.373288                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.682460                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13344250                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11424.871575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.682460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.609065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.609065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26689668                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26689668                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51159427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51159427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51159843                       # number of overall hits
system.cpu.dcache.overall_hits::total        51159843                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       944873                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         944873                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       952875                       # number of overall misses
system.cpu.dcache.overall_misses::total        952875                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44466615500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44466615500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44466615500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44466615500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52104300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52104300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52112718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52112718                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47060.944169                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47060.944169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46665.738423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46665.738423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.948718                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       681963                       # number of writebacks
system.cpu.dcache.writebacks::total            681963                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124275                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124275                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       820598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       820598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       828600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       828600                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37795517500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37795517500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38428177499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38428177499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015749                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015749                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46058.505505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46058.505505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46377.235698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46377.235698                       # average overall mshr miss latency
system.cpu.dcache.replacements                 826552                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40674840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40674840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       479342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        479342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16271552500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16271552500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41154182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41154182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33945.601470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33945.601470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       475431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       475431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15470095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15470095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32539.097156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32539.097156                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10484587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10484587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       465531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       465531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28195063000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28195063000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60565.382327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60565.382327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       120364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22325422000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22325422000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64680.059218                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64680.059218                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    632659999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    632659999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79062.734191                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79062.734191                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2016.886961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51988518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            828600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.742600                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2016.886961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105054188                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105054188                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95144008500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
