<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8"/>
 </head>
 <body>
  <h1>
   ESP32-C3 Series
  </h1>
  <p block-type="Text">
   Datasheet Version 2.1
  </p>
  <p block-type="Text">
   Ultra-Low-Power SoC with RISC-V Single-Core CPU 2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth® 5 (LE) Optional 4 MB flash in the chip's package QFN32 (5×5 mm) package
  </p>
  <p block-type="Text">
   Including:
  </p>
  <p block-type="Text">
   ESP32-C3 ESP32-C3FN4 – End of life ESP32-C3FH4 ESP32-C3FH4AZ – Not Recommended for New Designs (NRND) ESP32-C3FH4X – Recommended
  </p>
  <p>
   <img src="_page_0_Picture_5.jpeg"/>
  </p>
  <p block-type="Text">
   <span id="page-1-1">
   </span>
   <span id="page-1-0">
   </span>
   ESP32-C3 is an low-power and highly-integrated MCU-based solution that supports 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE).
  </p>
  <p block-type="Text">
   The functional block diagram of the SoC is shown below.
  </p>
  <p>
   <span id="page-1-2">
   </span>
   <img src="_page_1_Figure_3.jpeg"/>
  </p>
  <h4>
   Power consumption
  </h4>
  <p block-type="Text">
   Normal
  </p>
  <p block-type="Text">
   Low power consumption components capable of working in Deep-sleep mode
  </p>
  <h4>
   ESP32-C3 Functional Block Diagram
  </h4>
  <p block-type="Text">
   For more information on power consumption, see Section 4.1.3.6
   <i>
    Power Management Unit
   </i>
   .
  </p>
  <p block-type="Text">
   The ESP32-C3 chip series is a member of the ESP32-C3 chip series group. For more information about this chip series group, see ESP32-C3 Chip Series Group Overview.
  </p>
  <h2>
   Features
  </h2>
  <h2>
   <span id="page-2-0">
   </span>
   Wi-Fi
  </h2>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     IEEE 802.11b/g/n-compliant
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Supports 20 MHz, 40 MHz bandwidth in 2.4 GHz band
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     1T1R mode with data rate up to 150 Mbps
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Wi-Fi Multimedia (WMM)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     TX/RX A-MPDU, TX/RX A-MSDU
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Immediate Block ACK
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Fragmentation and defragmentation
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Transmit opportunity (TXOP)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Automatic Beacon monitoring (hardware TSF)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Four virtual Wi-Fi interfaces
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Simultaneous support for Infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
     <i>
      Note that when ESP32-C3 scans in Station mode, the SoftAP channel will change along with the Station channel
     </i>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Antenna diversity
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     802.11mc FTM
    </li>
   </ul>
  </p>
  <h2>
   Bluetooth®
  </h2>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Bluetooth LE: Bluetooth 5, Bluetooth mesh
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     High power mode (20 dBm)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Advertising extensions
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Multiple advertisement sets
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Channel selection algorithm #2
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna
    </li>
   </ul>
  </p>
  <h2>
   CPU and Memory
  </h2>
  <p block-type="ListGroup" class="has-continuation">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     32-bit RISC-V single-core processor, up to 160 MHz
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     CoreMark® score:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       1 core at 160 MHz: 483.27 CoreMark; 3.02 CoreMark/MHz
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     384 KB ROM
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     400 KB SRAM (16 KB for cache)
    </li>
   </ul>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     8 KB SRAM in RTC
    </li>
    <li block-type="ListItem">
     <span id="page-3-0">
     </span>
     <i>
      •
     </i>
     In-package flash (see details in Chapter 1
     <i>
      ESP32-C3 Series Comparison
     </i>
     )
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     SPI, Dual SPI, Quad SPI, and QPI interfaces that allow connection to multiple off-package flash
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     <a href="#page-67-0">
      Access to flash a
     </a>
     ccelerated by cache
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Supports flash in-Circuit Programming (ICP)
    </li>
   </ul>
  </p>
  <h3>
   Advanced Peripheral Interfaces
  </h3>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     22 or 16 programmable GPIOs
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Digital interfaces:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Three SPI
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Two UART
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       I2C
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       I2S
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Remote control peripheral, with 2 transmit channels and 2 receive channels
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       LED PWM controller, with up to 6 channels
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Full-speed USB Serial/JTAG controller
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       General DMA controller (GDMA), with 3 transmit channels and 3 receive channels
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       TWAI® controller compatible with ISO 11898-1 (CAN Specification 2.0)
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Analog interfaces:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Two 12-bit SAR ADCs, up to 6 channels
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Temperature sensor
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Timers:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Two 54-bit general-purpose timers
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Three digital watchdog timers
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Analog watchdog timer
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       52-bit system timer
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <h3>
   Power Management
  </h3>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Four power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Power consumption in Deep-sleep mode is 5
     <i>
      µ
     </i>
     A
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RTC memory remains powered on in Deep-sleep mode
    </li>
   </ul>
  </p>
  <h3>
   Security
  </h3>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Secure boot  permission control on accessing internal and external memory
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Flash encryption  memory encryption and decryption
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     4096-bit OTP, up to 1792 bits for users
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Cryptographic hardware acceleration:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       AES-128/256 (FIPS PUB 197)
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       SHA Accelerator (FIPS PUB 180-4)
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       RSA Accelerator
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Random Number Generator (RNG)
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       HMAC
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Digital signature
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <h3>
   RF Module
  </h3>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Antenna switches, RF balun, power amplifier, low-noise receive amplifier
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Up to +21 dBm of power for an 802.11b transmission
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Up to +20 dBm of power for an 802.11n transmission
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Up to -105 dBm of sensitivity for Bluetooth LE receiver (125 Kbps)
    </li>
   </ul>
  </p>
  <h2>
   Applications
  </h2>
  <p block-type="Text">
   <span id="page-4-0">
   </span>
   With low power consumption, ESP32-C3 is an ideal choice for IoT devices in the following areas:
  </p>
  <p block-type="ListGroup" class="has-continuation">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Smart Home
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Industrial Automation
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Health Care
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Consumer Electronics
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Smart Agriculture
    </li>
   </ul>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     POS Machines
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Service Robot
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Audio Devices
     <i>
      •
     </i>
     Generic Low-power IoT Sensor Hubs
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Generic Low-power IoT Data Loggers
    </li>
   </ul>
  </p>
  <h4>
   Note:
  </h4>
  <p block-type="Text">
   <span id="page-5-0">
   </span>
   Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp32-c3_datasheet_en.pdf
  </p>
  <p>
   <img src="_page_5_Picture_2.jpeg"/>
  </p>
  <h2>
   Contents
  </h2>
  <table>
   <tbody>
    <tr>
     <th colspan="3">
      Contents
      <br/>
      Product Overview
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      Features
     </th>
     <th>
      Applications
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      1
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      ESP32-C3 Series Comparison
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      1.1
      <br/>
      1.2
     </td>
     <td>
     </td>
     <td>
      Nomenclature
      <br/>
      Comparison
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
     </td>
     <td>
      Pins
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2.1
     </td>
     <td>
     </td>
     <td>
      Pin Layout
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      2.2
      <br/>
      2.3
     </td>
     <td>
     </td>
     <td>
      Pin Overview
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      IO Pins
      <br/>
      2.3.1
     </td>
     <td>
     </td>
     <td>
      IO MUX Functions
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2.3.2
     </td>
     <td>
     </td>
     <td>
      Analog Functions
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2.3.3
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td colspan="3">
      Restrictions for GPIOs
      <br/>
      2.3.4
      <br/>
      Peripheral Pin Assignment
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2.4
     </td>
     <td colspan="3">
      Analog Pins
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2.5
     </td>
     <td>
     </td>
     <td>
      Power Supply
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2.5.1
     </td>
     <td>
      Power Pins
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2.5.2
      <br/>
      2.5.3
     </td>
     <td>
     </td>
     <td>
      Power Scheme
      <br/>
      Chip Power-up and Reset
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2.6
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Pin Mapping Between Chip and Flash
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Boot Configurations
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3.1
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Chip Boot Mode Control
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3.2
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ROM Messages Printing Control
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4
     </td>
     <td colspan="5">
      Functional Description
     </td>
    </tr>
    <tr>
     <td>
      4.1
     </td>
     <td>
      System
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.1.1
     </td>
     <td>
     </td>
     <td>
      Microprocessor and Master
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="5">
     </td>
     <td>
     </td>
     <td>
      4.1.1.1
     </td>
     <td>
      High-Performance CPU
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.1.1.2
     </td>
     <td>
      GDMA Controller
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4.1.2
     </td>
     <td>
      4.1.2.1
     </td>
     <td>
      Memory Organization
      <br/>
      Internal Memory
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.1.2.2
     </td>
     <td>
      Off-package Flash
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.1.2.3
     </td>
     <td>
      Cache
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Contents
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.2.4
     </td>
     <td>
      eFuse Controller
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.1.3
     </td>
     <td>
     </td>
     <td>
      System Components
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.1
     </td>
     <td>
      IO MUX and GPIO Matrix
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.2
     </td>
     <td>
      Reset
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.3
     </td>
     <td>
      Clock
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.4
     </td>
     <td>
      Interrupt Matrix
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.5
     </td>
     <td>
      System Timer
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.6
     </td>
     <td>
      Power Management Unit
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.7
     </td>
     <td>
      Timer Group
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.8
     </td>
     <td>
      Watchdog Timers
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.9
      <br/>
      4.1.3.10
     </td>
     <td>
      Permission Control
      <br/>
      System Registers
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.3.11
     </td>
     <td>
      Debug Assistant
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.1.4
     </td>
     <td>
     </td>
     <td>
      Cryptography and Security Component
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.4.1
     </td>
     <td>
      AES Accelerator
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.4.2
     </td>
     <td>
      HMAC Accelerator
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.4.3
     </td>
     <td>
      RSA Accelerator
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.4.4
     </td>
     <td>
      SHA Accelerator
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.4.5
     </td>
     <td>
      Digital Signature
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.4.6
     </td>
     <td>
      External Memory Encryption and Decryption
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.1.4.7
     </td>
     <td>
      Random Number Generator
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4.2
     </td>
     <td>
      Peripherals
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.2.1
     </td>
     <td>
     </td>
     <td>
      Connectivity Interface
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.1.1
     </td>
     <td>
      UART Controller
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.1.2
     </td>
     <td>
      SPI Controller
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.1.3
     </td>
     <td>
      I2C Controller
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.1.4
     </td>
     <td>
      I2S Controller
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.1.5
      <br/>
      4.2.1.6
     </td>
     <td>
      USB Serial/JTAG Controller
      <br/>
      Two-wire Automotive Interface
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.1.7
     </td>
     <td>
      LED PWM Controller
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.1.8
     </td>
     <td>
      Remote Control Peripheral
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.2.2
     </td>
     <td>
     </td>
     <td>
      Analog Signal Processing
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.2.1
     </td>
     <td>
      SAR ADC
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.2.2.2
     </td>
     <td>
      Temperature Sensor
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4.3
     </td>
     <td>
     </td>
     <td>
      Wireless Communication
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.3.1
     </td>
     <td>
      Radio
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.3.1.1
     </td>
     <td>
      2.4 GHz Receiver
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.3.1.2
     </td>
     <td>
      2.4 GHz Transmitter
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.3.1.3
     </td>
     <td>
      Clock Generator
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
     </td>
     <td>
      4.3.2
     </td>
     <td>
      Wi-Fi
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      4.3.2.1
     </td>
     <td>
      Wi-Fi Radio and Baseband
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.3.2.2
     </td>
     <td>
      Wi-Fi MAC
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
     </td>
     <td colspan="2">
      4.3.2.3
      <br/>
      Networking Features
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4.3.3
     </td>
     <td>
      Bluetooth LE
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      4.3.3.1
     </td>
     <td>
      Bluetooth LE PHY
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Contents
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5
     </td>
     <td>
      Electrical Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5.1
     </td>
     <td>
      Absolute Maximum Ratings
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5.2
      <br/>
      5.3
     </td>
     <td>
      Recommended Operating Conditions
      <br/>
      VDD_SPI Output Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5.4
     </td>
     <td>
      DC Characteristics (3.3 V, 25 °C)
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5.5
     </td>
     <td>
      ADC Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5.6
     </td>
     <td>
      Current Consumption
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      5.6.1
      <br/>
      RF Current Consumption in Active Mode
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      5.6.2
      <br/>
      Current Consumption in Other Modes
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5.7
     </td>
     <td>
      Reliability
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6
     </td>
     <td>
      RF Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6.1
     </td>
     <td>
      Wi-Fi Radio
      <br/>
      6.1.1
      <br/>
      Wi-Fi RF Transmitter (TX) Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      6.1.2
      <br/>
      Wi-Fi RF Receiver (RX) Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6.2
     </td>
     <td>
      Bluetooth 5 (LE) Radio
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      6.2.1
      <br/>
      Bluetooth LE RF Transmitter (TX) Characteristics
      <br/>
      6.2.2
      <br/>
      Bluetooth LE RF Receiver (RX) Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      7
     </td>
     <td>
      Packaging
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Appendix A – ESP32-C3 Consolidated Pin Overview
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      ESP32-C3 Chip Series Group Overview
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Glossary
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Related Documentation and Resources
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   List of Tables
  </h2>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      List of Tables
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1-1
     </td>
     <td>
      ESP32-C3 Series Comparison
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-1
     </td>
     <td>
      Pin Overview
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-2
     </td>
     <td>
      Power-Up Glitches on Pins
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-3
     </td>
     <td>
      Peripheral Signals Routed via IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-4
     </td>
     <td>
      IO MUX Pin Functions
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-5
      <br/>
      2-6
     </td>
     <td>
      Analog Signals Routed to Analog Functions
      <br/>
      Analog Functions
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-7
     </td>
     <td>
      Peripheral Pin Assignment
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-8
     </td>
     <td>
      Analog Pins
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-9
     </td>
     <td>
      Power Pins
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2-10 Voltage Regulators
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-11
     </td>
     <td>
      Description of Timing Parameters for Power-up and Reset
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2-12 Pin Mapping Between Chip and In-package Flash
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3-1
     </td>
     <td>
      Default Configuration of Strapping Pins
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3-2
     </td>
     <td>
      Description of Timing Parameters for the Strapping Pins
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3-3
     </td>
     <td>
      Chip Boot Mode Control
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3-4
     </td>
     <td>
      UART0 ROM Message Printing Control
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3-5
     </td>
     <td>
      USB Serial/JTAG ROM Message Printing Control
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4-1
     </td>
     <td>
      Components and Power Domains
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-1
     </td>
     <td>
      Absolute Maximum Ratings
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-2
     </td>
     <td>
      Recommended Operating Conditions
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-3
     </td>
     <td>
      VDD_SPI Internal and Output Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-4
      <br/>
      5-5
     </td>
     <td>
      DC Characteristics (3.3 V, 25 °C)
      <br/>
      ADC Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-6
     </td>
     <td>
      ADC Calibration Results
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-7
     </td>
     <td>
      Wi-Fi Current Consumption Depending on RF Modes
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-8
     </td>
     <td>
      Current Consumption in Modem-sleep Mode
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5-9
     </td>
     <td>
      Current Consumption in Low-Power Modes
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      5-10 Reliability Qualifications
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-1
     </td>
     <td>
      Wi-Fi Frequency
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-2
     </td>
     <td>
      TX Power with Spectral Mask and EVM Meeting 802.11 Standards
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-3
     </td>
     <td>
      TX EVM Test
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-4
     </td>
     <td>
      RX Sensitivity
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-5
     </td>
     <td>
      Maximum RX Level
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-6
     </td>
     <td>
      RX Adjacent Channel Rejection
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-7
     </td>
     <td>
      Bluetooth LE Frequency
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-8
     </td>
     <td>
      Transmitter Characteristics - Bluetooth LE 1 Mbps
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-9
     </td>
     <td>
      Transmitter Characteristics - Bluetooth LE 2 Mbps
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      6-10 Transmitter Characteristics - Bluetooth LE 125 Kbps
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6-11
     </td>
     <td>
      Transmitter Characteristics - Bluetooth LE 500 Kbps
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      6-12 Receiver Characteristics - Bluetooth LE 1 Mbps
      <br/>
      6-13 Receiver Characteristics - Bluetooth LE 2 Mbps
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   List of Figures
  </h2>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      ESP32-C3 Series Nomenclature
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      ESP32-C3、ESP32-C3FH4, and ESP32-C3FN4 Pin Layout (Top View)
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2-2
      <br/>
      2-3
      <br/>
      2-4
     </td>
     <td>
      List of Figures
      <br/>
      ESP32-C3FH4X and ESP32-C3FH4AZ Pin Layout (Top View)
      <br/>
      ESP32-C3 Power Scheme
      <br/>
      Visualization of Timing Parameters for Power-up and Reset
      <br/>
      Visualization of Timing Parameters for the Strapping Pins
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   1 ESP32-C3 Series Comparison
  </h2>
  <h2>
   <span id="page-11-1">
   </span>
   <span id="page-11-0">
   </span>
   1.1 Nomenclature
  </h2>
  <p>
   <span id="page-11-3">
   </span>
   <img src="_page_11_Figure_2.jpeg"/>
  </p>
  <p>
   Figure 1-1. ESP32-C3 Series Nomenclature
  </p>
  <h2>
   1.2 Comparison
  </h2>
  <p>
  </p>
  <span id="page-11-2">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 1-1. ESP32-C3 Series Comparison
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Ordering Code 1
     </td>
     <td>
      In-Package Flash 6
     </td>
     <td>
      Ambient Temp. 2
      <br/>
      (°C)
     </td>
     <td>
      Package (mm)
     </td>
     <td>
      GPIO No. 4
     </td>
     <td>
      Chip Revision 5
     </td>
    </tr>
    <tr>
     <td>
      ESP32-C3 3
     </td>
     <td>
      —
     </td>
     <td>
      –40 ∼ 105
     </td>
     <td>
      QFN32 (5*5)
     </td>
     <td>
      22
     </td>
     <td>
      v0.4
     </td>
    </tr>
    <tr>
     <td>
      ESP32-C3FN4 (End of life)
     </td>
     <td>
      4 MB
     </td>
     <td>
      –40 ∼ 85
     </td>
     <td>
      QFN32 (5*5)
     </td>
     <td>
      22
     </td>
     <td>
      v0.4
     </td>
    </tr>
    <tr>
     <td>
      ESP32-C3FH4
     </td>
     <td>
      4 MB
     </td>
     <td>
      –40 ∼ 105
     </td>
     <td>
      QFN32 (5*5)
     </td>
     <td>
      22
     </td>
     <td>
      v0.4
     </td>
    </tr>
    <tr>
     <td>
      ESP32-C3FH4AZ (NRND)
     </td>
     <td>
      4 MB
     </td>
     <td>
      –40 ∼ 105
     </td>
     <td>
      QFN32 (5*5)
     </td>
     <td>
      16
     </td>
     <td>
      v0.4
     </td>
    </tr>
    <tr>
     <td>
      ESP32-C3FH4X
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <sup>
    1
   </sup>
   For details on
   <a href="https://www.espressif.com/en/products/longevity-commitment?id=nrnd">
    chip mar
   </a>
   king and packing, see Section 7
   <i>
    Packaging
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   Ambient temperature specifies the recommended temperature range of the environment immediately outside an Espressif chip.
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <sup>
      3
     </sup>
     ESP32-C3 requires an SPI flash off the chip's packag
     <a href="#page-64-0">
      e. For details
     </a>
     about SPI modes, see Section 2.6
     <i>
      Pin Mapping Between Chip and Flash
     </i>
     .
    </li>
    <li block-type="ListItem">
     <sup>
      4
     </sup>
     SPI0/SPI1 pins for flash connection are not bonded for variants with 16 GPIOs.
    </li>
   </ul>
  </p>
  <p block-type="Text">
   <sup>
    5
   </sup>
   All chip revisions have the same SRAM size, but chip revision v1.1 (i.e. ESP32-C3FH4X) has aro
   <a href="#page-27-0">
    und 10 KB more
   </a>
   <a href="#page-27-0">
    available space for users
   </a>
   than chip revision v0.4. Chip revision v1.1 depends on specific ESP-IDF versions, as detailed in Compatibility Advisory for ESP32-C3 Chip Revision v1.1. For how to identify chip revisions, please refer to
   <i>
    ESP32-C3 Series SoC Errata
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    6
   </sup>
   For information about in-package flash, see also Section 4.1.2.1
   <i>
    Internal Memory
   </i>
   . By default, the SPI flash on the chip opera
   <a href="https://www.espressif.com/sites/default/files/advisory_downloads/ar2024-009_en.pdf">
    tes at a maximum clock frequency of 80 MHz and does n
   </a>
   ot support the auto suspend feature. If you have a
   <a href="https://espressif.com/sites/default/files/documentation/esp32-c3_errata_en.pdf">
   </a>
   r
   <a href="https://espressif.com/sites/default/files/documentation/esp32-c3_errata_en.pdf">
    equirement for a higher flash
   </a>
   clock frequency of 120 MHz or if you need the flash auto suspend feature, please contact us.
  </p>
  <h2>
   2 Pins
  </h2>
  <h2>
   <span id="page-12-3">
   </span>
   <span id="page-12-0">
   </span>
   2.1 Pin Layout
  </h2>
  <p>
   <span id="page-12-2">
   </span>
   <span id="page-12-1">
   </span>
   <img src="_page_12_Figure_2.jpeg"/>
  </p>
  <p block-type="Text">
   Figure 2-1. ESP32-C3
   <b>
    、
   </b>
   ESP32-C3FH4, and ESP32-C3FN4 Pin Layout (Top View)
  </p>
  <p>
   <span id="page-13-0">
   </span>
   <img src="_page_13_Figure_0.jpeg"/>
  </p>
  <p>
   Figure 2-2. ESP32-C3FH4X and ESP32-C3FH4AZ Pin Layout (Top View)
  </p>
  <h2>
   <span id="page-14-1">
   </span>
   2.2 Pin Overview
  </h2>
  <p block-type="Text">
   <span id="page-14-0">
   </span>
   The ESP32-C3 chip integrates multiple peripherals that require communication with the outside world. To keep the chip package size reasonably small, the number of available pins has to be limited. So the only way to route all the incoming and outgoing signals is through pin multiplexing. Pin muxing is controlled via software programmable registers (see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   ).
  </p>
  <p block-type="Text">
   All in all, the ESP32-C3 chip has the following types of pins:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     IO pins with the followi
     <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomuxgpio-reg-summ">
      ng predefined sets of functions to choos
     </a>
     e from:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Each IO pin has predefined IO MUX functions  see Table 2-4
       <i>
        IO MUX Pin Functions
       </i>
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Some IO pins have predefined analog functions  see Table 2-6
       <i>
        Analog Functions
       </i>
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   <i>
    Predefined functions
   </i>
   means that each IO pin has a set of direc
   <a href="#page-17-3">
    t connections to certain sig
   </a>
   nals from on-chip peripherals. During run-time, the user can configure which peripheral signal from a predefined set to connect to a certain pin at a certain time via memory mapp
   <a href="#page-19-2">
    ed registers.
   </a>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Analog pins that have exclusively-dedicated analog functions  see Table 2-8
     <i>
      Analog Pins
     </i>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Power pins
     <a href="#page-67-2">
      that sup
     </a>
     ply power to the chip components and non-power pins  see Table 2-9
     <i>
      Power Pins
     </i>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   Table 2-1
   <i>
    Pin Overview
   </i>
   gives an overview of all the pins. For more information, s
   <a href="#page-23-1">
    ee the respectiv
   </a>
   e sections for each pin type below, or Appendix A – ESP32-C3 Consolidated Pin Overview.
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 2-1. Pin Overview
     </th>
     <th colspan="2">
     </th>
     <th colspan="2">
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Pin
     </td>
     <td>
      Pin
     </td>
     <td>
      Pin
     </td>
     <td>
      Pin Providing
     </td>
     <td>
     </td>
     <td>
      Pin Settings 5
     </td>
     <td>
     </td>
     <td>
      Pin Function Sets 1
     </td>
    </tr>
    <tr>
     <td>
      No.
     </td>
     <td>
      Name
     </td>
     <td>
      Type
     </td>
     <td>
      Power 2-4
     </td>
     <td>
      At Reset
     </td>
     <td>
      After Reset
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      1
     </td>
     <td>
      LNA_IN
     </td>
     <td>
      Analog
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      3
     </td>
     <td>
      VDD3P3
      <br/>
      VDD3P3
     </td>
     <td>
      Power
      <br/>
      Power
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4
     </td>
     <td>
      XTAL_32K_P
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      5
     </td>
     <td>
      XTAL_32K_N
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      6
     </td>
     <td>
      GPIO2
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
      IE
     </td>
     <td>
      IE
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      7
     </td>
     <td>
      CHIP_EN
     </td>
     <td>
      Analog
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      8
     </td>
     <td>
      GPIO3
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
      IE
     </td>
     <td>
      IE
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      9
     </td>
     <td>
      MTMS
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
     </td>
     <td>
      IE
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      10
     </td>
     <td>
      MTDI
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
     </td>
     <td>
      IE
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      11
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
      Power
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      12
     </td>
     <td>
      MTCK
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
      IE 6
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      13
     </td>
     <td>
      MTDO
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
      IE
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      14
     </td>
     <td>
      GPIO8
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
      IE
     </td>
     <td>
      IE
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      15
     </td>
     <td>
      GPIO9
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      16
     </td>
     <td>
      GPIO10
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
      IE
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      17
     </td>
     <td>
      VDD3P3_CPU
      <br/>
      VDD_SPI 8
     </td>
     <td>
      Power
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      18
      <br/>
      19
     </td>
     <td>
      9
      <br/>
      SPIHD
     </td>
     <td>
      Power
      <br/>
      IO
     </td>
     <td>
      VDD3P3_CPU
      <br/>
      VDD_SPI / VDD3P3_CPU
     </td>
     <td>
      WPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
      <br/>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      20
     </td>
     <td>
      SPIWP
     </td>
     <td>
      IO
     </td>
     <td>
      VDD_SPI / VDD3P3_CPU
     </td>
     <td>
      WPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 2-1. Pin Overview
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Table 2-1 - cont'd from previous page
     </th>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Table 2-1 – cont'd from previous page
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Pin
     </td>
     <td>
      Pin
     </td>
     <td>
     </td>
     <td>
      Pin
     </td>
     <td>
      Pin Providing
     </td>
     <td>
     </td>
     <td>
      Pin Settings 5
     </td>
     <td>
     </td>
     <td>
      Pin Function Sets 1
     </td>
    </tr>
    <tr>
     <td>
      No.
     </td>
     <td>
      Name
     </td>
     <td>
      9
     </td>
     <td>
      Type
     </td>
     <td>
      Power 2-4
     </td>
     <td>
      At Reset
     </td>
     <td>
      After Reset
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      21
     </td>
     <td>
      SPICS0
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD_SPI / VDD3P3_CPU
     </td>
     <td>
      WPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      22
     </td>
     <td>
      SPICLK
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD_SPI / VDD3P3_CPU
     </td>
     <td>
      WPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      23
     </td>
     <td>
      SPID
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD_SPI / VDD3P3_CPU
     </td>
     <td>
      WPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      24
     </td>
     <td>
      SPIQ
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD_SPI / VDD3P3_CPU
     </td>
     <td>
      WPU
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      25
     </td>
     <td>
      GPIO18
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      26
     </td>
     <td>
      GPIO19
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
      USB_PU
     </td>
     <td>
      IO MUX
     </td>
     <td>
      Analog
     </td>
    </tr>
    <tr>
     <td>
      27
     </td>
     <td>
      U0RXD
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
      IE, WPU
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      28
     </td>
     <td>
      U0TXD
     </td>
     <td>
     </td>
     <td>
      IO
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
      WPU 7
     </td>
     <td>
      IO MUX
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      29
      <br/>
      30
     </td>
     <td>
      XTAL_N
      <br/>
      XTAL_P
     </td>
     <td>
     </td>
     <td>
      Analog
      <br/>
      Analog
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      31
     </td>
     <td>
      VDDA
     </td>
     <td>
     </td>
     <td>
      Power
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   1. Bold marks the pin function set in which a pin has its default function in the default boot mode. See Section 3.1
   <i>
    Chip Boot Mode Control
   </i>
   .
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     2. In column Pin Providing Power, regarding pins powered by VDD_SPI:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       Power actually comes from the internal power rail supplying power to VDD_SPI. For details, see Section
       <a href="#page-29-0">
        2
       </a>
       .5.2
       <i>
        <a href="#page-29-0">
         Power
        </a>
        <a href="#page-29-0">
         S
        </a>
        cheme
       </i>
       .
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     3. In column Pin Providing Power, regarding pins powered by VDD3P3_CPU / VDD_SPI:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       Pin Providing Power (either VDD3P3_CPU or VDD_SPI) can be configured via a register, see
       <i>
        <a href="#page-24-2">
         ESP32-C
        </a>
        3 Technical Reference Manual
       </i>
       &gt; Chapter
       <i>
        IO MUX and GPIO Matrix
       </i>
       .
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     4. The default drive strength for each pin is as follows:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       GPIO2, GPIO3, MTMS, and MTDI: 10 mA
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomuxgpio">
        GPIO18, GPIO19: 40 mA
       </a>
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       All other pins: 20 mA
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     5. Column Pin Settings shows predefined settings at reset and after reset with the following abbreviations:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       IE  input enabled
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       WPU  internal weak pull-up resistor enabled
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       WPD  internal weak pull-down resistor enabled
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       USB_PU  USB pull-up resistor enabled
       <ul>
        <li block-type="ListItem" class="list-indent-2">
         By default, the USB function is enabled for USB pins (i.e., GPIO18 and GPIO19), and the pin pull-up is decided by the USB pull-up resistor. The USB pull-up resistor is controlled by USB_SERIAL_JTAG_DP/DM_PULLUP and the pull-up value is controlled by USB_SERIAL_JTAG_PULLUP_VALUE. For details, see
         <i>
          ESP32-C3 Technical Reference Manual
         </i>
         &gt; Chapter
         <i>
          USB Serial/JTAG Controller
         </i>
         ).
        </li>
       </ul>
       <ul>
        <li block-type="ListItem" class="list-indent-2">
         When the USB function is disabled, USB pins are used as regular GPIOs and the pin's internal weak pull-up and pull-down resistors are disabled by default (configurable by IO_MUX_FUN_ WPU/WPD). For details, see
         <i>
          ESP32-C3 Technical Reference Manual
         </i>
         &gt; Chapter
         <i>
          <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#usbserialjtag">
           IO MUX and GPIO Matrix
          </a>
         </i>
         .
        </li>
       </ul>
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     6. Depends on the value of EFUSE_DIS_PAD_JTAG
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       0  default value. Input enabled, and internal weak pull-up resistor enabled (IE &amp; WPU)
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       1  input enabled (IE)
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     7. Output enabled
    </li>
    <li block-type="ListItem">
     8. By default VDD_SPI is the power supply pin for in-package and off-package flash. It can be reconfigured as a GPIO pin, if the chip is connected to an off-package flash, and this flash is powered by an external power supply. For details about reconfiguration, please refer to
     <i>
      ESP32-C3 Technical Reference Manual
     </i>
     &gt; Chapter
     <i>
      IO MUX and GPIO Matrix
     </i>
     .
    </li>
    <li block-type="ListItem">
     9. For ESP32-C3FH4AZ and ESP32-C3FH4X, pins within the frame (namely pin 19
     <i>
      ∼
     </i>
     pin 24) are not bonded, and are labelled as "not connected".
    </li>
   </ul>
  </p>
  <p>
   Table 2-2. Power-Up Glitches on Pins
  </p>
  <span id="page-16-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 2-2. Power-Up Glitches on Pins
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Pin
     </td>
     <td>
      Glitch 1
     </td>
     <td>
      Typical Time Period(ns)
     </td>
    </tr>
    <tr>
     <td>
      MTCK
     </td>
     <td>
      Low-level glitch
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      MTDO
      <br/>
      GPIO10
     </td>
     <td>
      Low-level glitch
      <br/>
      Low-level glitch
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <sup>
    1
   </sup>
   Low-level glitch: the pin is at a low level output status during the time period;
  </p>
  <p block-type="Text">
   High-level glitch: the pin is at a high level output status during the time period;
  </p>
  <p block-type="Text">
   Pull-down glitch: the pin is at an internal weak pulled-down status during the time period;
  </p>
  <p block-type="Text">
   Pull-up glitch: the pin is at an internal weak pulled-up status during the time period.
  </p>
  <p block-type="Text">
   Please refer to Table 5-4 for detailed parameters about low/high-level and pull-down/up.
  </p>
  <h2>
   <span id="page-17-4">
   </span>
   2.3 IO Pins
  </h2>
  <h2>
   2.3.1 IO MUX Functions
  </h2>
  <p block-type="Text">
   <span id="page-17-1">
   </span>
   <span id="page-17-0">
   </span>
   The IO MUX allows multiple input/output signals to be connected to a single input/output pin. Each IO pin of ESP32-C3 can be connected to one of the three signals (IO MUX functions, i.e., F0-F2), as listed in Table 2-4
   <i>
    IO MUX Pin Functions
   </i>
   .
  </p>
  <p block-type="Text">
   Among the three sets of signals:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     <a href="#page-17-3">
      Some are routed
     </a>
     via the GPIO Matrix (GPIO0, GPIO1, etc.), which incorporates internal signal routing circuitry for mapping signals programmatically. It gives the pin access to almost any peripheral signals. However, the flexibility of programmatic mapping comes at a cost as it might affect the latency of routed signals. For details about connecting to peripheral signals via GPIO Matrix, see
     <i>
      ESP32-C3 Technical Reference Manual
     </i>
     &gt; Chapter
     <i>
      IO MUX and GPIO Matrix
     </i>
     .
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Some are directly routed from certain peripherals (U0TXD, MTCK, etc.), including UART0, JTAG, SPI0/1, and SPI2 - see Table 2-3
     <i>
      Peripheral Signals Routed via IO MUX
     </i>
     .
    </li>
   </ul>
  </p>
  <span id="page-17-2">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 2-3. Peripheral Signals Routed via IO MUX
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td colspan="2" rowspan="2">
      Description
     </td>
    </tr>
    <tr>
     <td>
      Pin Function
     </td>
     <td>
      Signal
     </td>
    </tr>
    <tr>
     <td>
      U0TXD
     </td>
     <td>
      Transmit data
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      U0RXD
     </td>
     <td>
      Receive data
     </td>
     <td colspan="3">
      UART0 interface
     </td>
    </tr>
    <tr>
     <td>
      MTCK
     </td>
     <td>
      Test clock
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      MTDO
     </td>
     <td>
      Test Data Out
     </td>
     <td>
      JTAG interface for debugging
     </td>
    </tr>
    <tr>
     <td>
      MTDI
     </td>
     <td>
      Test Data In
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      MTMS
     </td>
     <td>
      Test Mode Select
     </td>
     <td colspan="3">
     </td>
    </tr>
    <tr>
     <td>
      SPIQ
     </td>
     <td>
      Data out
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      SPID
     </td>
     <td>
      Data in
     </td>
     <td colspan="2">
      3.3 V SPI0/1 interface for connection to in-package or off-package flash
     </td>
    </tr>
    <tr>
     <td>
      SPIHD
     </td>
     <td>
      Hold
     </td>
     <td>
      via the SPI bus. It supports 1-, 2-, 4-line SPI modes. See also Section
     </td>
    </tr>
    <tr>
     <td>
      SPIWP
      <br/>
      SPICLK
     </td>
     <td>
      Write protect
      <br/>
      Clock
     </td>
     <td>
      2.6 Pin Mapping Between Chip and Flash
     </td>
    </tr>
    <tr>
     <td>
      SPICS…
     </td>
     <td>
      Chip select
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      FSPIQ
     </td>
     <td>
      Data out
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      FSPID
     </td>
     <td>
      Data in
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      FSPIHD
     </td>
     <td>
      Hold
     </td>
     <td>
      SPI2 interface for fast SPI connection. It supports 1-, 2-, 4-line SPI
     </td>
    </tr>
    <tr>
     <td>
      FSPIWP
     </td>
     <td>
      Write protect
     </td>
     <td>
      modes
     </td>
    </tr>
    <tr>
     <td>
      FSPICLK
     </td>
     <td>
      Clock
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 2-3. Peripheral Signals Routed via IO MUX
  </h4>
  <p block-type="Text">
   <span id="page-17-3">
   </span>
   Table 2-4
   <i>
    IO MUX Pin Functions
   </i>
   shows the IO MUX functions of IO pins.
  </p>
  <h4>
   Table 2-4. IO MUX Pin Functions
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th colspan="6">
      IO MUX Function 1, 2, 3
     </th>
    </tr>
    <tr>
     <td>
      Pin
      <br/>
      No.
     </td>
     <td>
      IO MUX /
      <br/>
      GPIO
      <br/>
      Name 2
     </td>
     <td>
      F0
     </td>
     <td colspan="2">
      Type 3
      <br/>
      F1
     </td>
     <td>
      Type
     </td>
     <td>
      F2
     </td>
     <td>
      Type
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th colspan="8">
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 2-4 – cont'd from previous page
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Pin
     </td>
     <td>
      IO MUX /
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      IO MUX Function 1, 2, 3
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      No.
     </td>
     <td>
      GPIO
     </td>
     <td>
      F0
     </td>
     <td>
      Type 3
     </td>
     <td>
      F1
     </td>
     <td>
      Type
     </td>
     <td>
      F2
     </td>
     <td>
      Type
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Name 2
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO1
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      6
     </td>
     <td>
      GPIO2
     </td>
     <td>
      GPIO2
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO2
     </td>
     <td>
      I/O/T
     </td>
     <td>
      FSPIQ
     </td>
     <td>
      I1/O/T
     </td>
    </tr>
    <tr>
     <td>
      8
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO3
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      9
     </td>
     <td>
      GPIO4
     </td>
     <td>
      MTMS
     </td>
     <td>
      I1
     </td>
     <td>
      GPIO4
     </td>
     <td>
      I/O/T
     </td>
     <td>
      FSPIHD
     </td>
     <td>
      I1/O/T
     </td>
    </tr>
    <tr>
     <td>
      10
     </td>
     <td>
      GPIO5
     </td>
     <td>
      MTDI
     </td>
     <td>
      I1
     </td>
     <td>
      GPIO5
     </td>
     <td>
      I/O/T
     </td>
     <td>
      FSPIWP
     </td>
     <td>
      I1/O/T
     </td>
    </tr>
    <tr>
     <td>
      12
      <br/>
      13
     </td>
     <td>
      GPIO6
      <br/>
      GPIO7
     </td>
     <td>
      MTCK
      <br/>
      MTDO
     </td>
     <td>
      I1
      <br/>
      O/T
     </td>
     <td>
      GPIO6
      <br/>
      GPIO7
     </td>
     <td>
      I/O/T
      <br/>
      I/O/T
     </td>
     <td>
      FSPICLK
      <br/>
      FSPID
     </td>
     <td>
      I1/O/T
      <br/>
      I1/O/T
     </td>
    </tr>
    <tr>
     <td>
      14
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO8
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      15
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO9
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      16
     </td>
     <td>
      GPIO10
     </td>
     <td>
      GPIO10
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO10
     </td>
     <td>
      I/O/T
     </td>
     <td>
      FSPICS0
     </td>
     <td>
      I1/O/T
     </td>
    </tr>
    <tr>
     <td>
      18
     </td>
     <td>
      GPIO11
     </td>
     <td>
      GPIO11
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO11
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      19
     </td>
     <td>
      GPIO12
     </td>
     <td>
      SPIHD
     </td>
     <td>
      I1/O/T
     </td>
     <td>
      GPIO12
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      20
     </td>
     <td>
      GPIO13
     </td>
     <td>
      SPIWP
     </td>
     <td>
      I1/O/T
     </td>
     <td>
      GPIO13
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      21
     </td>
     <td>
      GPIO14
     </td>
     <td>
      SPICS0
     </td>
     <td>
      O/T
     </td>
     <td>
      GPIO14
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      22
     </td>
     <td>
      GPIO15
     </td>
     <td>
      SPICLK
     </td>
     <td>
      O/T
     </td>
     <td>
      GPIO15
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      23
     </td>
     <td>
      GPIO16
     </td>
     <td>
      SPID
     </td>
     <td>
      I1/O/T
     </td>
     <td>
      GPIO16
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      24
     </td>
     <td>
      GPIO17
     </td>
     <td>
      SPIQ
     </td>
     <td>
      I1/O/T
     </td>
     <td>
      GPIO17
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      25
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO18
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      26
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      I/O/T
     </td>
     <td>
      GPIO19
     </td>
     <td>
      I/O/T
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 2-4 – cont'd from previous page
  </p>
  <p block-type="Text">
   <sup>
    1
   </sup>
   Bold marks the default pin functions in the default boot mode. See Section 3.1
   <i>
    Chip Boot Mode Control
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   Regarding highlighted cells, see Section 2.3.3
   <i>
    Restrictions for GPIOs
   </i>
   .
  </p>
  <p block-type="Text">
   3 Each IO MUX function (F
   <i>
    n
   </i>
   ,
   <i>
    n
   </i>
   = 0 ~ 2) is associated with a
   <i>
    type
   </i>
   . The description
   <a href="#page-29-0">
    of
   </a>
   <i>
    type
   </i>
   <a href="#page-29-0">
    is as follows:
   </a>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     I  input. O  output. T  high imped
     <a href="#page-20-0">
      ance.
     </a>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     I1  input; if the pin is assigned a function
     <a href="#page-20-0">
      other than F
     </a>
     <i>
      n
     </i>
     , the input signal of F
     <i>
      n
     </i>
     is always 1.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     I0  input; if the pin is assigned a function other than F
     <i>
      n
     </i>
     , the input signal of F
     <i>
      n
     </i>
     is always 0.
    </li>
   </ul>
  </p>
  <h3>
   2.3.2 Analog Functions
  </h3>
  <p block-type="Text">
   <span id="page-19-0">
   </span>
   Some IO pins also have analog functions, for analog peripherals (such as ADC) in any power mode. Internal analog signals are routed to these analog functions, see Table 2-5
   <i>
    Analog Signals Routed to Analog Functions
   </i>
   .
  </p>
  <span id="page-19-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      Table 2-5. Analog Signals Routed to Analog Functions
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td colspan="5">
     </td>
    </tr>
    <tr>
     <td>
      Pin Function
     </td>
     <td>
      Signal
     </td>
     <td>
      Description
     </td>
    </tr>
    <tr>
     <td>
      ADC…_CH…
     </td>
     <td>
      ADC1/2 channel … signal
     </td>
     <td>
      ADC1/2 interface
     </td>
    </tr>
    <tr>
     <td>
      USB_D-
      <br/>
      USB_D+
     </td>
     <td>
      Data -
      <br/>
      Data +
     </td>
     <td>
      USB Serial/JTAG function
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 2-5. Analog Signals Routed
   <a href="#page-19-1">
   </a>
   t
   <a href="#page-19-1">
    o Analog Functions
   </a>
  </p>
  <p block-type="Text">
   <span id="page-19-2">
   </span>
   Table 2-6
   <i>
    Analog Functions
   </i>
   shows the analog functions of IO pins.
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th colspan="6">
      Table 2-6. Analog Functions
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Pin
     </td>
     <td>
      Analog IO
     </td>
     <td>
     </td>
     <td>
      Analog Function 2
     </td>
    </tr>
    <tr>
     <td>
      No.
     </td>
     <td>
      Name 1, 2
     </td>
     <td>
      F0
     </td>
     <td>
      F1
     </td>
    </tr>
    <tr>
     <td>
      4
     </td>
     <td>
      GPIO0
     </td>
     <td>
      XTAL_32K_P
     </td>
     <td>
      ADC1_CH0
     </td>
    </tr>
    <tr>
     <td>
      5
     </td>
     <td>
      GPIO1
     </td>
     <td>
      XTAL_32K_N
     </td>
     <td>
      ADC1_CH1
     </td>
    </tr>
    <tr>
     <td>
      6
     </td>
     <td>
      GPIO2
     </td>
     <td>
     </td>
     <td>
      ADC1_CH2
     </td>
    </tr>
    <tr>
     <td>
      8
     </td>
     <td>
      GPIO3
     </td>
     <td>
     </td>
     <td>
      ADC1_CH3
     </td>
    </tr>
    <tr>
     <td>
      9
     </td>
     <td>
      GPIO4
     </td>
     <td>
     </td>
     <td>
      ADC1_CH4
     </td>
    </tr>
    <tr>
     <td>
      10
     </td>
     <td>
      GPIO5
     </td>
     <td>
     </td>
     <td>
      ADC2_CH0
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 2-6. Analog Functions
  </p>
  <p block-type="Text">
   <sup>
    1
   </sup>
   Bold marks the default pin functions in the default boot mode. See Section 3.1
   <i>
    Chip Boot Mode Control
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   Regarding highlighted cells, see Section 2.3.3
   <i>
    Restrictions for GPIOs
   </i>
   .
  </p>
  <h2>
   2.3.3 Restrictions for GPIOs
  </h2>
  <p block-type="Text">
   <span id="page-20-0">
   </span>
   All IO pins of ESP32-C3 have GPIO pin functions. However, the IO pins are multiplexed and can be configured for different purposes based on the requirements. Some IOs have restrictions for usage. It is essential to consider the multiplexed nature and the limitations when using these IO pins.
  </p>
  <p block-type="Text">
   In tables of this section, the following pin functions are highlighted in red or yellow . They are important pin functions, and the IO pins with these functions should be used with caution as GPIO / GPIO :
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     IO Pins  allocated for communication with in-package flash and NOT recommended for other uses. For details, see Section 2.6
     <i>
      Pin Mapping Between Chip and Flash
     </i>
     .
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     IO Pins  have one of the following important functions:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Strapping pins  n
       <a href="#page-27-0">
        eed to be at certain logic levels at startup.
       </a>
       See Section 3
       <i>
        Boot Configurations
       </i>
       .
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <h4>
   <span id="page-20-1">
   </span>
   Note:
  </h4>
  <p block-type="Text">
   Strapping pins are highlighted by pin name, instead of pin functions.
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     USB_D+/-  by default, connected to the USB Serial/JTAG Controller. To
     <a href="#page-28-0">
     </a>
     f
     <a href="#page-28-0">
      unction as GPIOs, thes
     </a>
     e pins need to be reconfigured.
    </li>
    <li block-type="ListItem">
     JTAG interface  often used for debugging. See Table 2-3
     <i>
      Peripheral Signals Routed via IO MUX
     </i>
     . To free these pins up, the pin functions USB_D+/- of the
     <i>
      ESP32-C3 Technical Reference Manual USB Serial/JTAG Controller
     </i>
     can be used instead.
    </li>
    <li block-type="ListItem">
     UART interface  often used for debugging. See Table
     <a href="#page-17-2">
      2-3
     </a>
     <i>
      <a href="#page-17-2">
       Peripheral Signals Routed via IO MUX
      </a>
     </i>
     .
    </li>
    <li block-type="ListItem">
     VDD_SPI  the power supply pin for flash by default, and
     <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#usbserialjtag">
      can only be used as a GPIO pin if the fla
     </a>
     sh is powered by an external power supply.
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For more information about assigning pins, please see Section 2.
   <a href="#page-17-2">
    3.4
   </a>
   <i>
    <a href="#page-17-2">
     Peripheral Pin Assignment
    </a>
   </i>
   and Appendix A – ESP32-C3 Consolidated Pin Overview.
  </p>
  <h2>
   2.3.4 Peripheral Pin Assignment
  </h2>
  <p block-type="Text">
   Pins that can be assigned to peripherals of the ESP32-C3 chip include:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <span id="page-21-0">
     </span>
     <i>
      •
     </i>
     Fixed pins directly connected to peripheral signals via IO MUX
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Any GPIO pins mapping to peripheral signals via GPIO Matrix
    </li>
   </ul>
  </p>
  <p block-type="Text">
   If a peripheral only support IO MUX, it can only be assigned to fixed pins. Such peripherals are USB Serial/JTAG, JTAG, LP UART, LP I2C, and ADC.
  </p>
  <p block-type="Text">
   If a peripheral support both IO MUX, and GPIO Matrix, it can use either fixed pins or any GPIO pins according to user needs.
  </p>
  <h4>
   Note:
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     For details about which peripheral signals are connected to IO MUX pins, please refer to Section 2.3.1
     <i>
      IO MUX Functions
     </i>
     .
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     For details about which peripheral signals can be assigned to GPIO pins, please refer to
     <i>
      ESP32-C3 Technical Reference Manual
     </i>
     &gt; Chapter IO MUX and GPIO Matrix &gt; Section Peripheral Si
     <a href="#page-17-1">
      gnal List.
     </a>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   Table 2-7
   <i>
    Peripheral Pin Assignment
   </i>
   highlight the pins that can be assigned to each peripheral interfaces accordi
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomuxgpio">
    ng to priorities:
   </a>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Priority 1 : Fixed IO MUX pins connected directly to peripheral signals.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     <a href="#page-22-0">
      Prio
     </a>
     rity 2
     <a href="#page-22-0">
      : GPIO Matrix pins w
     </a>
     ithout restrictions described in Section 2.3.3
     <i>
      Restrictions for GPIOs
     </i>
     .
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Priority 3 : GPIO Matrix pins with one of the following important functions, as described in Section 2.3.3
     <i>
      Restrictions for GPIOs
     </i>
     :
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       GPIO2, GPIO8, GPIO9 : Strapping pins.
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <a href="#page-20-0">
        GPIO18, GPIO19
       </a>
       : USB Serial/JTAG interface.
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       GPIO4, GPIO5, GPIO6, GPIO7 : JTAG interface.
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       GPIO20, GPIO21 : UART0 interface.
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       GPIO11 : The VDD_SPI pin. The power supply pin for flash by default, and can only be reconfigured as a GPIO pin if the flash is powered by an external power supply.
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Priority 4 : GPIO Matrix pins allocated for flash, as described in Section 2.3.3
     <i>
      Restrictions for GPIOs
     </i>
     .
    </li>
   </ul>
  </p>
  <h4>
   Table 2-7. Peripheral Pin Assignment
  </h4>
  <span id="page-22-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Table 2-7. Peripheral Pin Assignment
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      UART0 1 SPI0/1
     </td>
     <td>
      1 SPI2
     </td>
     <td>
      1
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Pin No.
     </td>
     <td>
      Pin Name
     </td>
     <td>
      USB Serial/JTAG JTAG
     </td>
     <td>
     </td>
     <td>
      ADC1
     </td>
     <td>
      ADC2
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      UART1
     </td>
     <td>
      I2C
     </td>
     <td>
      I2S
     </td>
     <td>
      TWAI
     </td>
     <td>
     </td>
     <td>
      LED PWM RMT
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      2
     </td>
     <td>
      LNA_IN
      <br/>
      VDD3P3
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3
     </td>
     <td>
      VDD3P3
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4
     </td>
     <td>
      XTAL_32K_P
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ADC1_CH0
     </td>
     <td>
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
     <td>
      GPIO0
     </td>
    </tr>
    <tr>
     <td>
      5
     </td>
     <td>
      XTAL_32K_N
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ADC1_CH1
     </td>
     <td>
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
     <td>
      GPIO1
     </td>
    </tr>
    <tr>
     <td>
      6
     </td>
     <td>
      GPIO2
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ADC1_CH2
     </td>
     <td>
     </td>
     <td>
      GPIO2
     </td>
     <td>
      GPIO2
     </td>
     <td>
      FSPIQ
     </td>
     <td>
      GPIO2
     </td>
     <td>
      GPIO2
     </td>
     <td>
      GPIO2
     </td>
     <td>
      GPIO2
     </td>
     <td>
      GPIO2
     </td>
     <td>
      GPIO2
     </td>
    </tr>
    <tr>
     <td>
      7
     </td>
     <td>
      CHIP_EN
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      8
     </td>
     <td>
      GPIO3
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ADC1_CH3
     </td>
     <td>
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
     <td>
      GPIO3
     </td>
    </tr>
    <tr>
     <td>
      9
     </td>
     <td>
      MTMS
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      MTMS ADC1_CH4
     </td>
     <td>
     </td>
     <td>
      GPIO4
     </td>
     <td>
      GPIO4
     </td>
     <td>
      FSPIHD
     </td>
     <td>
      GPIO4
     </td>
     <td>
      GPIO4
     </td>
     <td>
      GPIO4
     </td>
     <td>
      GPIO4
     </td>
     <td>
      GPIO4
     </td>
     <td>
      GPIO4
     </td>
    </tr>
    <tr>
     <td>
      10
     </td>
     <td>
      MTDI
     </td>
     <td>
     </td>
     <td>
      MTDI
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ADC2_CH0 GPIO5
     </td>
     <td>
      GPIO5
     </td>
     <td>
      FSPIWP
     </td>
     <td>
      GPIO5
     </td>
     <td>
      GPIO5
     </td>
     <td>
      GPIO5
     </td>
     <td>
      GPIO5
     </td>
     <td>
      GPIO5
     </td>
     <td>
      GPIO5
     </td>
    </tr>
    <tr>
     <td>
      11
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      12
     </td>
     <td>
      MTCK
     </td>
     <td>
     </td>
     <td>
      MTCK
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO6
     </td>
     <td>
      GPIO6
     </td>
     <td>
     </td>
     <td>
      FSPICLK GPIO6
     </td>
     <td>
      GPIO6
     </td>
     <td>
      GPIO6
     </td>
     <td>
      GPIO6
     </td>
     <td>
      GPIO6
     </td>
     <td>
      GPIO6
     </td>
    </tr>
    <tr>
     <td>
      13
     </td>
     <td>
      MTDO
     </td>
     <td>
     </td>
     <td>
      MTDO
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO7
     </td>
     <td>
      GPIO7
     </td>
     <td>
      FSPID
     </td>
     <td>
      GPIO7
     </td>
     <td>
      GPIO7
     </td>
     <td>
      GPIO7
     </td>
     <td>
      GPIO7
     </td>
     <td>
      GPIO7
     </td>
     <td>
      GPIO7
     </td>
    </tr>
    <tr>
     <td>
      14
     </td>
     <td>
      GPIO8
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO8
     </td>
    </tr>
    <tr>
     <td>
      15
     </td>
     <td>
      GPIO9
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
     <td>
      GPIO9
     </td>
    </tr>
    <tr>
     <td>
      16
     </td>
     <td>
      GPIO10
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO10
     </td>
     <td>
      GPIO10
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      FSPICS0 GPIO10 GPIO10 GPIO10 GPIO10 GPIO10
     </td>
     <td>
      GPIO10
     </td>
    </tr>
    <tr>
     <td>
      17
     </td>
     <td>
      VDD3P3_CPU
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      18
      <br/>
      19
     </td>
     <td>
      VDD_SPI
      <br/>
      SPIHD
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
     <td>
      GPIO11
      <br/>
      SPIHD
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
     <td>
      GPIO11
      <br/>
      GPIO12
     </td>
    </tr>
    <tr>
     <td>
      20
     </td>
     <td>
      SPIWP
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO13
     </td>
     <td>
      SPIWP
     </td>
     <td>
      GPIO13
     </td>
     <td>
      GPIO13
     </td>
     <td>
      GPIO13
     </td>
     <td>
      GPIO13
     </td>
     <td>
      GPIO13
     </td>
     <td>
      GPIO13
     </td>
     <td>
      GPIO13
     </td>
    </tr>
    <tr>
     <td>
      21
     </td>
     <td>
      SPICS0
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO14
     </td>
     <td>
      SPICS0
     </td>
     <td>
      GPIO14
     </td>
     <td>
      GPIO14
     </td>
     <td>
      GPIO14
     </td>
     <td>
      GPIO14
     </td>
     <td>
      GPIO14
     </td>
     <td>
      GPIO14
     </td>
     <td>
      GPIO14
     </td>
    </tr>
    <tr>
     <td>
      22
     </td>
     <td>
      SPICLK
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO15
     </td>
     <td>
      SPICLK
     </td>
     <td>
      GPIO15
     </td>
     <td>
      GPIO15
     </td>
     <td>
      GPIO15
     </td>
     <td>
      GPIO15
     </td>
     <td>
      GPIO15
     </td>
     <td>
      GPIO15
     </td>
     <td>
      GPIO15
     </td>
    </tr>
    <tr>
     <td>
      23
     </td>
     <td>
      SPID
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO16
     </td>
     <td>
      SPID
     </td>
     <td>
      GPIO16
     </td>
     <td>
      GPIO16
     </td>
     <td>
      GPIO16
     </td>
     <td>
      GPIO16
     </td>
     <td>
      GPIO16
     </td>
     <td>
      GPIO16
     </td>
     <td>
      GPIO16
     </td>
    </tr>
    <tr>
     <td>
      24
     </td>
     <td>
      SPIQ
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO17
     </td>
     <td>
      SPIQ
     </td>
     <td>
      GPIO17
     </td>
     <td>
      GPIO17
     </td>
     <td>
      GPIO17
     </td>
     <td>
      GPIO17
     </td>
     <td>
      GPIO17
     </td>
     <td>
      GPIO17
     </td>
     <td>
      GPIO17
     </td>
    </tr>
    <tr>
     <td>
      25
     </td>
     <td>
      GPIO18
     </td>
     <td>
      USB_D-
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
     <td>
      GPIO18
     </td>
    </tr>
    <tr>
     <td>
      26
     </td>
     <td>
      GPIO19
     </td>
     <td>
      USB_D+
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
     <td>
      GPIO19
     </td>
    </tr>
    <tr>
     <td>
      27
     </td>
     <td>
      U0RXD
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      U0RXD
     </td>
     <td>
      GPIO20
     </td>
     <td>
      GPIO20
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      GPIO20 GPIO20 GPIO20 GPIO20 GPIO20
     </td>
     <td>
      GPIO20
     </td>
    </tr>
    <tr>
     <td>
      28
     </td>
     <td>
      U0TXD
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      U0TXD
     </td>
     <td>
      GPIO21
     </td>
     <td>
      GPIO21
     </td>
     <td>
      GPIO21
     </td>
     <td>
      GPIO21
     </td>
     <td>
      GPIO21
     </td>
     <td>
      GPIO21
     </td>
     <td>
      GPIO21
     </td>
     <td>
      GPIO21
     </td>
    </tr>
    <tr>
     <td>
      29
     </td>
     <td>
      XTAL_N
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      30
     </td>
     <td>
      XTAL_P
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   For UART0, SPI0/1, and SPI2 interface, the signals routed to fixed pins via IO MUX can also be routed to any GPIO pins via GPIO Matrix.
  </p>
  <h2>
   2.4 Analog Pins
  </h2>
  <span id="page-23-1">
  </span>
  <span id="page-23-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 2-8. Analog Pins
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td colspan="2">
      Pin Pin
      <br/>
      Pin
     </td>
     <td>
      Pin
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      No. Name
     </td>
     <td>
     </td>
     <td>
      Type Function
     </td>
    </tr>
    <tr>
     <td>
      1
     </td>
     <td>
      LNA_IN
     </td>
     <td>
      I/O
     </td>
     <td>
      Low Noise Amplifier (RF LNA) input / output signals
     </td>
    </tr>
    <tr>
     <td>
      7
     </td>
     <td>
      CHIP_EN
     </td>
     <td>
      I
     </td>
     <td>
      High: on, enables the chip (powered up).
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Low: off, disables the chip (powered down).
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 2-8. Analog Pins
  </p>
  <h2>
   2.5 Power Supply
  </h2>
  <h3>
   2.5.1 Power Pins
  </h3>
  <p block-type="Text">
   <span id="page-24-3">
   </span>
   <span id="page-24-1">
   </span>
   <span id="page-24-0">
   </span>
   The chip is powered via the power pins described in Table 2-9
   <i>
    Power Pins
   </i>
   .
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th colspan="2">
      The chip is powered via the power pins described in Table 2-9 Power Pins.
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th colspan="2">
     </th>
     <th>
      Table 2-9. Power Pins
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Pin Pin
     </td>
     <td>
     </td>
     <td>
      Power Supply 1,2
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      No. Name
     </td>
     <td>
     </td>
     <td>
      Direction Power Domain / Other
     </td>
     <td>
      IO Pins 3
     </td>
    </tr>
    <tr>
     <td>
      2
     </td>
     <td>
      VDD3P3
     </td>
     <td>
      Input
     </td>
     <td>
      Analog power domain
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3
     </td>
     <td>
      VDD3P3
     </td>
     <td>
      Input
     </td>
     <td>
      Analog power domain
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      11
     </td>
     <td>
      VDD3P3_RTC
     </td>
     <td>
      Input
     </td>
     <td>
      RTC and part of Digital power domains RTC IO
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      17
     </td>
     <td>
      VDD3P3_CPU Input
     </td>
     <td>
      Input
     </td>
     <td>
      Digital power domain
      <br/>
      In-package flash (backup power line)
     </td>
     <td>
      Digital IO
     </td>
    </tr>
    <tr>
     <td>
      18
     </td>
     <td>
      VDD_SPI 4
     </td>
     <td>
      Output
     </td>
     <td>
      In-package and off-package flash
     </td>
     <td>
      SPI IO
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 2-9. Power Pins
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <sup>
    1
   </sup>
   See in conjunction with Section 2.5.2
   <i>
    Power Scheme
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   For recommended and maximum voltage and current, see Section 5.1
   <i>
    Absolute Maximum Ratings
   </i>
   and Section 5.2
   <i>
    Recommended Operating Conditions
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    3
   </sup>
   Digital IO pins are those powered by VDD3P3_CPU, and RTC IO p
   <a href="#page-52-1">
    ins are
   </a>
   <a href="#page-52-1">
    those powered by VDD3P
   </a>
   3_RTC and
   <a href="#page-52-2">
    so on, as shown in Figure
   </a>
   2-3
   <i>
    ESP32-
    <a href="#page-52-2">
     C3 Po
    </a>
    wer Scheme
   </i>
   . See also Table 2-1
   <i>
    Pin Overview
   </i>
   &gt; Column
   <i>
    Pin Providing Power
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    4
   </sup>
   To configure VDD_SPI as input or outp
   <a href="#page-25-1">
    ut, see
   </a>
   <i>
    <a href="#page-25-1">
     ESP32-C3 Technica
    </a>
    l Reference M
    <a href="#page-5-0">
     anua
    </a>
    l
   </i>
   <a href="#page-5-0">
    &gt; Chapter
   </a>
   <i>
    Low-power Management
   </i>
   .
  </p>
  <h2>
   2.5.2 Power
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#lowpowm">
    Scheme
   </a>
  </h2>
  <p block-type="Text">
   The power scheme is shown in Figure 2-3
   <i>
    ESP32-C3 Power Scheme
   </i>
   .
  </p>
  <p block-type="Text">
   <span id="page-24-4">
   </span>
   <span id="page-24-2">
   </span>
   The components on the chip are powered via voltage regulators.
  </p>
  <h4>
   <a href="#page-25-1">
    Table 2-10. Voltage Regulator
   </a>
   s
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Voltage Regulator Output Power Supply
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td colspan="2">
      Digital
      <br/>
      1.1 V
     </td>
     <td>
      Digital power domain
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   <span id="page-25-1">
   </span>
   <img src="_page_25_Figure_0.jpeg"/>
  </p>
  <p>
   <img src="_page_25_Figure_1.jpeg"/>
  </p>
  <h3>
   2.5.3 Chip Power-up and Reset
  </h3>
  <p block-type="Text">
   <span id="page-25-0">
   </span>
   Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_EN – the pin used for power-up and reset – is pulled high to activate the chip. For information on CHIP_EN as well as power-up and reset timing, see Figure 2-4 and Table 2-11.
  </p>
  <p>
   <span id="page-25-2">
   </span>
   <img src="_page_25_Figure_4.jpeg"/>
  </p>
  <p>
   <img src="_page_25_Figure_5.jpeg"/>
  </p>
  <span id="page-26-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td colspan="5">
      Table 2-11. Description of Timing Parameters for Power-up and Reset
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td colspan="5">
      Parameter Description
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td colspan="5">
      Time
      <br/>
      reserved
      <br/>
      for
      <br/>
      the
      <br/>
      power
      <br/>
      rails
      <br/>
      of
      <br/>
      VDDA,
      <br/>
      VDD3P3,
     </td>
    </tr>
    <tr>
     <td>
      tST BL
     </td>
     <td colspan="5">
      VDD3P3_RTC, and VDD3P3_CPU to stabilize before the CHIP_EN
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 2-11. Description of Timing Parameters for Power-up and Reset
  </p>
  <h2>
   2.6 Pin Mapping Between Chip and Flash
  </h2>
  <p block-type="Text">
   Table 2-12 lists the pin mapping between the chip and flash for all SPI modes.
  </p>
  <p block-type="Text">
   <span id="page-27-0">
   </span>
   For chip variants with in-package flash (see Table 1-1
   <i>
    ESP32-C3 Series Comparison
   </i>
   ), the pins allocated for communication with in-package flash can be identified depending on the SPI mode used.
  </p>
  <p block-type="Text">
   For o
   <a href="#page-27-1">
    ff-pac
   </a>
   kage flash, these are the recommended pin mappings.
  </p>
  <p block-type="Text">
   For more information on SPI controllers, see also
   <a href="#page-5-0">
    Sec
   </a>
   tion 4.2.1.2
   <i>
    <a href="#page-5-0">
     SPI Controller
    </a>
   </i>
   .
  </p>
  <h4>
   Notice:
  </h4>
  <p block-type="Text">
   <span id="page-27-1">
   </span>
   It is not recommended to use the pins connected to flash for
   <a href="#page-44-3">
    any other purposes.
   </a>
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 2-12. Pin Mapping Between Chip and In-package Flash
     </th>
    </tr>
    <tr>
     <td>
      Pin
     </td>
     <td>
      Pin
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Single SPI Dual SPI Quad SPI / QPI
     </td>
    </tr>
    <tr>
     <td>
      No.
     </td>
     <td>
      Name
     </td>
     <td>
      Flash
     </td>
     <td>
      Flash
     </td>
     <td>
      Flash
     </td>
    </tr>
    <tr>
     <td>
      22
     </td>
     <td>
      SPICLK
     </td>
     <td>
      CLK
     </td>
     <td>
      CLK
     </td>
     <td>
      CLK
     </td>
    </tr>
    <tr>
     <td>
      21
     </td>
     <td>
      SPICS0 1
     </td>
     <td>
      CS#
     </td>
     <td>
      CS#
     </td>
     <td>
      CS#
     </td>
    </tr>
    <tr>
     <td>
      23
     </td>
     <td>
      SPID
     </td>
     <td>
      DI
     </td>
     <td>
      DI
     </td>
     <td>
      DI
     </td>
    </tr>
    <tr>
     <td>
      24
     </td>
     <td>
      SPIQ
     </td>
     <td>
      DO
     </td>
     <td>
      DO
     </td>
     <td>
      DO
     </td>
    </tr>
   </tbody>
  </table>
  <p>
  </p>
  <p block-type="Text">
   <sup>
    1
   </sup>
   CS0 is for in-package flash
  </p>
  <h2>
   <span id="page-28-3">
   </span>
   3 Boot Configurations
  </h2>
  <p block-type="Text">
   <span id="page-28-0">
   </span>
   The chip allows for configuring the following boot parameters through strapping pins and eFuse parameters at power-up or a hardware reset, without microcontroller interaction.
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Chip boot mode
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Strapping pins: GPIO2, GPIO8, and GPIO9
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ROM message printing
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Strapping pin: GPIO8
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       eFuse parameters: EFUSE_UART_PRINT_CONTROL and EFUSE_USB_PRINT_CHANNEL
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   The default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    eFuse Controller
   </i>
   .
  </p>
  <p block-type="Text">
   The default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 3-1. Default Configuration of Strapping Pins
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      Strapping Pin Default Configuration Bit Value
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      GPIO2
     </th>
     <th>
      Floating
     </th>
     <th>
      –
     </th>
    </tr>
   </tbody>
  </table>
  <p>
  </p>
  <p block-type="Text">
   <span id="page-28-1">
   </span>
   To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32-C3 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.
  </p>
  <p block-type="Text">
   All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.
  </p>
  <p block-type="Text">
   The timing of signals connected to the strapping pins should adhere to the
   <i>
    setup time
   </i>
   and
   <i>
    hold time
   </i>
   specifications in Table 3-2 and Figure 3-1.
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 3-2. Description of Timing Parameters for the Strapping Pins
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <span id="page-28-2">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="2">
      tSU
     </td>
     <td>
      Parameter Description
     </td>
     <td>
      Min (ms)
     </td>
    </tr>
    <tr>
     <td colspan="2">
      Setup time is the time reserved for the power rails to stabilize be
     </td>
    </tr>
    <tr>
     <td rowspan="3">
      tH
     </td>
     <td>
      fore the CHIP_EN pin is pulled high to activate the chip.
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Hold time is the time reserved for the chip to read the strapping
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      pin values after CHIP_EN is already high and before these pins
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   <span id="page-29-4">
   </span>
   <span id="page-29-3">
   </span>
   <img src="_page_29_Figure_0.jpeg"/>
  </p>
  <p>
   Figure 3-1. Visualization of Timing Parameters for the Strapping Pins
  </p>
  <h2>
   3.1 Chip Boot Mode Control
  </h2>
  <p block-type="Text">
   <span id="page-29-2">
   </span>
   <span id="page-29-0">
   </span>
   GPIO2, GPIO8, and GPIO9 control the boot mode after the reset is released. See Table 3-3
   <i>
    Chip Boot Mode Control
   </i>
   .
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Table 3-3. Chip Boot Mode Control
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Boot Mode
     </td>
     <td>
      GPIO2 2
     </td>
     <td>
      GPIO8
     </td>
     <td>
      GPIO9
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 3-3. Chip Boot Mode Control
  </p>
  <p block-type="Text">
   <sup>
    1
   </sup>
   Bold marks the default value and configuration.
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <sup>
      2
     </sup>
     <a href="#page-67-3">
      GPIO2 actua
     </a>
     lly does not determine SPI Boot and Joint
     <a href="#page-67-4">
      Download Boot mode, b
     </a>
     ut it is recommended to pull this pin up due to glitches.
    </li>
    <li block-type="ListItem">
     <sup>
      3
     </sup>
     Joint Download Boot mode supports the following download methods:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       USB-Serial-JTAG Download Boot
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <i>
        •
       </i>
       UART Download Boot
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system.
  </p>
  <p block-type="Text">
   In Joint Download Boot mode, users can download binary files into flash using UART0 or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM.
  </p>
  <p block-type="Text">
   In addition to SPI Boot and Joint Download Boot modes, ESP32-C3 also supports SPI Download Boot mode. For details, please see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Chip Boot Control
   </i>
   .
  </p>
  <h2>
   3.2 ROM Messages Printing Control
  </h2>
  <p block-type="Text">
   <span id="page-29-1">
   </span>
   During the boot proce
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#bootctrl">
    ss, the messages by the ROM code can
   </a>
   be printed to:
  </p>
  <p block-type="Text">
   <i>
    •
   </i>
   (Default) UART0 and USB Serial/JTAG controller
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     UART0
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     USB Serial/JTAG controller
    </li>
   </ul>
  </p>
  <p block-type="Text">
   <span id="page-30-0">
   </span>
   EFUSE_UART_PRINT_CONTROL and GPIO8 control ROM messages printing to UART0 as shown in Table 3-4
   <i>
    UART0 ROM Message Printing Control
   </i>
   .
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 3-4. UART0 ROM Message Printing Control
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      UART0 ROM Code Printing EFUSE_UART_PRINT_CONTROL
     </td>
     <td>
      GPIO8
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      0
     </td>
     <td>
      Ignored
     </td>
    </tr>
    <tr>
     <td>
      Enabled
     </td>
     <td>
      1
     </td>
     <td>
      0
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2
     </td>
     <td>
      1
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 3-4. UART0 ROM Message Printing Control
  </p>
  <p block-type="Text">
   <sup>
    1
   </sup>
   Bold marks the default value and configuration.
  </p>
  <p block-type="Text">
   EFUSE_USB_PRINT_CHANNEL controls the printing to USB Serial/JTAG controller as shown in Table 3-5
   <i>
    USB Serial/JTAG ROM Message Printing Control
   </i>
   .
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Table 3-5. USB Serial/JTAG ROM Message Printing Control
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <span id="page-30-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 3-5. USB Serial/JTAG ROM Message Printing Control
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      USB Serial/JTAG
     </td>
     <td>
      EFUSE_DIS_USB_SERIAL_JTAG 2 EFUSE_USB_PRINT_CHANNEL
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      ROM Code Printing
      <br/>
      Enabled
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      0
     </td>
     <td>
      0
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <sup>
    1
   </sup>
   Bold marks the default value and configuration.
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   EFUSE_DIS_USB_SERIAL_JTAG controls whether to disable USB Serial/JTAG.
  </p>
  <h2>
   4 Functional Description
  </h2>
  <h2>
   <span id="page-31-0">
   </span>
   4.1 System
  </h2>
  <p block-type="Text">
   This section describes the core of the chip's operation, covering its microprocessor, memory organization, system components, and security features.
  </p>
  <h3>
   4.1.1 Microprocessor and Master
  </h3>
  <p block-type="Text">
   <span id="page-31-1">
   </span>
   This subsection describes the core processing units within the chip and their capabilities.
  </p>
  <h2>
   4.1.1.1 High-Performance CPU
  </h2>
  <p block-type="Text">
   <span id="page-31-2">
   </span>
   ESP32-C3 has a low-power 32-bit RISC-V single-core microprocessor with the following features:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     four-stage pipeline that supports a clock frequency of up to 160 MHz
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RV32IMC ISA
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     32-bit multiplier and 32-bit divider
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     up to 32 vectored interrupts at seven priority levels
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     up to 8 hardware breakpoints/watchpoints
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     up to 16 PMP regions
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     JTAG for debugging
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    High-Performance CPU
   </i>
   .
  </p>
  <h4>
   4.1.1.2 GDMA Controller
  </h4>
  <p block-type="Text">
   <span id="page-31-3">
   </span>
   ESP32-C3 has
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#riscvcpu">
    a general DMA controller (GDMA) with si
   </a>
   x independent channels, i.e. three transmit channels and three receive channels. These six channels are shared by peripherals with DMA feature. The GDMA controller implements a fixed-priority scheme among these channels, whose priority can be configured.
  </p>
  <p block-type="Text">
   The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal RAM.
  </p>
  <p block-type="Text">
   Peripherals on ESP32-C3 with DMA feature are SPI2, UHCI0, I2S, AES, SHA, and ADC.
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    GDMA Controller (DMA)
   </i>
   .
  </p>
  <h4>
   4.1.2 Memory Organization
  </h4>
  <p block-type="Text">
   <span id="page-31-4">
   </span>
   This subsectio
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#dma">
    n describes the memory arrangement to
   </a>
   explain how data is stored, accessed, and managed for efficient operation.
  </p>
  <p block-type="Text">
   Figure 4-1 illustrates the address mapping structure of ESP32-C3.
  </p>
  <p>
   <span id="page-32-1">
   </span>
   <img src="_page_32_Figure_0.jpeg"/>
  </p>
  <p>
   Figure 4-1. Address Mapping Structure
  </p>
  <h4>
   Note:
  </h4>
  <p block-type="Text">
   The memory space with gray background is not available for use.
  </p>
  <h3>
   4.1.2.1 Internal Memory
  </h3>
  <p block-type="Text">
   <span id="page-32-0">
   </span>
   ESP32-C3's internal memory includes:
  </p>
  <p block-type="ListGroup" class="has-continuation">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     384 KB of ROM: for booting and core functions
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     400 KB of on-chip SRAM: for data and instructions, running at a configurable frequency of up to 160 MHz. Of the 400 KB SRAM, 16 KB is configured for cache
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RTC FAST memory: 8 KB of SRAM that can be accessed by the main CPU. It can retain data in Deep-sleep mode
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     4 Kbit of eFuse: 1792 bits are reserved for your data, such as encryption key and device ID
    </li>
   </ul>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     In-package flash
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       See flash size in Chapter 1
       <i>
        ESP32-C3 Series Comparison
       </i>
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       <a href="#page-67-0">
        More than 10
       </a>
       0,000 program/erase cycles
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       More than 20 years of da
       <a href="#page-11-0">
        ta retention time
       </a>
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Clock frequency up to 80 MHz by default
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    System and Memory
   </i>
   .
  </p>
  <h3>
   4.1.2.2 Off-package Flash
  </h3>
  <p block-type="Text">
   <span id="page-33-0">
   </span>
   ESP32-C3 sup
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#sysmem">
    ports SPI, Dual SPI, Quad SPI, and QPI in
   </a>
   terfaces that allow connection to multiple off-package flash, i.e. flash outside the chip's pacakge.
  </p>
  <p block-type="Text">
   CPU's instruction memory space and read-only data memory space can map into the off-package flash of ESP32-C3, whose size can be 16 MB at most. ESP32-C3 supports hardware encryption/decryption based on XTS-AES to protect developers' programs and data in flash.
  </p>
  <p block-type="Text">
   Through high-speed caches, ESP32-C3 can support at a time up to:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     8 MB of instruction memory space which can map into flash as individual blocks of 64 KB. 8-bit, 16-bit and 32-bit reads are supported.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     8 MB of data memory space which can map into flash as individual blocks of 64 KB. 8-bit, 16-bit and 32-bit reads are supported.
    </li>
   </ul>
  </p>
  <p block-type="Text">
   Note:
  </p>
  <p block-type="Text">
   After ESP32-C3 is initialized, software can customize the mapping of off-package flash into the CPU address space.
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    System and Memory
   </i>
   .
  </p>
  <h4>
   4.1.2.3 Cache
  </h4>
  <p block-type="Text">
   <span id="page-33-1">
   </span>
   ESP32-C3 has
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#sysmem">
    an eight-way set associative cache. This
   </a>
   cache is read-only and has the following features:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     size: 16 KB
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     block size: 32 bytes
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     pre-load function
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     lock function
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     critical word first and early restart
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    System and Memory
   </i>
   .
  </p>
  <h3>
   4.1.2.4 eFuse Controller
  </h3>
  <p block-type="Text">
   <span id="page-33-2">
   </span>
   The eFuse me
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#sysmem">
    mory is a one-time programmable memor
   </a>
   y that stores parameters and user data, and the eFuse controller of ESP32-C3 is used to program and read this eFuse memory.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Configurable write protection
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Configurable read protection
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Various hardware encoding schemes against data corruption
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    eFuse Controller
   </i>
   .
  </p>
  <h2>
   4.1.3 System Components
  </h2>
  <p block-type="Text">
   <span id="page-34-0">
   </span>
   This subsectio
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#efuse">
    n describes the essential components th
   </a>
   at contribute to the overall functionality and control of the system.
  </p>
  <h2>
   4.1.3.1 IO MUX and GPIO Matrix
  </h2>
  <p block-type="Text">
   <span id="page-34-1">
   </span>
   ESP32-C3 has 22 or 16 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC.
  </p>
  <p block-type="Text">
   All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the UART, SPI, etc. For low-power operations, the GPIOs can be set to holding state.
  </p>
  <p block-type="Text">
   The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while peripheral output signals can be configured to any IO pins.
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h2>
   4.1.3.2 Reset
  </h2>
  <p block-type="Text">
   <span id="page-34-2">
   </span>
   The ESP32-C3
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomuxgpio">
    chip provides four types of reset that oc
   </a>
   cur at different levels, namely CPU Reset, Core Reset, System Reset, and Chip Reset. Except for Chip Reset, all reset types preserve the data stored in internal memory.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup" class="has-continuation">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Support four reset levels:
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       CPU Reset: Only resets CPU core. Once such reset is released, the instructions from the CPU reset vector will be executed
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Core Reset: Resets the whole digital system except RTC, including CPU, peripherals, Wi-Fi, Bluetooth® LE, and digital GPIOs
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       System Reset: Resets the whole digital system, including RTC
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Chip Reset: Resets the whole chip
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Support software reset and hardware reset:
    </li>
   </ul>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     Software Reset: The CPU can trigger a software reset by configuring the corresponding registers
    </li>
    <li block-type="ListItem">
     Hardware Reset: Hardware reset is directly triggered by the circuit
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Reset and Clock
   </i>
   .
  </p>
  <h2>
   4.1.3.3 Clock
  </h2>
  <p block-type="Text">
   <span id="page-35-0">
   </span>
   For details, see
   <i>
    <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#resclk">
     ESP32-C3 Technical Reference Manual
    </a>
   </i>
   &gt; Chapter
   <i>
    Reset and Clock
   </i>
   .
  </p>
  <h4>
   CPU Clock
  </h4>
  <p block-type="Text">
   The CPU clock
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#resclk">
    has three possible sources:
   </a>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     external main crystal clock
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     fast RC oscillator (typically about 17.5 MHz, and adjustable)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     PLL clock
    </li>
   </ul>
  </p>
  <p block-type="Text">
   The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock divided by 2.
  </p>
  <h4>
   Note:
  </h4>
  <p block-type="Text">
   ESP32-C3 is unable to operate without an external main crystal clock.
  </p>
  <h4>
   RTC Clock
  </h4>
  <p block-type="Text">
   The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     external low-speed (32 kHz) crystal clock
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     internal slow RC oscillator (typically about 136 kHz, and adjustable)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)
    </li>
   </ul>
  </p>
  <p block-type="Text">
   The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     external main crystal clock divided by 2
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     internal fast RC oscillator divide-by-N clock (typically about 17.5 MHz, and adjustable)
    </li>
   </ul>
  </p>
  <h3>
   4.1.3.4 Interrupt Matrix
  </h3>
  <p block-type="Text">
   <span id="page-35-1">
   </span>
   The Interrupt Matrix in the ESP32-C3 chip independently routes peripheral interrupt sources to the ESP-RISC-V CPU's peripheral interrupts, to timely inform CPU to process the coming interrupts.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Accept 62 peripheral interrupt sources as input
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Generate 31 CPU peripheral interrupts to CPU as output
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Query current interrupt status of peripheral interrupt sources
    </li>
   </ul>
  </p>
  <p block-type="Text">
   Espressif Systems 36
  </p>
  <p block-type="Text">
   <i>
    •
   </i>
   Configure priority, type, threshold, and enable signal of CPU interrupts
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Interrupt Matrix
   </i>
   .
  </p>
  <h3>
   4.1.3.5 System Timer
  </h3>
  <p block-type="Text">
   <span id="page-36-0">
   </span>
   ESP32-C3 inte
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#intmtrx">
    grates a 52-bit system timer, which has tw
   </a>
   o 52-bit counters and three comparators. The system timer has the following features:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     counters with a fixed clock frequency of 16 MHz
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     three types of independent interrupts generated according to alarm value
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     two alarm modes: target mode and period mode
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     52-bit target alarm value and 26-bit periodic alarm value
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     automatic reload of counter value
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     counters can be stalled if the CPU is stalled or in OCD mode
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    System Timer
   </i>
   .
  </p>
  <h3>
   4.1.3.6 Power Management Unit
  </h3>
  <p block-type="Text">
   <span id="page-36-1">
   </span>
   The ESP32-C3
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#systimer">
    has an advanced Power Management U
   </a>
   nit (PMU). It can be flexibly configured to power up different power domains of the chip to achieve the best balance between chip performance, power consumption, and wakeup latency.
  </p>
  <p block-type="Text">
   Configuring the PMU is a complex procedure. To simplify power management for typical scenarios, there are the following predefined power modes that power up different combinations of power domains:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Active mode  The CPU, RF circuits, and all peripherals are on. The chip can process data, receive, transmit, and listen.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Modem-sleep mode  The CPU is on, but the clock frequency can be reduced. The wireless connections can be configured to remain active as RF circuits are periodically switched on when required.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Light-sleep mode  The CPU stops running, and can be optionally powered on. The chip can be woken up via all wake up mechanisms: MAC, RTC timer, or external interrupts. Wireless connections can remain active. Some groups of digital peripherals can be optionally shut down.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Deep-sleep mode  Only RTC is powered on. Wireless connection data is stored in RTC memory.
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For power consumption in different power modes, see Section 5.6
   <i>
    Current Consumption
   </i>
   .
  </p>
  <p block-type="Text">
   Figure 4-2
   <i>
    Components and Power Domains
   </i>
   and the following Table 4-1 show the distribution of chip components between power domains and power subdomains .
  </p>
  <p>
   <img src="_page_37_Figure_0.jpeg"/>
  </p>
  <p block-type="Text">
   Power distribution
  </p>
  <p block-type="TextInlineMath">
   Power domain Power subdomain
  </p>
  <p>
   Figure 4-2. Components and Power Domains
  </p>
  <span id="page-37-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th colspan="3">
      Table 4-1. Components and Power Domains
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      Power
     </th>
     <th>
      RTC
     </th>
     <th>
     </th>
     <th>
      Digital
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      Analog
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      Domain
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      Optional
     </th>
     <th>
      Wireless
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      CPU
     </th>
     <th>
      Digital
     </th>
     <th>
      Digital
     </th>
     <th>
      FOSC_
     </th>
     <th>
      XTAL_
     </th>
     <th>
      RF
      <br/>
      PLL
     </th>
    </tr>
    <tr>
     <td>
      Power
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Periph
     </td>
     <td>
      Circuits
     </td>
     <td>
      CLK
     </td>
     <td>
      CLK
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Mode
      <br/>
      Active
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON
      <br/>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON
      <br/>
      ON
     </td>
    </tr>
    <tr>
     <td>
      Modem-sleep
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      ON1
     </td>
     <td>
      ON
      <br/>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      OFF2
      <br/>
      ON
     </td>
    </tr>
    <tr>
     <td>
      Light-sleep
     </td>
     <td>
      ON
     </td>
     <td>
      ON
     </td>
     <td>
      OFF1
     </td>
     <td>
      ON1
     </td>
     <td>
      OFF1
     </td>
     <td>
      ON
      <br/>
      OFF
     </td>
     <td>
      OFF
     </td>
     <td>
      OFF2
      <br/>
      OFF
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 4-1. Components and Power Domains
  </p>
  <p block-type="Text">
   <sup>
    1
   </sup>
   Configurable, see the TRM.
  </p>
  <p block-type="Text">
   2 If Wireless Digital Circuits are on, RF circuits are periodically switched on when required by internal operation to keep active wireless connections running.
  </p>
  <p block-type="Text">
   <span id="page-37-0">
   </span>
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Low-Power Management (RTC_CNTL)
   </i>
   .
  </p>
  <h2>
   4.1.3.7 Timer Group
  </h2>
  <p block-type="Text">
   ESP32-C3 has two 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.
  </p>
  <p block-type="Text">
   The timers' features are summarized as follows:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     a 16-bit clock prescaler, from 1 to 65536
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     a 54-bit time-base counter programmable to be incrementing or decrementing
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     able to read real-time value of the time-base counter
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     halting and resuming the time-base counter
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     programmable alarm generation
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     level interrupt generation
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Timer Group (TIMG)
   </i>
   .
  </p>
  <h2>
   4.1.3.8 Watchdog Timers
  </h2>
  <p block-type="Text">
   <span id="page-38-0">
   </span>
   For details, see
   <i>
    <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#timg">
     ESP32-C3 Technical Reference Manual
    </a>
   </i>
   &gt; Chapter
   <i>
    Watchdog Timers
   </i>
   .
  </p>
  <h4>
   Digital Watchdog Timers
  </h4>
  <p block-type="Text">
   ESP32-C3 cont
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#wdt">
    ains three digital watchdog timers: one i
   </a>
   n each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT).
  </p>
  <p block-type="Text">
   During the flash boot process, RWDT and the MWDT in timer group 0 (TIMG0) are enabled automatically in order to detect and recover from booting errors.
  </p>
  <p block-type="Text">
   Digital watchdog timers have the following features:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     32-bit expiry counter
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     flash boot protection
    </li>
   </ul>
  </p>
  <p block-type="Text">
   If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.
  </p>
  <h4>
   Analog Watchdog Timer
  </h4>
  <p block-type="Text">
   ESP32-C3 also has one analog watchdog timer: RTC super watchdog timer (SWD). It is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required.
  </p>
  <p block-type="Text">
   SWD has the following features:
  </p>
  <p block-type="Text">
   <i>
    •
   </i>
   Ultra-low power
  </p>
  <p block-type="Text">
   Espressif Systems 39
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Interrupt to indicate that the SWD timeout period is close to expiring
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Various dedicated methods for software to feed SWD, which enables SWD to monitor the working state of the whole operating system
    </li>
   </ul>
  </p>
  <h2>
   4.1.3.9 Permission Control
  </h2>
  <p block-type="Text">
   <span id="page-39-0">
   </span>
   ESP32-C3 includes a Permission Controller (PMS), which allocates the hardware resources (memory and peripherals) to two isolated environments, thereby realizing the separation of privileged and unprivileged environments.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Independent access management in a privileged environment and unprivileged environment
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Independent access management to internal memory, including
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       CPU access to internal memory
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       GDMA access to internal memory
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Independent access management to external memory, including
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       CPU to external memory via SPI1
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       CPU to external memory via Cache
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Independent access management to peripheral regions, including
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       CPU access to peripheral regions
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Interrupt upon unsupported access alignment
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Address splitting for more flexible access management
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Register locks to secure the integrity of access management related registers
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Interrupt upon unauthorized access
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Permission Control (PMS)
   </i>
   .
  </p>
  <h2>
   4.1.3.10 System Registers
  </h2>
  <p block-type="Text">
   <span id="page-39-1">
   </span>
   The System Re
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#permctrl">
    gisters in the ESP32-C3 chip are used to
   </a>
   configure various auxiliary chip features.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Control system and memory
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Control clock
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Control software interrupt
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Control low-power management
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Control peripheral clock gating and reset
    </li>
   </ul>
  </p>
  <p block-type="Text">
   <span id="page-39-2">
   </span>
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    System Registers (HP_SYSREG)
   </i>
   .
  </p>
  <h3>
   4.1.3.11 Debug Assistant
  </h3>
  <p block-type="Text">
   The Debug Assistant provides a set of functions to help locate bugs and issues during software debugging. It offers various monitoring capabilities and logging features to assist in identifying and resolving software errors efficiently.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Read/write monitoring: Monitors whether the CPU bus has read from or written to a specified address space. A detected read or write will trigger an interrupt.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Stack pointer (SP) monitoring: Monitors whether the SP exceeds the specified address space. A bounds violation will trigger an interrupt.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Program counter (PC) logging: Records PC value. The developer can get the last PC value at the most recent CPU reset.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Bus access logging: Records the information about bus access. When the CPU or DMA writes a specified value, the Debug Assistant module will record the address and PC value of this write operation, and push the data to the SRAM.
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Debug Assistant (ASSIST_DEBUG)
   </i>
   .
  </p>
  <h3>
   4.1.4 Cryptography and Security Component
  </h3>
  <p block-type="Text">
   <span id="page-40-0">
   </span>
   This subsectio
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#dbgassist">
    n describes the security features incorpo
   </a>
   rated into the chip, which safeguard data and operations.
  </p>
  <h3>
   4.1.4.1 AES Accelerator
  </h3>
  <p block-type="Text">
   <span id="page-40-1">
   </span>
   ESP32-C3 integrates an Advanced Encryption Standard (AES) accelerator, which is a hardware device that speeds up computation using AES algorithm significantly, compared to AES algorithms implemented solely in software. The AES accelerator integrated in ESP32-C3 has two working modes, which are Typical AES and DMA-AES.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Typical AES working mode
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       AES-128/AES-256 encryption and decryption
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     DMA-AES working mode
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       AES-128/AES-256 encryption and decryption
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Block cipher mode
       <ul>
        <li block-type="ListItem" class="list-indent-2">
         * ECB (Electronic Codebook)
        </li>
       </ul>
       <ul>
        <li block-type="ListItem" class="list-indent-2">
         * CBC (Cipher Block Chaining)
        </li>
       </ul>
       <ul>
        <li block-type="ListItem" class="list-indent-2">
         * OFB (Output Feedback)
        </li>
       </ul>
       <ul>
        <li block-type="ListItem" class="list-indent-2">
         * CTR (Counter)
        </li>
       </ul>
       <ul>
        <li block-type="ListItem" class="list-indent-2">
         * CFB8 (8-bit Cipher Feedback)
        </li>
       </ul>
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   Espressif Systems 41
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     * CFB128 (128-bit Cipher Feedback)
    </li>
    <li block-type="ListItem">
     Interrupt on completion of computation
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    AES Accelerator (AES).
   </i>
  </p>
  <h3>
   4.1.4.2 HMAC Accelerator
  </h3>
  <p block-type="Text">
   <span id="page-41-0">
   </span>
   The HMAC Acc
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#aes">
    elerator (HMAC) module is designed to c
   </a>
   ompute Message Authentication Codes (MACs) using the SHA-256 Hash algorithm and keys as described in RFC 2104. It provides hardware support for HMAC computations, significantly reducing software complexity and improving performance.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Standard HMAC-SHA-256 algorithm
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Hash result only accessible by configurable hardware peripheral (in downstream mode)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Compatible to challenge-response authentication algorithm
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Generates required keys for the Digital Signature (DS) peripheral (in downstream mode)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Re-enables soft-disabled JTAG (in downstream mode)
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see the
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    HMAC Accelerator
   </i>
   .
  </p>
  <h3>
   4.1.4.3 RSA Accelerator
  </h3>
  <p block-type="Text">
   <span id="page-41-1">
   </span>
   The RSA accelerato
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#hmac">
    r provides hardware support for high-pre
   </a>
   cision computation used in various RSA asymmetric cipher algorithms, significantly improving their run time and reducing their software complexity. Compared with RSA algorithms implemented solely in software, this hardware accelerator can speed up RSA algorithms significantly.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Large-number modular exponentiation with two optional acceleration options, operands width up to 3072 bits
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Large-number modular multiplication, operands width up to 3072 bits
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Large-number multiplication, operands width up to 1536 bits
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Operands of different widths
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Interrupt on completion of computation
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see the
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    RSA Accelerator
   </i>
   .
  </p>
  <h3>
   4.1.4.4 SHA Accelerator
  </h3>
  <p block-type="Text">
   <span id="page-41-2">
   </span>
   The SHA Accelerato
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#rsa">
    r (SHA) is a hardware device that speed
   </a>
   s up SHA algorithm significantly, compared to SHA algorithm implemented solely in software. The SHA accelerator integrated in ESP32-C3 has two working modes, which are Typical SHA and DMA-SHA.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     The following hash algorithms introduced in FIPS PUB 180-4 Spec.
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       SHA-1
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       SHA-224
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       SHA-256
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Two working modes
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Typical SHA
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       DMA-SHA
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Interleaved function when working in Typical SHA working mode
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Interrupt function when working in DMA-SHA working mode
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For more details, see the
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    SHA Accelerator (SHA)
   </i>
   .
  </p>
  <h2>
   4.1.4.5 Digital Signature
  </h2>
  <p block-type="Text">
   <span id="page-42-0">
   </span>
   The Digital Signature (DS)
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#sha">
    module in the ESP32-C3 chip generate
   </a>
   s message signatures based on RSA with hardware acceleration.
  </p>
  <h3>
   Feature List
  </h3>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RSA digital signatures with key length up to 3072 bits
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Encrypted private key data, only decryptable by DS module
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     SHA-256 digest to protect private key data against tampering by an attacker
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For more details, see the
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Digital Signature (DS)
   </i>
   .
  </p>
  <h2>
   4.1.4.6 External Memory Encryption and Decryption
  </h2>
  <p block-type="Text">
   <span id="page-42-1">
   </span>
   The External Memory Enc
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#digsig">
    ryption and Decryption (XTS_AES) mod
   </a>
   ule in the ESP32-C3 chip provides security for users' application code and data stored in the external memory (flash).
  </p>
  <h3>
   Feature List
  </h3>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     General XTS_AES algorithm, compliant with IEEE Std 1619-2007
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Software-based manual encryption
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     High-speed auto decryption, without software's participation
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Encryption and decryption functions jointly determined by registers configuration, eFuse parameters, and boot mode
    </li>
   </ul>
  </p>
  <p block-type="Text">
   <span id="page-42-2">
   </span>
   For more details, see the
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    External Memory Encryption and Decryption (XTS_AES)
   </i>
   .
  </p>
  <h3>
   4.1.4.7 Random Number Generator
  </h3>
  <p block-type="Text">
   The Random Number Generator (RNG) in the ESP32-C3 is a true random number generator that generates 32-bit random numbers for cryptographic operations from a physical process.
  </p>
  <h4>
   Feature List
  </h4>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RNG entropy source
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Thermal noise from high-speed ADC or SAR ADC
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       An asynchronous clock mismatch
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For more details about the Random Number Generator, refer to the
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Random Number Generator (RNG)
   </i>
   .
  </p>
  <h2>
   4.2 Peripherals
  </h2>
  <p block-type="Text">
   <span id="page-44-0">
   </span>
   This section describes the chip's peripheral capabilities, covering connectivity interfaces and on-chip sensors that extend its functionality.
  </p>
  <h2>
   4.2.1 Connectivity Interface
  </h2>
  <p block-type="Text">
   <span id="page-44-1">
   </span>
   This subsection describes the connectivity interfaces on the chip that enable communication and interaction with external devices and networks.
  </p>
  <h2>
   4.2.1.1 UART Controller
  </h2>
  <p block-type="Text">
   <span id="page-44-2">
   </span>
   ESP32-C3 has two UART interfaces, i.e. UART0 and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF). Both UART interfaces connect to GDMA via UHCI0, and can be accessed by the GDMA controller or directly by the CPU.
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    UART Controller (UART, LP_UART)
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   The pins conne
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#uart">
    cted to transmit and receive signals (U0
   </a>
   TXD and U0RXD) for UART0 are multiplexed with GPIO21 ~ GPIO20 via IO MUX. Other signals can be routed to any GPIOs via the GPIO matrix.
  </p>
  <p block-type="Text">
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h2>
   4.2.1.2 SPI Controller
  </h2>
  <p block-type="Text">
   <span id="page-44-3">
   </span>
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomux">
    ESP32-C3 has the following SPI interfac
   </a>
   es:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     SPI0 used by ESP32-C3's GDMA controller and cache to access in-package or off-package flash
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     SPI1 used by the CPU to access in-package or off-package flash
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     SPI2 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller
    </li>
   </ul>
  </p>
  <h2>
   Features of SPI0 and SPI1
  </h2>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Supports Single SPI, Dual SPI, and Quad SPI, QPI modes
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Configurable clock frequency with a maximum of 120 MHz in Single Transfer Rate (STR) mode
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Data transmission is in bytes
    </li>
   </ul>
  </p>
  <h3>
   Features of SPI2
  </h3>
  <p block-type="ListGroup" class="has-continuation">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Supports operation as a master or slave
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Connects to a DMA channel allocated by the GDMA controller
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Supports Single SPI, Dual SPI, and Quad SPI, QPI
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Configurable clock polarity (CPOL) and phase (CPHA)
    </li>
   </ul>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Configurable clock frequency
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Data transmission is in bytes
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     As a master
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Supports 2-line full-duplex communication with clock frequency up to 80 MHz
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Provides six SPI_CS pins for connection with six independent SPI slaves
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Configurable CS setup time and hold time
      </li>
     </ul>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     As a slave
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Supports 2-line full-duplex communication with clock frequency up to 60 MHz
      </li>
     </ul>
     <ul>
      <li block-type="ListItem" class="list-indent-1">
       Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz
      </li>
     </ul>
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    SPI Controller (SPI)
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   For SPI0/1, the
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#spi">
    pins are multiplexed with GPIO12 ~ GPIO
   </a>
   17 via the IO MUX.
  </p>
  <p block-type="Text">
   For SPI2, the pins are multiplexed with GPIO2, GPIO4 ~ GPIO7, GPIO10, and JTAG interface via the IO MUX.
  </p>
  <p block-type="Text">
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h2>
   4.2.1.3 I2C Controller
  </h2>
  <p block-type="Text">
   <span id="page-45-0">
   </span>
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomux">
    ESP32-C3 has an I2C bus interface whic
   </a>
   h is used for I2C master mode or slave mode, depending on your configuration. The I2C interface supports:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     standard mode (100 Kbit/s)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     fast mode (400 Kbit/s)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     7-bit and 10-bit addressing mode
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     double addressing mode
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     7-bit broadcast address
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    I2C Controller (I2C)
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   The pins for I2
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#i2c">
    C can be chosen from any GPIOs via the
   </a>
   GPIO Matrix.
  </p>
  <p block-type="Text">
   <span id="page-45-1">
   </span>
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h3>
   4.2.1.4 I2S Controller
  </h3>
  <p block-type="Text">
   ESP32-C3 includes a standard I2S interface. This interface can operate as a master or a slave in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 24-bit, or 32-bit serial communication. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.
  </p>
  <p block-type="Text">
   The I2S interface connects to the GDMA controller. The interface supports TDM PCM, TDM MSB alignment, TDM standard, and PDM standard.
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    I2S Controller (I2S)
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   The pins for th
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#i2s">
    e I2S Controller can be chosen from any
   </a>
   GPIOs via the GPIO Matrix.
  </p>
  <p block-type="Text">
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h3>
   4.2.1.5 USB Serial/JTAG Controller
  </h3>
  <p block-type="Text">
   <span id="page-46-0">
   </span>
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomux">
    ESP32-C3 integrates a USB Serial/JTAG
   </a>
   controller. This controller has the following features:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     CDC-ACM virtual serial port and JTAG adapter functionality
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     USB 2.0 full speed compliant, capable of up to 12 Mbit/s transfer speed (Note that this controller does not support the faster 480 Mbit/s high-speed transfer mode)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     programming in-package/off-package flash
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     CPU debugging with compact JTAG instructions
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     a full-speed USB PHY integrated in the chip
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    USB Serial/JTAG Controller (USB_SERIAL_JTAG)
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   The pins for the USB Serial/JTAG Controller are multiplexed with GPIO18 ~ GPIO19.
  </p>
  <p block-type="Text">
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h3>
   4.2.1.6 Two-wire Automotive Interface
  </h3>
  <p block-type="Text">
   <span id="page-46-1">
   </span>
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomux">
    ESP32-C3 has a TWAI
   </a>
   ® controller with the following features:
  </p>
  <p block-type="ListGroup" class="has-continuation">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     compatible with ISO 11898-1 protocol (CAN Specification 2.0)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     standard frame format (11-bit ID) and extended frame format (29-bit ID)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     bit rates from 1 Kbit/s to 1 Mbit/s
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     64-byte receive FIFO
    </li>
   </ul>
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     acceptance filter (single and dual filter modes)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Two-wire Automotive Interface
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   The pins for th
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#twai">
    e Two-wire Automotive Interface can be c
   </a>
   hosen from any GPIOs via the GPIO Matrix.
  </p>
  <p block-type="Text">
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h2>
   4.2.1.7 LED PWM Controller
  </h2>
  <p block-type="Text">
   <span id="page-47-0">
   </span>
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomux">
    The LED PWM controller can generate in
   </a>
   dependent digital waveform on six channels. The LED PWM controller:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Can generate digital waveform with configurable periods and duty cycle. The resolution of duty cycle can be up to 14 bits.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Has multiple clock sources, including APB clock and external main crystal clock.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Can operate when the CPU is in Light-sleep mode.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Supports gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator.
    </li>
   </ul>
  </p>
  <p block-type="Text">
   For details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    LED PWM Controller
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   The pins for th
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#ledpwm">
    e LED PWM Controller can be chosen fro
   </a>
   m any GPIOs via the GPIO Matrix.
  </p>
  <p block-type="Text">
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h2>
   4.2.1.8 Remote Control Peripheral
  </h2>
  <p block-type="Text">
   <span id="page-47-1">
   </span>
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomux">
    The Remote Control Peripheral (RMT) su
   </a>
   pports two channels of infrared remote transmission and two channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All four channels share a 192 × 32-bit memory block to store transmit or receive waveform.
  </p>
  <p block-type="Text">
   For more details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    Remote Control Peripheral (RMT)
   </i>
   .
  </p>
  <h3>
   Pin Assignment
  </h3>
  <p block-type="Text">
   The pins for the Remote Control Peripheral can be chosen from any GPIOs via the GPIO Matrix.
  </p>
  <p block-type="Text">
   <span id="page-47-2">
   </span>
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h2>
   4.2.2 Analog Signal Processing
  </h2>
  <p block-type="Text">
   This subsection describes components on the chip that sense and process real-world data.
  </p>
  <h2>
   4.2.2.1 SAR ADC
  </h2>
  <p block-type="Text">
   <span id="page-48-0">
   </span>
   ESP32-C3 integrates two 12-bit SAR ADCs.
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ADC1 supports measurements on 5 channels, and is factory-calibrated.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ADC2 supports measurements on 1 channel, and is not factory-calibrated.
    </li>
   </ul>
  </p>
  <h4>
   Note:
  </h4>
  <p block-type="Text">
   ADC2 of some chip revisions is not operable. For details, please refer to ESP32-C3 Series SoC Errata.
  </p>
  <p block-type="Text">
   For ADC characteristics, please refer to Section 5.5
   <i>
    ADC Characteristics
   </i>
   .
  </p>
  <p block-type="Text">
   For more details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    On-Chip Sensors and Analog Signal Processing
   </i>
   .
  </p>
  <h4>
   Pin Assignment
  </h4>
  <p block-type="Text">
   The pins for the SAR ADC are multiplexed with GPIO0 ~ GPIO5, JTAG interface, SPI2 interface, and pins for external crystal or oscillator.
  </p>
  <p block-type="Text">
   For more information about the pin assignment, see Section 2.3
   <i>
    IO Pins
   </i>
   and
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    IO MUX and GPIO Matrix
   </i>
   .
  </p>
  <h4>
   4.2.2.2 Temperature Sensor
  </h4>
  <p block-type="Text">
   <span id="page-48-1">
   </span>
   <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf#iomux">
    The temperature sensor generates a vo
   </a>
   ltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.
  </p>
  <p block-type="Text">
   The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the operating ambient temperature.
  </p>
  <p block-type="Text">
   For more details, see
   <i>
    ESP32-C3 Technical Reference Manual
   </i>
   &gt; Chapter
   <i>
    On-Chip Sensors and Analog Signal Processing
   </i>
   .
  </p>
  <h2>
   4.3 Wireless Communication
  </h2>
  <p block-type="Text">
   <span id="page-49-0">
   </span>
   This section describes the chip's wireless communication capabilities, spanning radio technology, Wi-Fi, Bluetooth, and 802.15.4.
  </p>
  <h3>
   4.3.1 Radio
  </h3>
  <p block-type="Text">
   <span id="page-49-1">
   </span>
   This subsection describes the fundamental radio technology embedded in the chip that facilitates wireless communication and data exchange. ESP32-C3 radio consists of the following blocks:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     2.4 GHz receiver
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     2.4 GHz transmitter
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     bias and regulators
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     balun and transmit-receive switch
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     clock generator
    </li>
   </ul>
  </p>
  <h2>
   4.3.1.1 2.4 GHz Receiver
  </h2>
  <p block-type="Text">
   <span id="page-49-2">
   </span>
   The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP32-C3 integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.
  </p>
  <h3>
   4.3.1.2 2.4 GHz Transmitter
  </h3>
  <p block-type="Text">
   <span id="page-49-3">
   </span>
   The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.
  </p>
  <p block-type="Text">
   Additional calibrations are integrated to cancel any radio imperfections, such as:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     carrier leakage
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     I/Q amplitude/phase matching
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     baseband nonlinearities
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RF nonlinearities
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     antenna matching
    </li>
   </ul>
  </p>
  <p block-type="Text">
   These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.
  </p>
  <h2>
   4.3.1.3 Clock Generator
  </h2>
  <p block-type="Text">
   <span id="page-49-4">
   </span>
   The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators and dividers.
  </p>
  <p block-type="Text">
   The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.
  </p>
  <h2>
   4.3.2 Wi-Fi
  </h2>
  <p block-type="Text">
   <span id="page-50-0">
   </span>
   This subsection describes the chip's Wi-Fi capabilities, which facilitate wireless communication at a high data rate.
  </p>
  <h2>
   4.3.2.1 Wi-Fi Radio and Baseband
  </h2>
  <p block-type="Text">
   <span id="page-50-1">
   </span>
   ESP32-C3 Wi-Fi radio and baseband support the following features:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     802.11b/g/n
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     802.11n MCS0-7 that supports 20 MHz and 40 MHz bandwidth
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     802.11n MCS32
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     802.11n 0.4
     <i>
      µ
     </i>
     s guard interval
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     data rate up to 150 Mbps
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RX STBC (single spatial stream)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     adjustable transmitting power
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     antenna diversity
    </li>
   </ul>
  </p>
  <p block-type="Text">
   ESP32-C3 supports antenna diversity with an external RF switch. This switch is controlled by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.
  </p>
  <h2>
   4.3.2.2 Wi-Fi MAC
  </h2>
  <p block-type="Text">
   <span id="page-50-2">
   </span>
   ESP32-C3 implements the full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.
  </p>
  <p block-type="Text">
   ESP32-C3 Wi-Fi MAC applies the following low-level protocol functions automatically:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     4 × virtual Wi-Fi interfaces
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     RTS protection, CTS protection, Immediate Block ACK
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     fragmentation and defragmentation
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     TX/RX A-MPDU, TX/RX A-MSDU
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     transmit opportunity (TXOP)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     Wi-Fi multimedia (WMM)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     GCMP, CCMP, TKIP, WAPI, WEP, BIP, WPA2-PSK/WPA2-Enterprise, and WPA3-PSK/WPA3-Enterprise
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     automatic beacon monitoring (hardware TSF)
    </li>
    <li block-type="ListItem">
     <span id="page-50-3">
     </span>
     <i>
      •
     </i>
     802.11mc FTM
    </li>
   </ul>
  </p>
  <h3>
   4.3.2.3 Networking Features
  </h3>
  <p block-type="Text">
   Espressif provides libraries for TCP/IP networking, ESP-WIFI-MESH networking, and other networking protocols over Wi-Fi. TLS 1.0, 1.1 and 1.2 is also supported.
  </p>
  <h3>
   4.3.3 Bluetooth LE
  </h3>
  <p block-type="Text">
   This subsection describes the chip's Bluetooth capabilities, which facilitate wireless communication for low-power, short-range applications. ESP32-C3 includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.
  </p>
  <h2>
   4.3.3.1 Bluetooth LE PHY
  </h2>
  <p block-type="Text">
   <span id="page-51-0">
   </span>
   Bluetooth Low Energy radio and PHY in ESP32-C3 support:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     1 Mbps PHY
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     2 Mbps PHY for higher data rates
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     coded PHY for longer range (125 Kbps and 500 Kbps)
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     HW Listen before talk (LBT)
    </li>
   </ul>
  </p>
  <h2>
   4.3.3.2 Bluetooth LE Link Controller
  </h2>
  <p block-type="Text">
   <span id="page-51-1">
   </span>
   Bluetooth Low Energy Link Layer Controller in ESP32-C3 supports:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     multiple advertisement sets
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     simultaneous advertising and scanning
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     multiple connections in simultaneous central and peripheral roles
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     adaptive frequency hopping and channel assessment
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     LE channel selection algorithm #2
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     connection parameter update
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     high duty cycle non-connectable advertising
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     LE privacy 1.2
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     LE data packet length extension
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     link layer extended scanner filter policies
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     low duty cycle directed advertising
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     link layer encryption
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     LE Ping
    </li>
   </ul>
  </p>
  <h2>
   5 Electrical Characteristics
  </h2>
  <h2>
   <span id="page-52-0">
   </span>
   5.1 Absolute Maximum Ratings
  </h2>
  <p block-type="Text">
   <span id="page-52-1">
   </span>
   Stresses above those listed in Table 5-1
   <i>
    Absolute Maximum Ratings
   </i>
   may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 5.2
   <i>
    Recommended Operating Conditions
   </i>
   is not implied. Exposure to absolute-maximum-rated conditions
   <a href="#page-52-4">
    for extended periods may affec
   </a>
   t device reliability.
  </p>
  <span id="page-52-4">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 5-1. Absolute Maximum Ratings
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Parameter
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   <a href="#page-52-2">
    Table 5-1. Absolute Maximum Ratings
   </a>
  </h2>
  <p block-type="Text">
   <sup>
    1
   </sup>
   For more information on input power pins, see Section 2.5
   <i>
    Power Supply
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 c
   <a href="#page-24-0">
    onsecutive
   </a>
   <a href="#page-24-0">
    hours a
   </a>
   t ambient temperature of 25 °C.
  </p>
  <h2>
   5.2 Recommended Operating Conditions
  </h2>
  <p block-type="Text">
   <span id="page-52-2">
   </span>
   For recommended ambient temperature, see Section 1
   <i>
    ESP32-C3 Series Comparison
   </i>
   .
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 5-2. Recommended Operating Conditions
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 5-2. Recommended Operating Conditions
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Parameter 1
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      VDD3P3_CPU 2, 3
     </td>
     <td>
      VDDA, VDD3P3, VDD3P3_RTC Recommended input voltage
      <br/>
      Recommended input voltage
     </td>
     <td>
     </td>
     <td>
      3.0
      <br/>
      3.0
     </td>
     <td>
      3.3
      <br/>
      3.3
     </td>
     <td>
      3.6
      <br/>
      V
      <br/>
      3.6
      <br/>
      V
     </td>
    </tr>
    <tr>
     <td>
      VDD_SPI (as input)
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      3.0
     </td>
     <td>
      3.3
     </td>
     <td>
      3.6
      <br/>
      V
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <sup>
    1
   </sup>
   See in conjunction with Section 2.5
   <i>
    Power Supply
   </i>
   .
  </p>
  <p block-type="Text">
   2 If writing to eFuses, the voltage on VDD3P3_CPU should not exceed 3.3 V as the circuits responsible for burning eFuses are sensitive to higher voltages.
  </p>
  <p block-type="Text">
   <span id="page-52-3">
   </span>
   3 If VDD3P3_CPU is used to po
   <a href="#page-24-0">
    wer VDD_SPI (see
   </a>
   Section 2.5.2
   <i>
    Power Scheme
   </i>
   ), the voltage drop on R
   <i>
    SP I
   </i>
   should be accounted for. See also Section 5.3
   <i>
    VDD_SPI Output Characteristics
   </i>
   .
  </p>
  <h2>
   <span id="page-53-1">
   </span>
   5.3 VDD_SPI Output Characteristics
  </h2>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="2">
     </td>
     <td>
      Table 5-3. VDD_SPI Internal and Output Characteristics
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 5-3. VDD_SPI Internal and Output Characteristics
  </h4>
  <p block-type="Text">
   <sup>
    1
   </sup>
   See in conjunction with Section 2.5.2
   <i>
    Power Scheme
   </i>
   .
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   VDD3P3_CPU must be more than
   <i>
    VDD_flash_min + I_flash_max *
   </i>
  </p>
  <p block-type="Text">
   <i>
    RSP I
   </i>
   ;
  </p>
  <p block-type="Text">
   where
  </p>
  <p block-type="Text">
   <i>
    • VDD_flash_min
   </i>
   – minimum operating voltage of flash_CPU
  </p>
  <p block-type="Text">
   <i>
    • I_flash_max
   </i>
   – maximum operating current of flash_CPU
  </p>
  <h2>
   5.4 DC Characteristics (3.3 V, 25 °C)
  </h2>
  <span id="page-53-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 5-4. DC Characteristics (3.3 V, 25 °C)
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Parameter Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      CIN
     </td>
     <td>
      Pin capacitance
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      2
     </td>
     <td>
      —
      <br/>
      pF
     </td>
    </tr>
    <tr>
     <td>
      VIH
     </td>
     <td>
      High-level input voltage
     </td>
     <td>
      0.75 × VDD 1
     </td>
     <td>
     </td>
     <td>
      VDD 1 + 0.3
      <br/>
      —
     </td>
     <td>
      V
     </td>
    </tr>
    <tr>
     <td>
      VIL
     </td>
     <td>
      Low-level input voltage
     </td>
     <td>
      –0.3
     </td>
     <td>
     </td>
     <td>
      — 0.25 × VDD 1
     </td>
     <td>
      V
     </td>
    </tr>
    <tr>
     <td>
      IIH
     </td>
     <td>
      High-level input current
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      —
     </td>
     <td>
      50
      <br/>
      nA
     </td>
    </tr>
    <tr>
     <td>
      IIL
     </td>
     <td>
      Low-level input current
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      —
     </td>
     <td>
      50
      <br/>
      nA
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      2
      <br/>
      VOH
      <br/>
      2
      <br/>
      VOL
     </td>
     <td>
      High-level output voltage
     </td>
     <td>
      0.8 × VDD 1
     </td>
     <td rowspan="2">
      —
     </td>
     <td rowspan="2">
      —
      <br/>
      0.1 × VDD 1
      <br/>
      —
     </td>
     <td rowspan="2">
      —
      <br/>
      V
      <br/>
      V
     </td>
    </tr>
    <tr>
     <td>
      Low-level output voltage
      <br/>
      High-level source current (VDD 1 = 3.3 V,
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      IOH
     </td>
     <td>
     </td>
     <td>
     </td>
     <td rowspan="2">
      —
     </td>
     <td rowspan="2">
      40
     </td>
     <td rowspan="2">
      —
      <br/>
      mA
     </td>
    </tr>
    <tr>
     <td>
      VOH
      <br/>
      &gt;= 2.64 V, PAD_DRIVER = 3)
      <br/>
      Low-level sink current (VDD 1 = 3.3 V, VOL
      <br/>
      =
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      IOL
     </td>
     <td>
      0.495 V, PAD_DRIVER = 3)
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      28
     </td>
     <td>
      —
      <br/>
      mA
     </td>
    </tr>
    <tr>
     <td>
      RP U
     </td>
     <td>
      Internal weak pull-up resistor
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      45
     </td>
     <td>
      —
      <br/>
      kΩ
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      RPD
     </td>
     <td>
      Internal weak pull-down resistor
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td rowspan="2">
      45
     </td>
     <td>
      —
      <br/>
      kΩ
     </td>
    </tr>
    <tr>
     <td>
      Chip reset release voltage CHIP_EN voltage
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      VIH_nRST
     </td>
     <td>
      is within the specified range)
     </td>
     <td>
      0.75 × VDD 1
     </td>
     <td rowspan="2">
     </td>
     <td>
      VDD 1 + 0.3
      <br/>
      —
     </td>
     <td rowspan="2">
      V
     </td>
    </tr>
    <tr>
     <td>
      Chip reset voltage (CHIP_EN voltage is within
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 5-4. DC Characteristics (3.3 V, 25 °C)
  </h4>
  <p block-type="Text">
   <sup>
    1
   </sup>
   VDD – voltage from a power pin of a respective power domain.
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   V
   <i>
    OH
   </i>
   and V
   <i>
    OL
   </i>
   are measured using high-impedance load.
  </p>
  <h2>
   5.5 ADC Characteristics
  </h2>
  <span id="page-54-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 5-5. ADC Characteristics
     </td>
     <td>
     </td>
     <td rowspan="2">
     </td>
     <td rowspan="2">
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Symbol
     </td>
     <td colspan="2">
      Parameter
     </td>
     <td>
      Min
      <br/>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      DNL (Differential nonlinearity) 1
     </td>
     <td>
      ADC connected to an external
     </td>
     <td>
     </td>
     <td>
      –7
     </td>
     <td>
      7
      <br/>
      LSB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      100 nF capacitor; DC signal input;
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 5-5. ADC Characteristics
  </h4>
  <p block-type="Text">
   <sup>
    1
   </sup>
   To get better DNL results, you can sample multiple times and apply a filter, or calculate the average value.
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   kSPS means kilo samples-per-second.
  </p>
  <p block-type="Text">
   The calibrated ADC results after hardware calibration and software calibration are shown in Table 5-6. For higher accuracy, you may implement your own calibration methods.
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 5-6. ADC Calibration Results
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Parameter
     </td>
     <td colspan="2">
      Description
     </td>
     <td>
      Min
      <br/>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      ATTEN0, effective measurement range of 0 ~ 750
     </td>
     <td>
     </td>
     <td>
      –10
     </td>
     <td>
      10
      <br/>
      mV
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      ATTEN1, effective measurement range of 0 ~ 1050
     </td>
     <td>
     </td>
     <td>
      –10
     </td>
     <td>
      10
      <br/>
      mV
     </td>
    </tr>
   </tbody>
  </table>
  <p>
   Table 5-6. ADC Cal
   <a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32c3/api-reference/peripherals/adc_calibration.html">
    ibration Results
   </a>
  </p>
  <h2>
   5.6 Current Consumption
  </h2>
  <h2>
   <span id="page-54-1">
   </span>
   5.6.1 RF Current Consumption in Active Mode
  </h2>
  <p block-type="Text">
   <span id="page-54-2">
   </span>
   The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 100% duty cycle.
  </p>
  <table>
   <tbody>
    <tr>
     <th colspan="2">
     </th>
     <th>
     </th>
     <th colspan="2">
     </th>
    </tr>
    <tr>
     <td>
      Work Mode 1
     </td>
     <td>
     </td>
     <td>
      Description
     </td>
     <td>
      Peak (mA)
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td rowspan="2">
     </td>
     <td>
      802.11b, 1 Mbps, @21 dBm
     </td>
     <td>
      335
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      802.11g, 54 Mbps, @19 dBm
     </td>
     <td>
      285
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      TX
     </td>
     <td>
      802.11n, HT20, MCS7, @18.5 dBm
     </td>
     <td>
      276
     </td>
    </tr>
    <tr>
     <td>
      Active (RF working)
     </td>
     <td>
     </td>
     <td>
      802.11n, HT40, MCS7, @18.5 dBm
     </td>
     <td>
      278
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      802.11b/g/n, HT20
     </td>
     <td>
      84
     </td>
    </tr>
   </tbody>
  </table>
  <p>
  </p>
  <h2>
   5.6.2 Current Consumption in Other Modes
  </h2>
  <span id="page-55-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th rowspan="3">
     </th>
     <th rowspan="3">
      Current Consumption in Other Modes
     </th>
     <th rowspan="3">
     </th>
     <th colspan="3">
     </th>
    </tr>
    <tr>
     <th>
      Table 5-8. Current Consumption in Modem-sleep Mode
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="4">
      Mode
     </td>
     <td rowspan="2">
      CPU Frequency
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Typ
     </td>
    </tr>
    <tr>
     <td>
      Description
     </td>
     <td>
      All Peripherals Clocks
     </td>
     <td>
      All Peripherals Clocks
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      (MHz)
     </td>
     <td>
     </td>
     <td>
      Disabled (mA)
     </td>
     <td>
      Enabled (mA) 1
     </td>
    </tr>
    <tr>
     <td>
      CPU is running
     </td>
     <td>
     </td>
     <td>
      23
      <br/>
      28
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 5-8. Current Consumption in Modem-sleep Mode
  </h4>
  <p block-type="Text">
   1 In practice, the current consumption might be different depending on which peripherals are enabled.
  </p>
  <p block-type="Text">
   2 In Modem-sleep mode, Wi-Fi is clock gated.
  </p>
  <p block-type="Text">
   3 In Modem-sleep mode, the consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.
  </p>
  <h4>
   Table 5-9. Current Consumption in Low-Power Modes
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 5-9. Current Consumption in Low-Power Modes
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Mode
     </td>
     <td>
      Description
     </td>
     <td>
      Typ (µA)
     </td>
    </tr>
    <tr>
     <td>
      Light-sleep
     </td>
     <td>
      VDD_SPI and Wi-Fi are powered down, and all GPIOs are high-impedance
     </td>
     <td>
      130
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   5.7 Reliability
  </h2>
  <span id="page-55-2">
  </span>
  <span id="page-55-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 5-10. Reliability Qualifications
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Test Item
     </td>
     <td>
      Test Conditions
     </td>
     <td colspan="2" rowspan="2">
      Test Standard
     </td>
    </tr>
    <tr>
     <td>
      HTOL (High Temperature
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Operating Life)
     </td>
     <td>
      125 °C, 1000 hours
     </td>
     <td>
      JESD22-A108
     </td>
    </tr>
    <tr>
     <td>
      ESD (Electro-Static
     </td>
     <td>
      HBM (Human Body Mode) 1 ± 2000 V
     </td>
     <td>
      JS-001
     </td>
    </tr>
    <tr>
     <td>
      Discharge Sensitivity)
     </td>
     <td>
      CDM (Charge Device Mode) 2 ± 1000 V
     </td>
     <td colspan="2" rowspan="2">
      JS-002
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Current trigger ± 200 mA
     </td>
    </tr>
    <tr>
     <td>
      Latch up
     </td>
     <td>
      Voltage trigger 1.5 × VDDmax
     </td>
     <td>
      JESD78
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Bake 24 hours @125 °C
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Preconditioning
     </td>
     <td>
      Moisture soak (level 3: 192 hours @30 °C, 60% RH)
     </td>
     <td>
      J-STD-020, JESD47,
      <br/>
      JESD22-A113
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      IR reflow solder: 260 + 0 °C, 20 seconds, three times
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      TCT (Temperature Cycling
     </td>
     <td>
      –65 °C / 150 °C, 500 cycles
     </td>
     <td colspan="2">
      JESD22-A104
     </td>
    </tr>
    <tr>
     <td>
      Test)
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      uHAST (Highly
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Accelerated Stress Test,
     </td>
     <td>
      130 °C, 85% RH, 96 hours
     </td>
     <td>
      JESD22-A118
     </td>
    </tr>
    <tr>
     <td>
      unbiased)
      <br/>
      HTSL (High Temperature
     </td>
     <td>
     </td>
     <td colspan="2" rowspan="2">
      JESD22-A103
     </td>
    </tr>
    <tr>
     <td>
      Storage Life)
     </td>
     <td>
      150 °C, 1000 hours
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 5-10. Reliability Qualifications
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Table 5-10 - cont'd from previous page
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      5
      <br/>
      Electrical Characteristics
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 5-10 – cont'd from previous page
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <sup>
    1
   </sup>
   JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
  </p>
  <p block-type="Text">
   <sup>
    2
   </sup>
   JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.
  </p>
  <h2>
   6 RF Characteristics
  </h2>
  <p block-type="Text">
   This section contains tables with RF characteristics of the Espressif product.
  </p>
  <p block-type="Text">
   <span id="page-57-0">
   </span>
   The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss. The front-end circuit is a 0 Ω resistor.
  </p>
  <p block-type="Text">
   Devices should operate in the center frequency range allocated by regional regulatory authorities. The target center frequency range and the target transmit power are configurable by software. See ESP RF Test Tool and Test Guide for instructions.
  </p>
  <p block-type="Text">
   Unless otherwise stated, the RF tests are conducted with a 3.3 V (±5%) supply at 25 ºC ambient temperature.
  </p>
  <h2>
   <span id="page-57-1">
   </span>
   6.1 Wi-Fi Radio
  </h2>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      Table 6-1. Wi-Fi Frequency
     </th>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      Table 6-1. Wi-Fi Frequency
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   <span id="page-57-2">
   </span>
   6.1.1 Wi-Fi RF Transmitter (TX) Characteristics
  </h2>
  <p block-type="Text">
   Table 6-2. TX Power with Spectral Mask and EVM Meeting 802.11 Standards
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Table 6-2. TX Power with Spectral Mask and EVM Meeting 802.11 Standards
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
    </tr>
    <tr>
     <td>
      Rate
     </td>
     <td>
     </td>
     <td>
      (dBm) (dBm) (dBm)
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 1 Mbps
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      21.0
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 11 Mbps
      <br/>
      802.11g, 6 Mbps
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      21.0
      <br/>
      —
      <br/>
      21.0
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 54 Mbps
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      19.0
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS0
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      20.0
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS7
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      18.5
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS0
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      20.0
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-3. TX EVM Test
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      Min
     </th>
     <th>
      Typ
     </th>
     <th>
      SL1
     </th>
    </tr>
    <tr>
     <td>
      Rate
     </td>
     <td>
      (dB)
     </td>
     <td>
      (dB)
     </td>
     <td>
      (dB)
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 1 Mbps, @21 dBm
     </td>
     <td>
     </td>
     <td>
      –24.5
      <br/>
      —
     </td>
     <td>
      –10
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 11 Mbps, @21 dBm
     </td>
     <td>
     </td>
     <td>
      –25.0
      <br/>
      —
     </td>
     <td>
      –10
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 6 Mbps, @21 dBm
     </td>
     <td>
     </td>
     <td>
      –23.0
      <br/>
      —
     </td>
     <td>
      –5
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 54 Mbps, @19 dBm
     </td>
     <td>
     </td>
     <td>
      –27.5
      <br/>
      —
     </td>
     <td>
      –25
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS0, @20 dBm
     </td>
     <td>
     </td>
     <td>
      –22.5
      <br/>
      —
      <br/>
      –29.0
     </td>
     <td>
      –5
      <br/>
      –27
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS7, @18.5 dBm
      <br/>
      802.11n, HT40, MCS0, @20 dBm
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      –22.5
      <br/>
      —
     </td>
     <td>
      –5
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th colspan="4">
      .
     </th>
    </tr>
    <tr>
     <th>
      Rate
     </th>
     <th>
      <b>
       Min
      </b>
      <br/>
      (dB)
     </th>
     <th>
      <math>
       Typ \, | \, SL
      </math>
      <br/>
      (dB)
     </th>
     <th>
      (dB)
     </th>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS7, @18.5 dBm
     </td>
     <td>
     </td>
     <td>
      <math>
       -28.0
      </math>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-3 – cont'd from previous page
  </h4>
  <p block-type="Text">
   <sup>
    1
   </sup>
   SL stands for standard limit value.
  </p>
  <h2>
   <span id="page-58-0">
   </span>
   6.1.2 Wi-Fi RF Receiver (RX) Characteristics
  </h2>
  <h4>
   Table 6-4. RX Sensitivity
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      Table 6-4. RX Sensitivity
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
    </tr>
    <tr>
     <td>
      Rate
      <br/>
      802.11b, 1 Mbps
     </td>
     <td>
     </td>
     <td>
      –98.4
      <br/>
      —
     </td>
     <td>
      (dBm) (dBm) (dBm)
      <br/>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 2 Mbps
     </td>
     <td>
     </td>
     <td>
      –96.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 5.5 Mbps
     </td>
     <td>
     </td>
     <td>
      –93.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 11 Mbps
     </td>
     <td>
     </td>
     <td>
      –88.6
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 6 Mbps
     </td>
     <td>
     </td>
     <td>
      –93.8
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 9 Mbps
     </td>
     <td>
     </td>
     <td>
      –92.2
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 12 Mbps
     </td>
     <td>
     </td>
     <td>
      –91.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 18 Mbps
     </td>
     <td>
     </td>
     <td>
      –88.4
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 24 Mbps
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      –85.8
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 36 Mbps
     </td>
     <td>
     </td>
     <td>
      –82.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 48 Mbps
     </td>
     <td>
     </td>
     <td>
      –78.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 54 Mbps
     </td>
     <td>
     </td>
     <td>
      –76.6
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS0
     </td>
     <td>
     </td>
     <td>
      –93.6
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS1
     </td>
     <td>
     </td>
     <td>
      –90.8
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS2
     </td>
     <td>
     </td>
     <td>
      –88.4
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS3
     </td>
     <td>
     </td>
     <td>
      –85.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS4
      <br/>
      802.11n, HT20, MCS5
     </td>
     <td>
     </td>
     <td>
      –81.8
      <br/>
      —
      <br/>
      –77.8
      <br/>
      —
     </td>
     <td>
      —
      <br/>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS6
     </td>
     <td>
     </td>
     <td>
      –76.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS7
     </td>
     <td>
     </td>
     <td>
      –74.8
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS0
     </td>
     <td>
     </td>
     <td>
      –90.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS1
     </td>
     <td>
     </td>
     <td>
      –88.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS2
     </td>
     <td>
     </td>
     <td>
      –85.2
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS3
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      –82.0
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS4
     </td>
     <td>
     </td>
     <td>
      –78.8
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS5
     </td>
     <td>
     </td>
     <td>
      –74.6
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT40, MCS6
     </td>
     <td>
     </td>
     <td>
      –73.0
      <br/>
      —
     </td>
     <td>
      —
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-5. Maximum RX Level
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      Max
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      5
      <br/>
      5
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      5
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
      <br/>
      Typ
      <br/>
      (dBm) (dBm) (dBm)
      <br/>
      —
      <br/>
      —
      <br/>
      —
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th colspan="6">
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th colspan="2">
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Table 6-5 – cont'd from previous page
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
    </tr>
    <tr>
     <td>
      Rate
     </td>
     <td>
     </td>
     <td>
      (dBm) (dBm) (dBm)
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 54 Mbps
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      0
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS0
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      5
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   Table 6-6. RX Adjacent Channel Rejection
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      Table 6-6. RX Adjacent Channel Rejection
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
    </tr>
    <tr>
     <td>
      Rate
      <br/>
      802.11b, 1 Mbps
     </td>
     <td>
      (dB)
     </td>
     <td>
      (dB)
      <br/>
      —
     </td>
     <td>
      (dB)
      <br/>
      35
     </td>
    </tr>
    <tr>
     <td>
      802.11b, 11 Mbps
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      35
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 6 Mbps
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      31
     </td>
    </tr>
    <tr>
     <td>
      802.11g, 54 Mbps
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      20
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS0
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      31
     </td>
    </tr>
    <tr>
     <td>
      802.11n, HT20, MCS7
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      16
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   <span id="page-59-0">
   </span>
   6.2 Bluetooth 5 (LE) Radio
  </h2>
  <h4>
   Table 6-7. Bluetooth LE Frequency
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Table 6-7. Bluetooth LE Frequency
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
    </tr>
   </tbody>
  </table>
  <h2>
   6.2.1 Bluetooth LE RF Transmitter (TX) Characteristics
  </h2>
  <h4>
   Table 6-8. Transmitter Characteristics - Bluetooth LE 1 Mbps
  </h4>
  <span id="page-59-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="2">
      Parameter
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      RF power control range
     </td>
     <td>
      –24.00
     </td>
     <td>
     </td>
     <td>
      0
      <br/>
      20.00
     </td>
     <td>
      dBm
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      RF transmit power
      <br/>
      Carrier frequency offset and drift
     </td>
     <td>
      Gain control step
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      3.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Max |fn|n=0,
      <br/>
      1, 2, k
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      17.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      Max |f0
      <br/>
      − fn|
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      1.75
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      Max |fn
      <br/>
      − fn−5|
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      1.46
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      Modulation characteristics
     </td>
     <td>
      |f1
      <br/>
      − f0|
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      0.80
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      ∆ f1avg
     </td>
     <td rowspan="2">
     </td>
     <td rowspan="2">
      —
      <br/>
      250.00
      <br/>
      —
      <br/>
      190.00
     </td>
     <td rowspan="2">
     </td>
     <td rowspan="2">
      —
      <br/>
      kHz
      <br/>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      ∆
      <br/>
      f2max
      <br/>
      Min
      <br/>
      (for
      <br/>
      at least
     </td>
    </tr>
    <tr>
     <td>
      99.9% of all ∆ f2max)
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      In-band spurious emissions
     </td>
     <td>
      ∆ f2avg/∆ f1avg
      <br/>
      ± 2 MHz offset
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      0.83
      <br/>
      –37.62
      <br/>
      —
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      —
      <br/>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      ± 3 MHz offset
     </td>
     <td>
     </td>
     <td>
      –41.95
      <br/>
      —
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-8 – cont'd from previous page
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
      .
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      Parameter
     </th>
     <th>
      Description
     </th>
     <th>
      Min
     </th>
     <th>
      Typ
     </th>
     <th>
      Max
     </th>
     <th>
      Unit
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      <math>
       &gt;
      </math>
      ± 3 MHz offset
     </td>
     <td>
      _
     </td>
     <td>
      -44.48.
     </td>
     <td>
      <math>
       \overline{\phantom{0}}
      </math>
     </td>
     <td>
      dBm
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="2">
     </td>
     <td>
      Table 6-9. Transmitter Characteristics - Bluetooth LE 2 Mbps
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      Parameter
      <br/>
      RF transmit power
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      RF power control range
     </td>
     <td>
      –24.00
     </td>
     <td>
     </td>
     <td>
      0
      <br/>
      20.00
     </td>
     <td>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Gain control step
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      3.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Max |fn|n=0,
      <br/>
      1, 2, k
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      20.80
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      Carrier frequency offset and drift
     </td>
     <td>
      Max |f0
      <br/>
      − fn|
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      1.30
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      Max |fn
      <br/>
      − fn−5|
     </td>
     <td rowspan="2">
     </td>
     <td rowspan="2">
      —
      <br/>
      1.33
      <br/>
      —
      <br/>
      0.70
      <br/>
      —
      <br/>
      498.00
     </td>
     <td rowspan="2">
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      |f1
      <br/>
      − f0|
      <br/>
      ∆ f1avg
     </td>
     <td>
      —
      <br/>
      kHz
      <br/>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      Min
      <br/>
      ∆
      <br/>
      f2max
      <br/>
      (for
      <br/>
      at least
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="3">
      Modulation characteristics
     </td>
     <td>
      99.9% of all ∆ f2max)
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      430.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      ∆ f2avg/∆ f1avg
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      0.93
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      —
     </td>
    </tr>
    <tr>
     <td>
      ± 4 MHz offset
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      –43.55
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-9. Transmitter Characteristics - Bluetooth LE 2 Mbps
  </h4>
  <h4>
   Table 6-10. Transmitter Characteristics - Bluetooth LE 125 Kbps
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
      Table 6-10. Transmitter Characteristics - Bluetooth LE 125 Kbps
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="2">
      Parameter
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      RF transmit power
      <br/>
      Carrier frequency offset and drift
     </td>
     <td>
      RF power control range
     </td>
     <td>
      –24.00
     </td>
     <td>
     </td>
     <td>
      0
      <br/>
      20.00
     </td>
     <td>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Gain control step
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      3.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Max |fn|n=0,
      <br/>
      1, 2, k
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      17.50
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      Max |f0
      <br/>
      − fn|
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      0.45
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td rowspan="3">
      Modulation characteristics
     </td>
     <td>
      |fn
      <br/>
      − fn−3|
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      0.70
      <br/>
      —
      <br/>
      0.30
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
      <br/>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      |f0
      <br/>
      − f3|
      <br/>
      ∆ f1avg
     </td>
     <td>
     </td>
     <td rowspan="2">
      —
      <br/>
      250.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      ∆
      <br/>
      f1max
      <br/>
      Min
      <br/>
      (for
      <br/>
      at least
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="3">
      In-band spurious emissions
     </td>
     <td>
      99.9% of all∆ f2max)
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      235.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      ± 2 MHz offset
     </td>
     <td>
     </td>
     <td>
      –37.90
      <br/>
      —
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      ± 3 MHz offset
     </td>
     <td>
     </td>
     <td>
      –41.00
      <br/>
      —
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-11. Transmitter Characteristics - Bluetooth LE 500 Kbps
  </h4>
  <span id="page-60-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="2">
      Parameter
      <br/>
      RF transmit power
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      RF power control range
     </td>
     <td>
      –24.00
     </td>
     <td>
     </td>
     <td>
      0
      <br/>
      20.00
     </td>
     <td>
      dBm
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      Carrier frequency offset and drift
     </td>
     <td>
      Gain control step
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      3.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Max |fn|n=0,
      <br/>
      1, 2, k
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      17.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      Max |f0
      <br/>
      − fn|
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      0.88
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
      |fn
      <br/>
      − fn−3|
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      1.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      |f0
      <br/>
      − f3|
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      0.20
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   Modulation characteristics
  </p>
  <table>
   <tbody>
    <tr>
     <th colspan="7">
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td rowspan="2">
     </td>
     <td rowspan="2">
     </td>
     <td rowspan="2">
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 6-11 – cont'd from previous page
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="3">
      Parameter
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      ∆
      <br/>
      f2max
      <br/>
      Min
      <br/>
      (for
      <br/>
      at least
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      99.9% of all ∆ f2max)
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      190.00
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      kHz
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-11 – cont'd from previous page
  </h4>
  <h2>
   6.2.2 Bluetooth LE RF Receiver (RX) Characteristics
  </h2>
  <span id="page-61-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 6-12. Receiver Characteristics - Bluetooth LE 1 Mbps
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Parameter
      <br/>
      Sensitivity @30.8% PER
     </td>
     <td>
      Description
      <br/>
      —
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
      <br/>
      —
     </td>
     <td>
      Max
      <br/>
      –97
     </td>
     <td>
      Unit
      <br/>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Maximum received signal @30.8% PER —
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      5
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Co-channel C/I
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      8
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 + 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –3
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      Adjacent channel selectivity C/I
     </td>
     <td>
      F = F0 – 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –4
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 + 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –29
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 – 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –31
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 + 3 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –33
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 – 3 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –27
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F ≥ F0 + 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –29
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td rowspan="2">
      Image frequency
     </td>
     <td>
      F ≤ F0 – 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –38
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –29
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      Adjacent channel to image frequency
      <br/>
      Out-of-band blocking performance
     </td>
     <td>
      F = Fimage
      <br/>
      + 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –41
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = Fimage
      <br/>
      – 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –33
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      30 MHz ~ 2000 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –5
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      2003 MHz ~ 2399 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –18
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2484 MHz ~ 2997 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –15
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-12. Receiver Characteristics - Bluetooth LE 1 Mbps
  </h4>
  <h4>
   Table 6-13. Receiver Characteristics - Bluetooth LE 2 Mbps
  </h4>
  <span id="page-61-1">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Parameter
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      Sensitivity @30.8% PER
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –93
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Maximum received signal @30.8% PER —
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      3
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td rowspan="8">
      Co-channel C/I
      <br/>
      Adjacent channel selectivity C/I
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      10
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 + 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –7
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 – 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –7
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 + 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –28
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 – 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –26
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 + 6 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –26
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = F0 – 6 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –27
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F ≥ F0 + 8 MHz
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      —
     </td>
     <td>
      –29
      <br/>
      –28
     </td>
     <td>
      —
      <br/>
      dB
      <br/>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Image frequency
     </td>
     <td>
      F ≤ F0 – 8 MHz
      <br/>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –28
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th colspan="7">
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td rowspan="2">
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Table 6-13 – cont'd from previous page
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td rowspan="4">
      Parameter
      <br/>
      Adjacent channel to image frequency
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      F = Fimage
      <br/>
      + 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –26
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      F = Fimage
      <br/>
      – 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –7
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      30 MHz ~ 2000 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –5
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      2003 MHz ~ 2399 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –19
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-13 – cont'd from previous page
  </h4>
  <h4>
   Table 6-14. Receiver Characteristics - Bluetooth LE 125 Kbps
  </h4>
  <span id="page-62-0">
  </span>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 6-14. Receiver Characteristics - Bluetooth LE 125 Kbps
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Parameter
      <br/>
      Sensitivity @30.8% PER
     </td>
     <td>
      Description
      <br/>
      —
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
      <br/>
      –105
      <br/>
      —
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
      <br/>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Maximum received signal @30.8% PER —
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      5
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Co-channel C/I
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      3
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 + 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –6
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 – 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –6
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 + 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –33
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 – 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –43
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Adjacent channel selectivity C/I
     </td>
     <td>
      F = F0 + 3 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –37
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 – 3 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –47
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F ≥ F0 + 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –40
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F ≤ F0 – 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –50
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Image frequency
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –40
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      Table 6-15. Receiver Characteristics - Bluetooth LE 500 Kbps
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      Parameter
     </td>
     <td>
      Description
     </td>
     <td>
      Min
     </td>
     <td>
      Typ
     </td>
     <td>
      Max
     </td>
     <td>
      Unit
     </td>
    </tr>
    <tr>
     <td>
      Sensitivity @30.8% PER
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      –100
      <br/>
      —
     </td>
     <td>
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Maximum received signal @30.8% PER —
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      5
     </td>
     <td>
      —
      <br/>
      dBm
     </td>
    </tr>
    <tr>
     <td>
      Co-channel C/I
     </td>
     <td>
      —
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      3
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 + 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –2
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 – 1 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –3
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 + 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –32
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
      Adjacent channel selectivity C/I
     </td>
     <td>
      F = F0 – 2 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –33
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 + 3 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –23
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F = F0 – 3 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –40
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F ≥ F0 + 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –34
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      F ≤ F0 – 4 MHz
     </td>
     <td>
     </td>
     <td>
      —
     </td>
     <td>
      –44
     </td>
     <td>
      —
      <br/>
      dB
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Table 6-15. Receiver Characteristics - Bluetooth LE 500 Kbps
  </h4>
  <h2>
   7 Packaging
  </h2>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     For information about tape, reel, and chip marking, please refer to
     <i>
      Espressif Chip Packaging Information
     </i>
     .
    </li>
    <li block-type="ListItem">
     <span id="page-64-0">
     </span>
     <i>
      •
     </i>
     The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also Figure 2-1
     <i>
      ESP32-C3
     </i>
     、
     <i>
      ESP32-C3FH4, and ESP32-C3FN4 Pin Layout (Top View)
     </i>
     .
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     The recommended land pattern source file (dxf) is available for download. You can view the file with Autodesk Viewer.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     <a href="#page-12-2">
      For referen
     </a>
     ce PCB layout, please refer to ESP32-C3 Hardware Design Guidelines.
    </li>
   </ul>
  </p>
  <p>
   <img src="_page_64_Figure_5.jpeg"/>
  </p>
  <p>
   Figure 7-1. QFN32 (5×5 mm) Package
  </p>
  <table>
   <tbody>
    <tr>
     <th>
      P
     </th>
     <th colspan="2">
      P
      <br/>
      P
     </th>
     <th>
      Pro
      <br/>
      i
      <br/>
      d
      <br/>
      v
     </th>
     <th colspan="2">
      P
      <br/>
      Se
      <br/>
      ing
      <br/>
      tt
     </th>
     <th>
      An
      <br/>
      log
      <br/>
      Fu
      <br/>
      t
      <br/>
      a
      <br/>
      nc
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
      I
      <br/>
      M
      <br/>
      U
     </th>
     <th>
      Fu
      <br/>
      t
      <br/>
      nc
     </th>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
      in
      <br/>
      No
     </th>
     <th>
      in
      <br/>
      Na
     </th>
     <th>
      in
      <br/>
      P
      <br/>
      Ty
      <br/>
      Po
      <br/>
      p
     </th>
     <th>
      in
      <br/>
      ing
      <br/>
      At
      <br/>
      we
      <br/>
      r
     </th>
     <th>
      in
      <br/>
      Re
      <br/>
      A
      <br/>
      fte
      <br/>
      t
      <br/>
      se
     </th>
     <th>
      s
      <br/>
      Re
      <br/>
      0
      <br/>
      t
      <br/>
      se
     </th>
     <th>
      ion
      <br/>
      1
     </th>
     <th>
     </th>
     <th>
      Ty
      <br/>
      p
     </th>
     <th>
      O
      <br/>
      X
      <br/>
      1
     </th>
     <th>
      ion
      <br/>
      Ty
      <br/>
      2
      <br/>
      p
     </th>
     <th>
     </th>
     <th>
      Ty
      <br/>
      p
     </th>
     <th>
      Appendix
     </th>
    </tr>
    <tr>
     <td>
      1
     </td>
     <td>
      me
      <br/>
      L
      <br/>
      N
      <br/>
      A_
      <br/>
      I
      <br/>
      N
     </td>
     <td>
      e
      <br/>
      An
      <br/>
      a
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      r
     </td>
     <td>
     </td>
     <td>
      0
     </td>
     <td>
      e
     </td>
     <td>
     </td>
     <td>
      e
     </td>
     <td>
     </td>
     <td>
      e
     </td>
     <td>
      A
      <br/>
      –
     </td>
    </tr>
    <tr>
     <td>
      2
     </td>
     <td>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3
     </td>
     <td>
      log
      <br/>
      Po
      <br/>
      we
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3
     </td>
     <td>
      3
      <br/>
      3
      <br/>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      P
     </td>
     <td>
      r
      <br/>
      Po
      <br/>
      we
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      4
     </td>
     <td>
      3
      <br/>
      2
      <br/>
      X
      <br/>
      T
      <br/>
      A
      <br/>
      L_
      <br/>
      K_
      <br/>
      P
     </td>
     <td>
      r
      <br/>
      O
      <br/>
      I
      <br/>
      V
     </td>
     <td>
      3
      <br/>
      3_
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      R
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
      X
      <br/>
      T
      <br/>
      A
     </td>
     <td>
      3
      <br/>
      2
      <br/>
      C
      <br/>
      L_
      <br/>
      K_
      <br/>
      A
      <br/>
      D
      <br/>
      1_
     </td>
     <td>
      C
      <br/>
      G
      <br/>
      O
      <br/>
      H
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      5
     </td>
     <td>
      X
      <br/>
      T
      <br/>
      A
      <br/>
      L_
      <br/>
      3
      <br/>
      2
      <br/>
      K_
      <br/>
      N
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      C
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      R
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
      X
      <br/>
      T
      <br/>
      A
     </td>
     <td>
      P
      <br/>
      L_
      <br/>
      3
      <br/>
      2
      <br/>
      K_
      <br/>
      N
      <br/>
      A
      <br/>
      D
      <br/>
      C
      <br/>
      1_
     </td>
     <td>
      0
      <br/>
      0
      <br/>
      C
      <br/>
      H
      <br/>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
     </td>
     <td>
      T
      <br/>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
     </td>
     <td>
      0
      <br/>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
     </td>
     <td>
      T
      <br/>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      ESP32-C3
     </td>
    </tr>
    <tr>
     <td>
      6
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      2
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      C
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      R
      <br/>
      T
      <br/>
      I
     </td>
     <td>
      I
     </td>
     <td>
     </td>
     <td>
      A
      <br/>
      D
      <br/>
      C
      <br/>
      1_
     </td>
     <td>
      1
      <br/>
      1
      <br/>
      C
      <br/>
      H
      <br/>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
     </td>
     <td>
      T
      <br/>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
     </td>
     <td>
      1
      <br/>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
     </td>
     <td>
      T
      <br/>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      F
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      Q
     </td>
     <td>
      I
      <br/>
      1
      <br/>
      /
      <br/>
      O
      <br/>
      /
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      7
     </td>
     <td>
      C
      <br/>
      H
      <br/>
      I
      <br/>
      P_
      <br/>
      E
      <br/>
      N
     </td>
     <td>
      An
     </td>
     <td>
      C
      <br/>
      E
     </td>
     <td>
      E
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      2
      <br/>
      2
     </td>
     <td>
      T
     </td>
     <td>
      2
     </td>
     <td>
      T
     </td>
     <td>
     </td>
     <td>
      T
     </td>
     <td>
      Consolidated
     </td>
    </tr>
    <tr>
     <td>
      8
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      3
     </td>
     <td>
      log
      <br/>
      a
      <br/>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      R
      <br/>
      T
      <br/>
      I
     </td>
     <td>
      I
     </td>
     <td>
     </td>
     <td>
      A
      <br/>
      D
      <br/>
      C
     </td>
     <td>
      C
      <br/>
      H
      <br/>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
      S
      <br/>
      M
      <br/>
      T
      <br/>
      M
     </td>
     <td>
      O
      <br/>
      I
      <br/>
      V
     </td>
     <td>
      3_
      <br/>
      C
      <br/>
      E
      <br/>
      3
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      R
      <br/>
      T
     </td>
     <td>
      E
      <br/>
      I
     </td>
     <td>
     </td>
     <td>
      1_
      <br/>
      C
      <br/>
      A
      <br/>
      D
     </td>
     <td>
      3
      <br/>
      3
      <br/>
      C
      <br/>
      H
      <br/>
      M
      <br/>
      T
      <br/>
      M
     </td>
     <td>
      T
      <br/>
      I
     </td>
     <td>
      3
      <br/>
      G
      <br/>
      O
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      T
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      F
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      H
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      1
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      9
     </td>
     <td>
     </td>
     <td>
      O
     </td>
     <td>
      3_
      <br/>
      C
      <br/>
      3
     </td>
     <td>
      E
     </td>
     <td>
     </td>
     <td>
      1_
      <br/>
      C
     </td>
     <td>
      S
      <br/>
      4
      <br/>
      C
     </td>
     <td>
      1
     </td>
     <td>
      4
      <br/>
      G
      <br/>
      O
     </td>
     <td>
      T
      <br/>
      /
      <br/>
      O
      <br/>
      /
     </td>
     <td>
      D
      <br/>
      S
     </td>
     <td>
      T
      <br/>
      /
      <br/>
      O
      <br/>
      /
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      0
     </td>
     <td>
      M
      <br/>
      T
      <br/>
      D
      <br/>
      I
     </td>
     <td>
      I
      <br/>
      V
     </td>
     <td>
      3_
      <br/>
      C
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      R
      <br/>
      T
     </td>
     <td>
      I
      <br/>
      E
     </td>
     <td>
     </td>
     <td>
      2_
      <br/>
      A
      <br/>
      D
     </td>
     <td>
      0
      <br/>
      H
      <br/>
      M
      <br/>
      T
      <br/>
      D
      <br/>
      I
     </td>
     <td>
      I
      <br/>
      1
     </td>
     <td>
      P
      <br/>
      I
      <br/>
      5
     </td>
     <td>
      I
      <br/>
      T
      <br/>
      F
     </td>
     <td>
      P
      <br/>
      I
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      I
      <br/>
      1
      <br/>
      T
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      1
     </td>
     <td>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      R
      <br/>
      T
      <br/>
      C
     </td>
     <td>
      Po
      <br/>
      we
      <br/>
      r
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      Pin
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      2
     </td>
     <td>
      M
      <br/>
      T
      <br/>
      C
      <br/>
      K
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
     </td>
     <td>
      I
      <br/>
      E
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      M
      <br/>
      T
      <br/>
      C
      <br/>
      K
     </td>
     <td>
      I
      <br/>
      1
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      6
     </td>
     <td>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
      <br/>
      F
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      C
      <br/>
      L
      <br/>
      K
     </td>
     <td>
      I
      <br/>
      1
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
     </td>
     <td>
      Overview
     </td>
    </tr>
    <tr>
     <td>
      3
      <br/>
      1
     </td>
     <td>
      M
      <br/>
      T
      <br/>
      D
      <br/>
      O
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
     </td>
     <td>
      I
      <br/>
      E
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      M
      <br/>
      T
      <br/>
      D
      <br/>
      O
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      7
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
      <br/>
      F
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      D
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      1
      <br/>
      O
      <br/>
      T
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      4
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      8
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
      <br/>
      I
      <br/>
      E
     </td>
     <td>
      I
      <br/>
      E
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      8
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      8
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      5
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      9
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      O
      <br/>
      I
      <br/>
      V
     </td>
     <td>
      3
      <br/>
      3_
      <br/>
      C
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      P
      <br/>
      U
      <br/>
      I
      <br/>
      E,
     </td>
     <td>
      W
      <br/>
      P
      <br/>
      U
      <br/>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      9
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      9
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      6
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      0
      <br/>
      P
      <br/>
      I
      <br/>
      1
     </td>
     <td>
      O
      <br/>
      I
      <br/>
      V
     </td>
     <td>
      3
      <br/>
      3_
      <br/>
      C
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      P
      <br/>
      U
     </td>
     <td>
      I
      <br/>
      E
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      0
      <br/>
      P
      <br/>
      I
      <br/>
      1
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      0
      <br/>
      P
      <br/>
      I
      <br/>
      1
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      T
      <br/>
      F
     </td>
     <td>
      S
      <br/>
      C
      <br/>
      S
      <br/>
      0
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      1
      <br/>
      T
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      7
     </td>
     <td>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
     </td>
     <td>
      Po
      <br/>
      we
      <br/>
      r
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      1
      <br/>
      8
     </td>
     <td>
      V
      <br/>
      D
      <br/>
      D_
      <br/>
      S
      <br/>
      P
      <br/>
      I
     </td>
     <td>
      Po
      <br/>
      V
      <br/>
      we
      <br/>
      r
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      1
     </td>
     <td>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      1
     </td>
     <td>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      9
      <br/>
      1
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      H
      <br/>
      D
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      /
      <br/>
      D
      <br/>
      D_
      <br/>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      U
      <br/>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      H
      <br/>
      D
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      1
      <br/>
      O
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      2
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      0
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      /
      <br/>
      D
      <br/>
      D_
      <br/>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      U
      <br/>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      1
      <br/>
      O
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      3
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      1
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      C
      <br/>
      S
      <br/>
      0
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      /
      <br/>
      D
      <br/>
      D_
      <br/>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      U
      <br/>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      C
      <br/>
      S
     </td>
     <td>
      /
      <br/>
      0
      <br/>
      O
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      4
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      2
     </td>
     <td>
      S
      <br/>
      C
      <br/>
      P
      <br/>
      I
      <br/>
      L
      <br/>
      K
     </td>
     <td>
      O
      <br/>
      I
      <br/>
      V
     </td>
     <td>
      S
      <br/>
      /
      <br/>
      3
      <br/>
      3_
      <br/>
      C
      <br/>
      D
      <br/>
      D_
      <br/>
      P
      <br/>
      I
      <br/>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      P
      <br/>
      U
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      U
      <br/>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      S
      <br/>
      C
      <br/>
      P
      <br/>
      I
      <br/>
      L
     </td>
     <td>
      O
      <br/>
      /
      <br/>
      K
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      P
      <br/>
      I
      <br/>
      1
      <br/>
      5
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      3
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      D
     </td>
     <td>
      O
      <br/>
      I
      <br/>
      V
     </td>
     <td>
      S
      <br/>
      /
      <br/>
      3
      <br/>
      3_
      <br/>
      C
      <br/>
      D
      <br/>
      D_
      <br/>
      P
      <br/>
      I
      <br/>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      P
      <br/>
      U
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      U
      <br/>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      D
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      1
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      6
      <br/>
      P
      <br/>
      I
      <br/>
      1
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      4
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      Q
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D_
      <br/>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      /
      <br/>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
      <br/>
      W
      <br/>
      P
     </td>
     <td>
      U
      <br/>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      S
      <br/>
      P
      <br/>
      I
      <br/>
      Q
     </td>
     <td>
      I
      <br/>
      1
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      7
     </td>
     <td>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      5
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      8
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      U
      <br/>
      S
      <br/>
      B_
     </td>
     <td>
      D-
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      8
     </td>
     <td>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      8
     </td>
     <td>
      I
      <br/>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      6
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      9
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      U
      <br/>
      S
      <br/>
      B_
     </td>
     <td>
      D+
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      9
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      1
      <br/>
      9
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      7
     </td>
     <td>
      U
      <br/>
      0
      <br/>
      R
      <br/>
      X
      <br/>
      D
     </td>
     <td>
      I
      <br/>
      O
      <br/>
      V
     </td>
     <td>
      D
      <br/>
      D
      <br/>
      3
      <br/>
      P
      <br/>
      3_
      <br/>
      C
      <br/>
      P
      <br/>
      U
     </td>
     <td>
      I
      <br/>
      E,
      <br/>
      W
     </td>
     <td>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
      U
      <br/>
      0
      <br/>
      R
      <br/>
      X
      <br/>
      D
     </td>
     <td>
      I
      <br/>
      1
     </td>
     <td>
      G
      <br/>
      P
      <br/>
      I
      <br/>
      O
      <br/>
      2
      <br/>
      0
     </td>
     <td>
      /
      <br/>
      /
      <br/>
      I
      <br/>
      O
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      8
     </td>
     <td>
      0
      <br/>
      U
      <br/>
      T
      <br/>
      X
      <br/>
      D
     </td>
     <td>
      O
      <br/>
      I
      <br/>
      V
     </td>
     <td>
      3
      <br/>
      3_
      <br/>
      C
      <br/>
      D
      <br/>
      D
      <br/>
      P
      <br/>
      P
      <br/>
      U
     </td>
     <td>
      W
      <br/>
      P
      <br/>
      U
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
      0
      <br/>
      U
      <br/>
      T
      <br/>
      X
      <br/>
      D
     </td>
     <td>
      O
     </td>
     <td>
      G
      <br/>
      O
      <br/>
      2
      <br/>
      P
      <br/>
      I
      <br/>
      1
     </td>
     <td>
      /
      <br/>
      O
      <br/>
      /
      <br/>
      I
      <br/>
      T
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      2
      <br/>
      9
     </td>
     <td>
      X
      <br/>
      T
      <br/>
      A
      <br/>
      L_
      <br/>
      N
     </td>
     <td>
      log
      <br/>
      An
      <br/>
      a
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3
      <br/>
      0
     </td>
     <td>
      X
      <br/>
      T
      <br/>
      A
      <br/>
      L_
      <br/>
      P
     </td>
     <td>
      An
      <br/>
      log
      <br/>
      a
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3
      <br/>
      1
     </td>
     <td>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      A
     </td>
     <td>
      Po
      <br/>
      we
      <br/>
      r
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
    <tr>
     <td>
      3
      <br/>
      2
     </td>
     <td>
      V
      <br/>
      D
      <br/>
      D
      <br/>
      A
     </td>
     <td>
      Po
      <br/>
      we
      <br/>
      r
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <p block-type="Text">
   <span id="page-65-0">
   </span>
   *For details, see Section
   <a href="#page-12-3">
    2
   </a>
   <i>
    <a href="#page-12-3">
     Pins
    </a>
   </i>
   . Regarding highlighted cells, see Section
   <a href="#page-20-1">
    2.3.3
   </a>
   <i>
    <a href="#page-20-1">
     Restrictions
    </a>
    for GPIOs
   </i>
   .
  </p>
  <h2>
   <span id="page-66-1">
   </span>
   ESP32-C3 Chip Series Group Overview
  </h2>
  <p block-type="Text">
   <span id="page-66-0">
   </span>
   The ESP32-C3 chip series group is a low-power solution that provides 2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth 5.0 connectivity, dedicated to smart home applications. This chip series group consists of the following chip series:
  </p>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ESP32-C
     <a href="#page-67-5">
      3 series
     </a>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ES
     <a href="#page-67-6">
      P8685 serie
     </a>
     s, a cost-down version of ESP32-C3 series
    </li>
   </ul>
  </p>
  <p block-type="Text">
   All members within the ESP32-C3 chip series group use a common set of software and reference materials, including the technical reference manual and hardware design guidelines – See
   <i>
    Related Documentation and Resources
   </i>
   .
  </p>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <th>
     </th>
     <th>
      ESP32-C3
     </th>
     <th>
      ESP8685
     </th>
    </tr>
    <tr>
     <th>
      Chip revision
     </th>
     <th>
      v0.4/v1.1
     </th>
     <th>
      v0.4
     </th>
    </tr>
    <tr>
     <th>
      In-package flash
     </th>
     <th>
      No/4 MB
     </th>
     <th>
      4 MB
     </th>
    </tr>
    <tr>
     <th>
      Flash extensibility
     </th>
     <th>
      Y
     </th>
     <th>
      —
     </th>
    </tr>
   </tbody>
  </table>
  <p>
   <img src="_page_67_Picture_0.jpeg"/>
  </p>
  <h4>
   <span id="page-67-1">
   </span>
   chip series
  </h4>
  <p block-type="Text">
   A subset of chips within a chip series group with similar core features and specifications 2, 67
  </p>
  <h4>
   <span id="page-67-6">
   </span>
   chip series group
  </h4>
  <p block-type="Text">
   A broad group of related chip products that use the same die. For example, ESP32-C3 c
   <a href="#page-1-1">
    hi
   </a>
   <a href="#page-66-1">
    p se
   </a>
   ries group consists of ESP32-C3 chip series and ESP8685 chip series 2, 67
  </p>
  <h4>
   <span id="page-67-5">
   </span>
   in-package flash
  </h4>
  <p block-type="Text">
   Flash integrated directly into the chip's package, and extern
   <a href="#page-1-1">
    al
   </a>
   <a href="#page-66-1">
   </a>
   t
   <a href="#page-66-1">
    o th
   </a>
   e chip die 4, 34
  </p>
  <h4>
   <span id="page-67-0">
   </span>
   off-package flash
  </h4>
  <p block-type="Text">
   Flash external to the chip's package 4
  </p>
  <h4>
   peripheral
  </h4>
  <p block-type="Text">
   A hardware component or subsyste
   <a href="#page-3-0">
    m
   </a>
   within the chip to interface with the outside world 15, 18
  </p>
  <h4>
   <span id="page-67-2">
   </span>
   strapping pin
  </h4>
  <p block-type="Text">
   A type of GPIO pin used to configure certain operational settings during the chip's powe
   <a href="#page-14-1">
    r-u
   </a>
   <a href="#page-17-4">
    p, a
   </a>
   nd can be reconfigured as normal GPIO after the chip's reset 29
  </p>
  <h4>
   eFuse parameter
  </h4>
  <p block-type="Text">
   A parameter stored in an electrically programmabl
   <a href="#page-28-3">
    e fu
   </a>
   se (eFuse) memory within a chip. The parameter can be set by programming EFUSE_PGM_DATA
   <i>
    n
   </i>
   _REG registers, and read by reading a register field named after the parameter 29
  </p>
  <h4>
   SPI boot mode
  </h4>
  <p block-type="Text">
   A boot mode in which user
   <a href="#page-28-3">
    s lo
   </a>
   ad and execute the existing code from SPI flash 30
  </p>
  <h4>
   <span id="page-67-3">
   </span>
   joint download boot mode
  </h4>
  <p block-type="Text">
   A boot mode in which users can download code into flash via the UART or othe
   <a href="#page-29-4">
    r in
   </a>
   terfaces (see Table 3-3
   <i>
    Chip Boot Mode Control
   </i>
   &gt; Note), and load and execute the downloaded code from the flash or SRAM 30
  </p>
  <h4>
   <span id="page-67-4">
   </span>
   eFuse
  </h4>
  <p block-type="Text">
   <a href="#page-29-2">
    A one-time programmabl
   </a>
   e (OTP) memory which stores system and user parameters, such as MAC address, chip revision number, flash encryption key, etc. Value 0 indicates the default state, and valu
   <a href="#page-29-4">
    e 1
   </a>
   indicates the eFuse has been programmed 34
  </p>
  <h2>
   Related Documentation and Resources
  </h2>
  <h2>
   <span id="page-68-0">
   </span>
   Related Documentation
  </h2>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ESP32-C3 Technical Reference Manual  Detailed information on how to use the ESP32-C3 memory and peripherals.
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ESP32-C3 Hardware Design Guidelines  Guidelines on how to integrate the ESP32-C3 into your hardware prod
     <a href="https://espressif.com/documentation/esp32-c3_technical_reference_manual_en.pdf">
      uct.
     </a>
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ESP32-C3 Series SoC Errata  Descriptions of known errors in ESP32-C3 series of SoCs.
    </li>
    <li block-type="ListItem">
     <i>
      •
      <a href="https://espressif.com/documentation/esp32-c3_hardware_design_guidelines_en.pdf">
       Certificates
      </a>
     </i>
     https://espressif.com/en/support/documents/certificates
    </li>
    <li block-type="ListItem">
     <i>
      •
      <a href="https://espressif.com/sites/default/files/documentation/esp32-c3_errata_en.pdf">
       ESP32-C3 Product/Process
      </a>
      Change Notifications (PCN)
     </i>
     https://espressif.com/en/support/documents/pcns?keys=ESP32-C3
    </li>
    <li block-type="ListItem">
     <i>
      • ESP32-C3 Advisories
     </i>
     <a href="https://espressif.com/en/support/documents/certificates?keys=&amp;field_product_value%5B%5D=ESP32-C3">
      Information on security, bugs, compa
     </a>
     tibility, component reliability. https://espressif.com/en/support/documents/advisories?keys=ESP32-C3
    </li>
    <li block-type="ListItem">
     <i>
      •
      <a href="https://espressif.com/en/support/documents/pcns?keys=ESP32-C3">
       Documentation Updates and Update Notification Subscription
      </a>
     </i>
     https://espressif.com/en/support/download/documents
    </li>
   </ul>
  </p>
  <h2>
   Dev
   <a href="https://espressif.com/en/support/documents/advisories?keys=ESP32-C3">
    eloper Zone
   </a>
  </h2>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      •
     </i>
     ESP-IDF
     <a href="https://espressif.com/en/support/download/documents">
      Programming
     </a>
     Guide for ESP32-C3  Extensive documentation for the ESP-IDF development framework.
    </li>
    <li block-type="ListItem">
     <i>
      • ESP-IDF
     </i>
     and other development frameworks on GitHub. https://github.com/espressif
    </li>
    <li block-type="ListItem">
     <i>
      • ESP32 BBS Forum
     </i>
     <a href="https://docs.espressif.com/projects/esp-idf/en/latest/esp32c3/get-started/index.html">
      Engineer-to-Engineer (E2
     </a>
     E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.
     <a href="https://github.com/espressif">
      https://esp32.com/
     </a>
    </li>
    <li block-type="ListItem">
     <i>
      • The ESP Journal
     </i>
     Best Practices, Articles, and Notes from Espressif folks. https://blog.espressif.com/
    </li>
    <li block-type="ListItem">
     <i>
      •
     </i>
     <a href="https://esp32.com/">
      See the tabs
     </a>
     <i>
      SDKs and Demos
     </i>
     ,
     <i>
      Apps
     </i>
     ,
     <i>
      Tools
     </i>
     ,
     <i>
      AT Firmware
     </i>
     . https://espressif.com/en/support/download/sdks-demos
    </li>
   </ul>
  </p>
  <h2>
   Pro
   <a href="https://blog.espressif.com/">
    ducts
   </a>
  </h2>
  <p block-type="ListGroup">
   <ul>
    <li block-type="ListItem">
     <i>
      • ESP32-C3 Series SoCs
     </i>
     <a href="https://espressif.com/en/support/download/sdks-demos">
      Browse through all ESP32-C3 SoCs
     </a>
     . https://espressif.com/en/products/socs?id=ESP32-C3
    </li>
    <li block-type="ListItem">
     <i>
      • ESP32-C3 Series Modules
     </i>
     Browse through all ESP32-C3-based modules. https://espressif.com/en/products/modules?id=ESP32-C3
    </li>
    <li block-type="ListItem">
     <i>
      • ESP32-C3 Series DevKits
     </i>
     <a href="https://espressif.com/en/products/socs?id=ESP32-C3">
      Browse through all ESP32-C3-
     </a>
     based devkits. https://espressif.com/en/products/devkits?id=ESP32-C3
    </li>
    <li block-type="ListItem">
     <i>
      • ESP Product Selector
     </i>
     <a href="https://espressif.com/en/products/modules?id=ESP32-C3">
      Find an Espressif hardware product suita
     </a>
     ble for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en
    </li>
   </ul>
  </p>
  <h2>
   Co
   <a href="https://espressif.com/en/products/devkits?id=ESP32-C3">
    ntact Us
   </a>
  </h2>
  <p block-type="Text">
   <i>
    •
   </i>
   See the tabs
   <i>
    Sales Questions
   </i>
   ,
   <i>
    <a href="https://products.espressif.com/#/product-selector?language=en">
     Technical Enquiries
    </a>
   </i>
   ,
   <i>
    Circuit Schematic &amp; PCB Design Review
   </i>
   ,
   <i>
    Get Samples
   </i>
   (Online stores),
   <i>
    Become Our Supplier
   </i>
   ,
   <i>
    Comments &amp; Suggestions
   </i>
   . https://espressif.com/en/contact-us/sales-questions
  </p>
  <h2>
   Revision History
  </h2>
  <table>
   <tbody>
    <tr>
     <th>
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Revision History
      <br/>
      Date
     </td>
     <td>
      Version
     </td>
     <td>
      Release notes
      <br/>
      • Updated CPU CoreMark® scode in Section
      <br/>
      Product Overview
      <br/>
      • According
      <br/>
      to
      <br/>
      updates
      <br/>
      in
      <br/>
      Compatibility
      <br/>
      Advisory
      <br/>
      for
      <br/>
      ESP32-C3
      <br/>
      Chip
     </td>
    </tr>
    <tr>
     <td>
      2025-04-14
     </td>
     <td>
      v2.1
     </td>
     <td>
      Revision v1.1, updated SRAM space in note 5 for Table ESP32-C3 Series
      <br/>
      Comparison
      <br/>
      • Added Section 2.3.4 Peripheral Pin Assignment
     </td>
    </tr>
    <tr>
     <td>
      2024-11-14
     </td>
     <td>
      v2.0
     </td>
     <td>
      • Added ESP32-C3 Chip Series Group Overview
      <br/>
      • Added Glossary
     </td>
    </tr>
    <tr>
     <td>
      2024-09-11
      <br/>
      2024-07-29
     </td>
     <td>
      v1.9
      <br/>
      v1.8
     </td>
     <td>
      Updated pin layout and the number of GPIOs for ESP32-C3FH4X according to
      <br/>
      PCN20240702 Upgrade of ESP32-C3FH4X Product
      <br/>
      • Removed
      <br/>
      the
      <br/>
      ESP32-C3FH4XAZ
      <br/>
      variant
      <br/>
      and
      <br/>
      added
      <br/>
      Compatibility
      <br/>
      Advisory for ESP32-C3 Chip Revision v1.1 in Chapter 1 ESP32-C3 Series
      <br/>
      Comparison
      <br/>
      • Updated the default driving strength for each pin in Table 2-1 Pin Overview
      <br/>
      &gt; Note 4
      <br/>
      • Added flash erase cycles, retention time, maximum clock frequency in
      <br/>
      Section 4.1.2.1 Internal Memory
      <br/>
      • Improved the formatting, structure, and wording in the following sections:
      <br/>
      – Section 2 Pins
      <br/>
      – Section 3 Boot Configurations (used to be named as "Strapping
      <br/>
      Pins")
      <br/>
      – Section 4 Functional Description
      <br/>
      • Other minor updates
     </td>
    </tr>
    <tr>
     <td>
      2024-04-01
     </td>
     <td>
      v1.7
     </td>
     <td>
      • Marked the ESP32-C3FN4 variant as end of life
      <br/>
      • Marked the ESP32-C3FH4AZ variant as NRND
      <br/>
      • Marked the ESP32-C3FH4X variant as recommended
     </td>
    </tr>
    <tr>
     <td>
      2024-01-19
     </td>
     <td>
      v1.6
     </td>
     <td>
      • Added the new ESP32-C3FH4X and ESP32-C3FH4XAZ variants in Chap
      <br/>
      ter 1 ESP32-C3 Series Comparison
      <br/>
      • Corrected the PWM duty resolution to 14 bits in Section 4.2.1.7 LED PWM
      <br/>
      Controller
     </td>
    </tr>
   </tbody>
  </table>
  <table>
   <tbody>
    <tr>
     <th>
      Revision History
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Date
      <br/>
      2023-08-11
     </td>
     <td>
      Version
      <br/>
      v1.5
     </td>
     <td>
      Cont'd from previous page
      <br/>
      Release notes
      <br/>
      • Marked ESP32-C3FN4 as NRND
      <br/>
      • Improved the content in the following sections:
      <br/>
      – Section Product Overview
      <br/>
      – Section 2 Pins
      <br/>
      – Section 4.1.3.6 Power Management Unit
      <br/>
      – Section 4.2.1.2 SPI Controller
      <br/>
      – Section 5.1 Absolute Maximum Ratings
      <br/>
      – Section 5.2 Recommended Operating Conditions
      <br/>
      – Section 5.3 VDD_SPI Output Characteristics
      <br/>
      – Section 5.5 ADC Characteristics
      <br/>
      • Added Appendix A
      <br/>
      • Updated the maximum value of "RF power control range" to 20 dBm in
      <br/>
      Section 6.2 Bluetooth 5 (LE) Radio
     </td>
    </tr>
    <tr>
     <td>
      2022-12-15
     </td>
     <td>
      v1.4
     </td>
     <td>
      • Other minor updates
      <br/>
      • Deleted feature "Antenna diversity" from Section 4.3.3.1 Bluetooth LE PHY
      <br/>
      • Deleted feature "Supports external power amplifier"
      <br/>
      • Updated the glitch type of GPIO18 to high-level glitch in Table Power-Up
     </td>
    </tr>
    <tr>
     <td>
      2022-11-15
     </td>
     <td>
      v1.3
     </td>
     <td>
      Glitches on Pins
      <br/>
      • Updated notes for Table Power-Up Glitches on Pins
      <br/>
      • Added links to the Technical Reference Manual and Peripheral Pin Con
      <br/>
      figurations in Chapter 4 Functional Description
      <br/>
      • Added a note about ADC2 error in Section 4.2.2.1 SAR ADC
      <br/>
      • Updated Section 4.1.3.8 Watchdog Timers
      <br/>
      • Added Table ADC Calibration Results
      <br/>
      • Updated Section 5.6.2 Current Consumption in Other Modes
      <br/>
      • Updated RF transmit power in Section 6.2 Bluetooth 5 (LE) Radio
      <br/>
      • Updated the typo in Section 7 Packaging
      <br/>
      • Updated Chapter Related Documentation and Resources
     </td>
    </tr>
    <tr>
     <td>
      2022-04-13
     </td>
     <td>
      v1.2
     </td>
     <td>
      • Added a new chip variant ESP32-C3FH4AZ;
      <br/>
      • Updated Figure ESP32-C3 Functional Block Diagram;
      <br/>
      • Added the wake up source for Deep-sleep mode in Section 4.1.3.6 Power
      <br/>
      Management Unit.
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Cont'd from previous page
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Revision History
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Date
      <br/>
      2021-10-26
     </td>
     <td>
      Version
      <br/>
      v1.1
     </td>
     <td>
      Cont'd from previous page
      <br/>
      Release notes
      <br/>
      • Updated Figure ESP32-C3 Functional Block Diagram to show power
      <br/>
      modes;
      <br/>
      • Added CoreMark score in Features;
      <br/>
      • Updated Table Pin Description to show default pin functions;
      <br/>
      • Updated Figure ESP32-C3 Power Scheme and related descriptions;
      <br/>
      • Added Table SPI Signals;
     </td>
    </tr>
    <tr>
     <td>
      2021-05-28
     </td>
     <td>
      v1.0
     </td>
     <td>
      • Added note 3 to Table Recommended Operating Conditions;
      <br/>
      • Other updates to wording.
      <br/>
      • Updated power modes;
      <br/>
      • Updated Section 3 Boot Configurations;
      <br/>
      • Updated some clock names and their frequencies in Section 4.1.3.3
      <br/>
      Clock;
      <br/>
      • Added clarification about ADC1 and ADC2 in Section 4.2.2.1 SAR ADC;
      <br/>
      • Updated the default configuration of U0RXD and U0TXD after reset in
      <br/>
      Table IO MUX;
      <br/>
      • Updated sampling rate in Table ADC Characteristics;
      <br/>
      • Updated Table Reliability Qualifications;
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
      • Added the link to recommended PCB land pattern in Chapter 7 Packaging.
     </td>
    </tr>
    <tr>
     <td>
      2021-04-23
      <br/>
      2021-04-07
     </td>
     <td>
      v0.8
      <br/>
      v0.7
     </td>
     <td>
      Updated Wi-Fi Radio and Bluetooth 5 (LE) Radio data.
      <br/>
      • Updated information about USB Serial/JTAG Controller;
      <br/>
      • Added GPIO2 to Section 3 Boot Configurations;
      <br/>
      • Updated Figure Address Mapping Structure;
      <br/>
      • Added Table IO MUX and Table Power-Up Glitches on Pins in Section
      <br/>
      4.1.3.1 IO MUX and GPIO Matrix;
      <br/>
      • Updated information about SPI2 in Section 4.2.1.2 SPI Controller;
      <br/>
      • Updated fixed-priority channel scheme in Section 4.1.1.2 GDMA Controller;
      <br/>
      • Updated Table Reliability Qualifications.
     </td>
    </tr>
    <tr>
     <td>
      2021-01-18
     </td>
     <td>
      v0.6
     </td>
     <td>
      • Clarified that of the 400 KB SRAM, 16 KB is configured as cache;
      <br/>
      • Updated maximum value to standard limit value in Table TX EVM Test in
      <br/>
      Section 6.1.1 Wi-Fi RF Transmitter (TX) Characteristics.
     </td>
    </tr>
   </tbody>
  </table>
  <h4>
   Cont'd from previous page
  </h4>
  <table>
   <tbody>
    <tr>
     <th>
      Revision History
     </th>
     <th>
     </th>
     <th>
     </th>
    </tr>
    <tr>
     <td>
      Date
      <br/>
      2021-01-13
     </td>
     <td>
      Version
      <br/>
      v0.5
     </td>
     <td>
      Cont'd from previous page
      <br/>
      Release notes
      <br/>
      • Updated information about Wi-Fi;
      <br/>
      • Added connection between in-package flash ports and chip pins to table
      <br/>
      notes in Section Pin Definitions;
      <br/>
      • Updated Figure ESP32-C3 Power Scheme, added Figure Visualization of
      <br/>
      Timing Parameters for Power-up and Reset and Table Description of Tim
      <br/>
      ing Parameters for Power-up and Reset in Section 2.5.2 Power Scheme;
      <br/>
      • Added Figure Visualization of Timing Parameters for the Strapping Pins
      <br/>
      and Table Description of Timing Parameters for the Strapping Pins in Sec
      <br/>
      tion 3 Boot Configurations;
      <br/>
      • Updated Table Peripheral Pin Configurations;
      <br/>
      • Added Chapter 5 Electrical Characteristics;
     </td>
    </tr>
    <tr>
     <td>
     </td>
     <td>
     </td>
     <td>
     </td>
    </tr>
   </tbody>
  </table>
  <h3>
   Cont'd from previous page
  </h3>
  <p>
   <img src="_page_73_Picture_0.jpeg"/>
  </p>
  <h3>
   Disclaimer and Copyright Notice
  </h3>
  <p block-type="Text">
   Information in this document, including URL references, is subject to change without notice.
  </p>
  <p block-type="Text">
   ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.
  </p>
  <p block-type="Text">
   NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.
  </p>
  <p block-type="Text">
   All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.
  </p>
  <p block-type="Text">
   The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.
  </p>
  <p block-type="Text">
   All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.
  </p>
  <p block-type="Text">
   Copyright © 2025 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.
  </p>
  <p block-type="Text">
   www.espressif.com
  </p>
 </body>
</html>
