/* Generated by Yosys 0.18+10 (git sha1 d33a229cd, gcc 11.2.0 -fPIC -Os) */

module bit8_ring_counter(clock0, reset, lr, out);
  input clock0;
  input lr;
  output [7:0] out;
  input reset;
  (* keep = 32'h00000001 *)
  wire _00_;
  (* keep = 32'h00000001 *)
  wire _01_;
  (* keep = 32'h00000001 *)
  wire _02_;
  (* keep = 32'h00000001 *)
  wire _03_;
  (* keep = 32'h00000001 *)
  wire _04_;
  (* keep = 32'h00000001 *)
  wire _05_;
  (* keep = 32'h00000001 *)
  wire _06_;
  (* keep = 32'h00000001 *)
  wire _07_;
  (* keep = 32'h00000001 *)
  wire _08_;
  (* keep = 32'h00000001 *)
  wire _09_;
  (* keep = 32'h00000001 *)
  wire _10_;
  (* keep = 32'h00000001 *)
  wire _11_;
  (* keep = 32'h00000001 *)
  wire _12_;
  (* keep = 32'h00000001 *)
  wire _13_;
  (* keep = 32'h00000001 *)
  wire _14_;
  (* keep = 32'h00000001 *)
  wire _15_;
  (* keep = 32'h00000001 *)
  wire _16_;
  (* keep = 32'h00000001 *)
  wire _17_;
  (* keep = 32'h00000001 *)
  wire _18_;
  (* keep = 32'h00000001 *)
  wire _19_;
  (* keep = 32'h00000001 *)
  wire _20_;
  (* keep = 32'h00000001 *)
  wire _21_;
  (* keep = 32'h00000001 *)
  wire _22_;
  (* keep = 32'h00000001 *)
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:718.62-718.64" *)
  wire _31_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:715.10-715.11" *)
  wire _32_;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:8" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:8" *)
  wire clock0;
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:10" *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:10" *)
  wire lr;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:11" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:11" *)
  wire [7:0] out;
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:9" *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTOR-162/bit8_ring_counter.v:9" *)
  wire reset;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _33_ (
    .C(clock0),
    .D(_24_),
    .E(1'h1),
    .Q(out[0]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _34_ (
    .C(clock0),
    .D(_25_),
    .E(1'h1),
    .Q(out[1]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _35_ (
    .C(clock0),
    .D(_26_),
    .E(1'h1),
    .Q(out[2]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _36_ (
    .C(clock0),
    .D(_27_),
    .E(1'h1),
    .Q(out[3]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _37_ (
    .C(clock0),
    .D(_28_),
    .E(1'h1),
    .Q(out[4]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _38_ (
    .C(clock0),
    .D(_29_),
    .E(1'h1),
    .Q(out[5]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:675.12-675.68" *)
  sdffre _39_ (
    .C(clock0),
    .D(_30_),
    .E(1'h1),
    .Q(out[6]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:718.33-718.90" *)
  sdffre #(
    .INIT_VALUE(1'h1)
  ) _40_ (
    .C(clock0),
    .D(_31_),
    .E(1'h1),
    .Q(_32_),
    .R(reset)
  );
  \$lut  #(
    .LUT(8'h35),
    .WIDTH(32'h00000003)
  ) _41_ (
    .A({ lr, out[6], out[0] }),
    .Y(_31_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _42_ (
    .A({ lr, out[6], out[4] }),
    .Y(_29_)
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) _43_ (
    .A({ lr, out[5], _32_ }),
    .Y(_30_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _44_ (
    .A({ lr, out[3], out[5] }),
    .Y(_28_)
  );
  \$lut  #(
    .LUT(8'h3a),
    .WIDTH(32'h00000003)
  ) _45_ (
    .A({ lr, _32_, out[1] }),
    .Y(_24_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _46_ (
    .A({ lr, out[0], out[2] }),
    .Y(_25_)
  );
  \$lut  #(
    .LUT(8'hca),
    .WIDTH(32'h00000003)
  ) _47_ (
    .A({ lr, out[1], out[3] }),
    .Y(_26_)
  );
  \$lut  #(
    .LUT(8'hac),
    .WIDTH(32'h00000003)
  ) _48_ (
    .A({ lr, out[4], out[2] }),
    .Y(_27_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _49_ (
    .A(_32_),
    .Y(out[7])
  );
  assign _00_ = out[0];
  assign _01_ = out[1];
  assign _02_ = out[2];
  assign _03_ = out[3];
  assign _04_ = out[4];
  assign _05_ = out[5];
  assign _06_ = out[6];
  assign _07_ = out[7];
  assign _08_ = out[0];
  assign _09_ = out[1];
  assign _10_ = out[2];
  assign _11_ = out[3];
  assign _12_ = out[4];
  assign _13_ = out[5];
  assign _14_ = out[6];
  assign _15_ = out[7];
  assign _16_ = out[0];
  assign _17_ = out[1];
  assign _18_ = out[2];
  assign _19_ = out[3];
  assign _20_ = out[4];
  assign _21_ = out[5];
  assign _22_ = out[6];
  assign _23_ = out[7];
endmodule
