{
  "design": {
    "design_info": {
      "boundary_crc": "0x4374C2B54EDEA17",
      "device": "xc7a15tcpg236-1",
      "gen_directory": "../../../../cmod_a7_dev.gen/sources_1/bd/memory",
      "name": "memory",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "ports": {
      "douta_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "wea_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "clka_0": {
        "type": "clk",
        "direction": "I"
      },
      "dina_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "addra_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "memory_blk_mem_gen_0_0",
        "xci_path": "ip/memory_blk_mem_gen_0_0/memory_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../prog/build/rom.coe"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "addra_0",
          "blk_mem_gen_0/addra"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "douta_0"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_0",
          "blk_mem_gen_0/clka"
        ]
      },
      "dina_0_1": {
        "ports": [
          "dina_0",
          "blk_mem_gen_0/dina"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wea_0",
          "blk_mem_gen_0/wea"
        ]
      }
    }
  }
}