
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.061170                       # Number of seconds simulated
sim_ticks                                 61169819000                       # Number of ticks simulated
final_tick                               22470529710000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32011                       # Simulator instruction rate (inst/s)
host_op_rate                                    55072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19581287                       # Simulator tick rate (ticks/s)
host_mem_usage                                2350600                       # Number of bytes of host memory used
host_seconds                                  3123.89                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     172039683                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         8320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1070848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1079296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         8320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8384                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          130                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        16732                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16864                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       136015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     17506150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                 1046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 1046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17644257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       136015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            1046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             137061                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       136015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     17506150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                1046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                1046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17644257                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 61169810                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         15954366                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     15954366                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       664995                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9512636                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          9503324                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     14816427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              118807931                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            15954366                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      9503324                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              32576722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4112843                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       10312696                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          14407823                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        114376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     61152998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.368006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.528427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         28629178     46.82%     46.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1568986      2.57%     49.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1203450      1.97%     51.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1560240      2.55%     53.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1718241      2.81%     56.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4818246      7.88%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2086858      3.41%     68.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2720649      4.45%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         16847150     27.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     61152998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.260821                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.942264                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         17745796                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       7725216                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          30267278                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1967548                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3447153                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      204183550                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        3447153                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         20406957                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          876636                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          29477498                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       6944747                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      201943072                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            66                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          15684                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       5327243                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          462                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    247271844                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     513279328                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    513278112                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1216                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     211379018                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         35892717                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          22692109                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     36137065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     15517711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       810946                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1221172                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          197170977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         190105491                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        62717                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     24544835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     24020676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     61152998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.108686                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.069497                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8974202     14.67%     14.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      6804068     11.13%     25.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      8726284     14.27%     40.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      9624585     15.74%     55.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     10591085     17.32%     73.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7327062     11.98%     85.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      6104661      9.98%     95.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2660924      4.35%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       340127      0.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     61152998                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          674998     43.06%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     43.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         622579     39.71%     82.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        270050     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       200404      0.11%      0.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     140016660     73.65%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          341      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     34770201     18.29%     92.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     15117885      7.95%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      190105491                       # Type of FU issued
system.switch_cpus.iq.rate                   3.107832                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1567627                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008246                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    442993516                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    221716012                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    188661545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          806                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          588                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          390                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      191472311                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             403                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7934995                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4015987                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         7475                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          782                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1941601                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3447153                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           21116                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          5457                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    197170993                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        31884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      36137065                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     15517711                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          782                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       416833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       271244                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       688077                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     189066702                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      34616184                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1038787                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             49585839                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         14448101                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14969655                       # Number of stores executed
system.switch_cpus.iew.exec_rate             3.090850                       # Inst execution rate
system.switch_cpus.iew.wb_sent              188815271                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             188661935                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         133736844                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         203715021                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               3.084233                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.656490                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     25131274                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       664995                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     57705845                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.981321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.241394                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15248137     26.42%     26.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     17220763     29.84%     56.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3024025      5.24%     61.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4292104      7.44%     68.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1032939      1.79%     70.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       519851      0.90%     71.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       443580      0.77%     72.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       893510      1.55%     73.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     15030936     26.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     57705845                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      172039674                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               45697172                       # Number of memory references committed
system.switch_cpus.commit.loads              32121069                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           13149770                       # Number of branches committed
system.switch_cpus.commit.fp_insts                384                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         171872152                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      15030936                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            239845857                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           397816714                       # The number of ROB writes
system.switch_cpus.timesIdled                     996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   16812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             172039674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.611698                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.611698                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.634793                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.634793                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        399391162                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       230256576                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               673                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              410                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        77647373                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                      11828.162019                       # Cycle average of tags in use
system.l2.total_refs                           367927                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16821                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.873075                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          6925.852132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     114.441606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4786.361550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.506731                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.211360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.003492                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.146068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.360967                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       191311                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  191311                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           188465                       # number of Writeback hits
system.l2.Writeback_hits::total                188465                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        28726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28726                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        220037                       # number of demand (read+write) hits
system.l2.demand_hits::total                   220037                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       220037                       # number of overall hits
system.l2.overall_hits::total                  220037                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6267                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6399                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        10465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10465                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        16732                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16864                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          130                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        16732                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  1                       # number of overall misses
system.l2.overall_misses::total                 16864                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      6930500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    330488000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       337418500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    544290000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     544290000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      6930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    874778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        881708500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      6930500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    874778000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       881708500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       197578                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              197710                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       188465                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            188465                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        39191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39191                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          130                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       236769                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               236901                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          130                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       236769                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              236901                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.031719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.032366                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.267026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.267026                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.070668                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071186                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.070668                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071186                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 53311.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52734.641774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52729.879669                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52010.511228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52010.511228                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 53311.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52281.735596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52283.473672                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 53311.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52281.735596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52283.473672                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6267                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6397                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        10465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10465                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        16732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        16732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16862                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      5370500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    255277500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    260648000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    418700000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    418700000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      5370500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    673977500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    679348000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      5370500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    673977500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    679348000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.031719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.032355                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.267026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.267026                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.070668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071177                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.070668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071177                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 41311.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40733.604596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40745.349383                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40009.555662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40009.555662                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 41311.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40280.749462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40288.696477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 41311.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40280.749462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40288.696477                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           3                       # Number of instructions committed
system.cpu.committedOps                             9                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  19                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 11                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                115.441581                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14407669                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    131                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               109982.206107                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   114.441581                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       1.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.223519                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.225472                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     14407665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14407669                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     14407665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14407669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     14407665                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        14407669                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          158                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           159                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          158                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            159                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          158                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total           159                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      8675000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8675000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      8675000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8675000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      8675000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8675000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     14407823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14407828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     14407823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14407828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     14407823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14407828                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 54905.063291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54559.748428                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 54905.063291                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54559.748428                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 54905.063291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54559.748428                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      7193000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7193000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      7193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      7193000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7193000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55330.769231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55330.769231                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 55330.769231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55330.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 55330.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55330.769231                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 235746                       # number of replacements
system.cpu.dcache.tagsinuse               1020.951198                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 39923240                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 236770                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 168.616125                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           22414789326000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1020.838800                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.112398                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.996913                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997023                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     26386329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26386331                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     13536909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13536909                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     39923238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39923240                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     39923238                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::total        39923240                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       294836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        294837                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        39192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39192                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       334028                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         334029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       334028                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total        334029                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4883704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4883704000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1027558500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1027558500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   5911262500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5911262500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   5911262500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5911262500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     26681165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26681168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     13576101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13576101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     40257266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40257269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     40257266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40257269                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011050                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002887                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002887                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008297                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008297                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 16564.137351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16564.081170                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26218.577771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26218.577771                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17696.907146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17696.854165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17696.907146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17696.854165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       188465                       # number of writebacks
system.cpu.dcache.writebacks::total            188465                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        97258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        97258                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        97259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        97259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97259                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       197578                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197578                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        39191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39191                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       236769                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       236769                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       236769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       236769                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2648335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2648335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    909977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    909977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   3558312500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3558312500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   3558312500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3558312500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005881                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13403.999939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13403.999939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 23219.029879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23219.029879                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15028.624947                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15028.624947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15028.624947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15028.624947                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
