/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  wire [20:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  reg [15:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [18:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_31z;
  wire [18:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_0z[2];
  assign celloutsig_0_5z = ~in_data[54];
  assign celloutsig_1_19z = ~celloutsig_1_18z[2];
  assign celloutsig_0_22z = ~celloutsig_0_21z[0];
  assign celloutsig_0_39z = ~((celloutsig_0_29z[7] | celloutsig_0_21z[1]) & (celloutsig_0_38z[4] | _01_));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[14] | in_data[187]) & (in_data[152] | celloutsig_1_0z[3]));
  assign celloutsig_1_16z = ~((celloutsig_1_4z[0] | celloutsig_1_11z) & (celloutsig_1_0z[10] | in_data[130]));
  assign celloutsig_0_8z = ~((celloutsig_0_2z[9] | in_data[15]) & (celloutsig_0_6z[4] | in_data[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_2z[5] | celloutsig_0_3z) & (celloutsig_0_7z | celloutsig_0_13z));
  assign celloutsig_0_23z = ~((celloutsig_0_19z[1] | celloutsig_0_21z[2]) & (celloutsig_0_3z | celloutsig_0_13z));
  assign celloutsig_0_28z = ~((celloutsig_0_23z | celloutsig_0_20z) & (celloutsig_0_20z | in_data[17]));
  reg [13:0] _15_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 14'h0000;
    else _15_ <= celloutsig_1_0z[17:4];
  assign { _02_[13:7], _00_, _02_[5:0] } = _15_;
  reg [20:0] _16_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 21'h000000;
    else _16_ <= { celloutsig_0_10z[0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z };
  assign { _01_, _03_[19:0] } = _16_;
  assign celloutsig_0_4z = { celloutsig_0_2z[12:11], celloutsig_0_0z } === in_data[30:25];
  assign celloutsig_1_11z = celloutsig_1_0z[14:9] === { _02_[4:0], celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[17:15], celloutsig_0_3z } === celloutsig_0_6z[4:1];
  assign celloutsig_0_9z = in_data[71:66] === { celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_11z = in_data[32:27] === { celloutsig_0_2z[6:2], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_2z[2:1], celloutsig_0_4z } === celloutsig_0_1z[10:8];
  assign celloutsig_0_20z = { in_data[95:81], celloutsig_0_10z } === celloutsig_0_1z[24:6];
  assign celloutsig_0_40z = celloutsig_0_0z[2] ? { celloutsig_0_2z[3], celloutsig_0_11z, celloutsig_0_19z } : { celloutsig_0_38z[4], celloutsig_0_23z, celloutsig_0_31z };
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? celloutsig_1_0z[4:1] : in_data[103:100];
  assign celloutsig_1_18z = celloutsig_1_3z[1] ? { in_data[177], celloutsig_1_11z, celloutsig_1_16z } : in_data[184:182];
  assign celloutsig_0_12z = in_data[52] ? { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z } : { celloutsig_0_10z[1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_0z[2] ? celloutsig_0_2z[9:5] : in_data[9:5];
  assign celloutsig_0_19z = celloutsig_0_14z ? { in_data[23:14], celloutsig_0_13z } : { in_data[72:71], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_13z, 1'h0 };
  assign celloutsig_0_2z = celloutsig_0_0z[2] ? in_data[14:2] : { celloutsig_0_1z[11:3], celloutsig_0_0z[3], 1'h0, celloutsig_0_0z[1:0] };
  assign celloutsig_0_31z = celloutsig_0_18z[12:2] | { celloutsig_0_12z[7:2], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_35z = { _03_[17:3], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_11z } | { celloutsig_0_18z[7:0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_21z[0], celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[156:139] | in_data[151:134];
  assign celloutsig_0_21z = { celloutsig_0_12z[5:4], celloutsig_0_9z } | { celloutsig_0_15z[2:1], celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[20:17] <<< in_data[78:75];
  assign celloutsig_0_29z = { _01_, _03_[19:3], celloutsig_0_22z } <<< { celloutsig_0_1z[23:6], celloutsig_0_13z };
  assign celloutsig_0_38z = celloutsig_0_29z[9:1] <<< celloutsig_0_35z[17:9];
  assign celloutsig_1_2z = in_data[104:100] <<< in_data[184:180];
  assign celloutsig_1_4z = in_data[154:145] <<< celloutsig_1_0z[13:4];
  assign celloutsig_0_10z = { in_data[51:49], celloutsig_0_8z } <<< celloutsig_0_1z[12:9];
  assign celloutsig_0_1z = { in_data[31:15], celloutsig_0_0z, celloutsig_0_0z } <<< in_data[61:37];
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_1z[19:16], celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_18z = { _03_[9:5], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_7z };
  assign _02_[6] = _00_;
  assign _03_[20] = _01_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
