<html>
<body>
<a href="https://irecruitment.oracle.com/OA_HTML/OA.jsp?page=/oracle/apps/irc/candidateSelfService/webui/VisVacDispPG&akRegionApplicationId=821&transactionid=1474262080&retainAM=Y&addBreadCrumb=S&p_svid=1550062&p_spid=1602384&oapc=2222&oas=mMDvYB-lk7STidGTJDb6sQ..">IRC1550062...</a>
<table id="Description" cellpadding="0" cellspacing="0" border="0" width="100%">
<tr><td height="10"></td></tr>
<tr><td><table cellpadding="0" cellspacing="0" border="0" width="100%" class="x74" style="background-image:url(/OA_HTML/cabo/images/swan/headingBarBg.gif);"><tr><td width="100%"><h2 class="x75">Description</h2></td></tr></table></td></tr>
<tr><td height="8" class="x72"></td></tr>
<tr><td><table cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td><div class="x72"><div class="x73"><table border="0" cellspacing="0" cellpadding="0"><tr>
<td width="5%"></td>
<td valign="top"><table border="0" cellspacing="0" cellpadding="0">
<tr id="JobTitle__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Job Title</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="JobTitle" class="x2">Hardware Developer 4</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="Location__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Location</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="Location" title="Location" class="x2">SANTA CLARA</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="IrcPostingOrgName__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Organization Name</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="IrcPostingOrgName" class="x2">SPARC Processors</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="DepartmentDescription__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Department Description</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="DepartmentDescription"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left"><p>We are designing a high performance, super scalar, next generation microprocessor and are looking for highly motivated and driven Emulation engineer to join our team. </p></td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="IrcBriefDescription__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Brief Description</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="IrcBriefDescription"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">Evaluates reliability of materials, properties and techniques used in production; plans, designs and develops electronic parts, components, integrated circuitry, mechanical systems, equipment and packaging, optical systems and/or DSP systems.</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="DetailedDescription__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Detailed Description</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="DetailedDescription"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">Responsible for designing, developing, modifying and evaluating electronic, electro-mechanical or mechanical components, assemblies or integrated circuitry for hardware systems for the external market. Includes new design, as well as modification activities that results in significant product enhancement. Activities encompass design, analysis, testing and process development using engineering principles and methods. Technical disciplines may include electrical and logical design of printed circuit boards or integrated circuits; mechanical design of electronics enclosures or integrated circuit packaging; and embedded software/firmware design.</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="JobRequirements__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Job Requirements</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="JobRequirements"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">Work is non-routine and very complex, involving the application of advanced technical/business skills in area of specialization. Leading contributor individually and as a team member, providing direction and mentoring to others. BS or MS degree or equivalent experience relevant to functional area. 7 years of engineering or related experience.</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="AdditionalDetails__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Additional Details</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="AdditionalDetails"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">
<p>Become a key member of our  next generation  high performance SPARC<br>microprocessors verification team.<br><br>Become a key member of our  next generation  high performance SPARC microprocessors Emulation team.<br><br>As part of the Emulation team, your responsibilities will include: <br></p>
<ul>
<li>Prototype Oracle's next generation microprocessor on Emulation Systems. </li>
<li>Develop and implement  plans to Compile, Partition, run and debug the microprocessor design on advanced emulation systems.</li>
<li>Develop verification components such as checkers, monitors, stub models, suitable for Emulation Systems.</li>
<li>Verify the design using  directed and random SPARC assembly tests or other testbench stimulus and debug  to isolate possible faults in the design</li>
<li>Provides  technical advice,  and direction to junior engineers.</li>
</ul>
<p><br><u><b>Preferred Skills</b></u><br><br></p>
<ul>
<li>BS and/or MS Electrical Engineering or Computer Science</li>
<li>3-5 years of experience in  verification </li>
<li>RTL level design and testing with Verilog that is generally targeted to Xilinx and Altera FPGA devices using RTL design software: Auspy/Quartus, Modelsim, Synopsis Synplify-Pro </li>
<li>Microprocessor and cache architecture,</li>
<li>Familiarity with C/C++, Perl,Tcl.</li>
</ul>
<p><br></p>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left"></td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<input id="IrcFlexField1Flex_Read_Only_Flag" type="hidden" value="truelFxwgDZf" name="IrcFlexField1Flex_Read_Only_Flag"><tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<input id="IrcFlexField2Flex_Read_Only_Flag" type="hidden" value="true2iHt2BOx" name="IrcFlexField2Flex_Read_Only_Flag"><tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<input id="FndFlexFieldFlex_Read_Only_Flag" type="hidden" value="trueSbuMiADu" name="FndFlexFieldFlex_Read_Only_Flag"><tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="DerivedLocale__xc_">
<td align="right" valign="top" nowrap><span class="x8">Location</span></td>
<td width="12"></td>
<td valign="top">
<span id="DerivedLocale" class="x2">Santa Clara, CA, US</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="SalCurrency__xc_">
<td align="right" valign="top" nowrap><span class="x8">Currency</span></td>
<td width="12"></td>
<td valign="top">
<span id="SalCurrency" class="x2">USD</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
</table></td>
</tr></table></div></div></td></tr></table></td></tr>
</table>

</body>
</html>