<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_int_osc.v"
   type="VERILOG"
   library="int_osc_0" />
 <file
   path="simulation/submodules/altera_int_osc.sdc"
   type="SDC"
   library="int_osc_0" />
 <file path="simulation/main_clock.vhd" type="VHDL" />
 <topLevel name="main_clock" />
 <deviceFamily name="max10" />
</simPackage>
