{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718923470037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718923470038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 19:44:29 2024 " "Processing started: Thu Jun 20 19:44:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718923470038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718923470038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718923470038 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718923470346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arc " "Found design unit 1: ULA-arc" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470670 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718923470670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadornbits-comportamento " "Found design unit 1: somadornbits-comportamento" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470672 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadornbits " "Found entity 1: somadornbits" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718923470672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-andi " "Found design unit 1: porta_and-andi" {  } { { "porta_and.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_and.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470674 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718923470674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_or-ori " "Found design unit 1: porta_or-ori" {  } { { "porta_or.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_or.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470676 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_or " "Found entity 1: porta_or" {  } { { "porta_or.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/porta_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718923470676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718923470710 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zero ULA.vhd(15) " "VHDL Signal Declaration warning at ULA.vhd(15): used implicit default value for signal \"Zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718923470712 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_porta_and ULA.vhd(66) " "VHDL Process Statement warning at ULA.vhd(66): signal \"saida_porta_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718923470712 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_porta_or ULA.vhd(68) " "VHDL Process Statement warning at ULA.vhd(68): signal \"saida_porta_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_somador ULA.vhd(70) " "VHDL Process Statement warning at ULA.vhd(70): signal \"saida_somador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_subtrador ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): signal \"saida_subtrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_and ULA.vhd(63) " "VHDL Process Statement warning at ULA.vhd(63): inferring latch(es) for signal or variable \"saida_and\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_or ULA.vhd(63) " "VHDL Process Statement warning at ULA.vhd(63): inferring latch(es) for signal or variable \"saida_or\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_som ULA.vhd(63) " "VHDL Process Statement warning at ULA.vhd(63): inferring latch(es) for signal or variable \"saida_som\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718923470713 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_sub ULA.vhd(63) " "VHDL Process Statement warning at ULA.vhd(63): inferring latch(es) for signal or variable \"saida_sub\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718923470714 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_solt ULA.vhd(63) " "VHDL Process Statement warning at ULA.vhd(63): inferring latch(es) for signal or variable \"saida_solt\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718923470714 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_solt ULA.vhd(63) " "Inferred latch for \"saida_solt\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[0\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[0\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[1\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[1\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[2\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[2\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[3\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[3\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[4\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[4\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[5\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[5\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[6\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[6\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[7\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[7\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470716 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[8\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[8\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[9\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[9\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[10\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[10\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[11\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[11\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[12\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[12\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[13\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[13\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[14\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[14\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[15\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[15\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[16\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[16\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[17\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[17\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[18\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[18\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[19\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[19\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470717 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[20\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[20\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[21\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[21\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[22\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[22\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[23\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[23\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[24\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[24\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[25\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[25\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[26\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[26\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[27\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[27\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[28\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[28\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[29\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[29\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470718 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[30\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[30\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_sub\[31\] ULA.vhd(63) " "Inferred latch for \"saida_sub\[31\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[0\] ULA.vhd(63) " "Inferred latch for \"saida_som\[0\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[1\] ULA.vhd(63) " "Inferred latch for \"saida_som\[1\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[2\] ULA.vhd(63) " "Inferred latch for \"saida_som\[2\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[3\] ULA.vhd(63) " "Inferred latch for \"saida_som\[3\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[4\] ULA.vhd(63) " "Inferred latch for \"saida_som\[4\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[5\] ULA.vhd(63) " "Inferred latch for \"saida_som\[5\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[6\] ULA.vhd(63) " "Inferred latch for \"saida_som\[6\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[7\] ULA.vhd(63) " "Inferred latch for \"saida_som\[7\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[8\] ULA.vhd(63) " "Inferred latch for \"saida_som\[8\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[9\] ULA.vhd(63) " "Inferred latch for \"saida_som\[9\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[10\] ULA.vhd(63) " "Inferred latch for \"saida_som\[10\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470719 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[11\] ULA.vhd(63) " "Inferred latch for \"saida_som\[11\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[12\] ULA.vhd(63) " "Inferred latch for \"saida_som\[12\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[13\] ULA.vhd(63) " "Inferred latch for \"saida_som\[13\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[14\] ULA.vhd(63) " "Inferred latch for \"saida_som\[14\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[15\] ULA.vhd(63) " "Inferred latch for \"saida_som\[15\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[16\] ULA.vhd(63) " "Inferred latch for \"saida_som\[16\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[17\] ULA.vhd(63) " "Inferred latch for \"saida_som\[17\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[18\] ULA.vhd(63) " "Inferred latch for \"saida_som\[18\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[19\] ULA.vhd(63) " "Inferred latch for \"saida_som\[19\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470721 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[20\] ULA.vhd(63) " "Inferred latch for \"saida_som\[20\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[21\] ULA.vhd(63) " "Inferred latch for \"saida_som\[21\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[22\] ULA.vhd(63) " "Inferred latch for \"saida_som\[22\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[23\] ULA.vhd(63) " "Inferred latch for \"saida_som\[23\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[24\] ULA.vhd(63) " "Inferred latch for \"saida_som\[24\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[25\] ULA.vhd(63) " "Inferred latch for \"saida_som\[25\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[26\] ULA.vhd(63) " "Inferred latch for \"saida_som\[26\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[27\] ULA.vhd(63) " "Inferred latch for \"saida_som\[27\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[28\] ULA.vhd(63) " "Inferred latch for \"saida_som\[28\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[29\] ULA.vhd(63) " "Inferred latch for \"saida_som\[29\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470722 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[30\] ULA.vhd(63) " "Inferred latch for \"saida_som\[30\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470723 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[31\] ULA.vhd(63) " "Inferred latch for \"saida_som\[31\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470723 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_som\[32\] ULA.vhd(63) " "Inferred latch for \"saida_som\[32\]\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470723 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_or ULA.vhd(63) " "Inferred latch for \"saida_or\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470723 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_and ULA.vhd(63) " "Inferred latch for \"saida_and\" at ULA.vhd(63)" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470723 "|ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadornbits somadornbits:somador " "Elaborating entity \"somadornbits\" for hierarchy \"somadornbits:somador\"" {  } { { "ULA.vhd" "somador" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718923470735 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s\[32\] somadornbits.vhd(9) " "Using initial value X (don't care) for net \"s\[32\]\" at somadornbits.vhd(9)" {  } { { "somadornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718923470738 "|ULA|somadornbits:somador"}
{ "Warning" "WSGN_SEARCH_FILE" "somador1bit.vhd 2 1 " "Using design file somador1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-comportamento " "Found design unit 1: somador1bit-comportamento" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somador1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470749 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718923470749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador1bit somadornbits:somador\|Somador1bit:\\scs:0:sc_internal:sc " "Elaborating entity \"Somador1bit\" for hierarchy \"somadornbits:somador\|Somador1bit:\\scs:0:sc_internal:sc\"" {  } { { "somadornbits.vhd" "\\scs:0:sc_internal:sc" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/somadornbits.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718923470749 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtratornbits.vhd 2 1 " "Using design file subtratornbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtratornbits-rtl " "Found design unit 1: subtratornbits-rtl" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/subtratornbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470777 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtratornbits " "Found entity 1: subtratornbits" {  } { { "subtratornbits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/subtratornbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718923470777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718923470777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtratornbits subtratornbits:subtrator " "Elaborating entity \"subtratornbits\" for hierarchy \"subtratornbits:subtrator\"" {  } { { "ULA.vhd" "subtrator" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718923470778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_and porta_and:porta_andi " "Elaborating entity \"porta_and\" for hierarchy \"porta_and:porta_andi\"" {  } { { "ULA.vhd" "porta_andi" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718923470781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_or porta_or:porta_ori " "Elaborating entity \"porta_or\" for hierarchy \"porta_or:porta_ori\"" {  } { { "ULA.vhd" "porta_ori" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718923470782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Zero GND " "Pin \"Zero\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718923471216 "|ULA|Zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_som\[32\] GND " "Pin \"saida_som\[32\]\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/Projeto final/projeto-final-sd/ULA.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718923471216 "|ULA|saida_som[32]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718923471216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1718923471305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718923471519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718923471519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718923471576 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718923471576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718923471576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718923471576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718923471594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 19:44:31 2024 " "Processing ended: Thu Jun 20 19:44:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718923471594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718923471594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718923471594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718923471594 ""}
