
PWM_CENTRE_ALIGN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000234  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003e0  080003e8  000103e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003e0  080003e0  000103e8  2**0
                  CONTENTS
  4 .ARM          00000000  080003e0  080003e0  000103e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003e0  080003e8  000103e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003e0  080003e0  000103e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003e4  080003e4  000103e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000103e8  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000103e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000004e8  00000000  00000000  00010412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000011b  00000000  00000000  000108fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000060  00000000  00000000  00010a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000048  00000000  00000000  00010a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a279  00000000  00000000  00010ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000005f6  00000000  00000000  0002ad39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00093357  00000000  00000000  0002b32f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000be686  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000c0  00000000  00000000  000be6d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080003c8 	.word	0x080003c8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	080003c8 	.word	0x080003c8

080001ec <TIM8_center_aligned>:
#include "stm32f4xx.h"

void delayMs(int n);

void TIM8_center_aligned(void)
{
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;  /* enable GPIOC clock */
 80001f0:	4b21      	ldr	r3, [pc, #132]	; (8000278 <TIM8_center_aligned+0x8c>)
 80001f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f4:	4a20      	ldr	r2, [pc, #128]	; (8000278 <TIM8_center_aligned+0x8c>)
 80001f6:	f043 0304 	orr.w	r3, r3, #4
 80001fa:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOC->AFR[0] &= ~GPIO_AFRL_AFSEL6;  // Clear the alternate funtion fir pin 6
 80001fc:	4b1f      	ldr	r3, [pc, #124]	; (800027c <TIM8_center_aligned+0x90>)
 80001fe:	6a1b      	ldr	r3, [r3, #32]
 8000200:	4a1e      	ldr	r2, [pc, #120]	; (800027c <TIM8_center_aligned+0x90>)
 8000202:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000206:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] |= (3UL << GPIO_AFRL_AFSEL6_Pos); // AF1 (Alternate Function 3) = 011
 8000208:	4b1c      	ldr	r3, [pc, #112]	; (800027c <TIM8_center_aligned+0x90>)
 800020a:	6a1b      	ldr	r3, [r3, #32]
 800020c:	4a1b      	ldr	r2, [pc, #108]	; (800027c <TIM8_center_aligned+0x90>)
 800020e:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8000212:	6213      	str	r3, [r2, #32]

	GPIOC->MODER &= ~GPIO_MODER_MODER6;  /* Clear mode bits for PC6 */
 8000214:	4b19      	ldr	r3, [pc, #100]	; (800027c <TIM8_center_aligned+0x90>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a18      	ldr	r2, [pc, #96]	; (800027c <TIM8_center_aligned+0x90>)
 800021a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800021e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= GPIO_MODER_MODER6_1; /* Set PA5 to alternate function mode */
 8000220:	4b16      	ldr	r3, [pc, #88]	; (800027c <TIM8_center_aligned+0x90>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a15      	ldr	r2, [pc, #84]	; (800027c <TIM8_center_aligned+0x90>)
 8000226:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800022a:	6013      	str	r3, [r2, #0]

	/* Setup TIM8 */
	RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;  /* enable TIM8 clock */
 800022c:	4b12      	ldr	r3, [pc, #72]	; (8000278 <TIM8_center_aligned+0x8c>)
 800022e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000230:	4a11      	ldr	r2, [pc, #68]	; (8000278 <TIM8_center_aligned+0x8c>)
 8000232:	f043 0302 	orr.w	r3, r3, #2
 8000236:	6453      	str	r3, [r2, #68]	; 0x44
	TIM8->PSC = 16-1;                  /* divided by 16000 */
 8000238:	4b11      	ldr	r3, [pc, #68]	; (8000280 <TIM8_center_aligned+0x94>)
 800023a:	220f      	movs	r2, #15
 800023c:	629a      	str	r2, [r3, #40]	; 0x28
	TIM8->ARR = 1000;               /* divided by 1000/1000 to run at 1KHz */
 800023e:	4b10      	ldr	r3, [pc, #64]	; (8000280 <TIM8_center_aligned+0x94>)
 8000240:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000244:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM8->CNT = 0;
 8000246:	4b0e      	ldr	r3, [pc, #56]	; (8000280 <TIM8_center_aligned+0x94>)
 8000248:	2200      	movs	r2, #0
 800024a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8->CCMR1 = TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1; /* PWM mode 1 */
 800024c:	4b0c      	ldr	r3, [pc, #48]	; (8000280 <TIM8_center_aligned+0x94>)
 800024e:	2260      	movs	r2, #96	; 0x60
 8000250:	619a      	str	r2, [r3, #24]
	TIM8->CCER = TIM_CCER_CC1E;           /* enable PWM Ch1 */
 8000252:	4b0b      	ldr	r3, [pc, #44]	; (8000280 <TIM8_center_aligned+0x94>)
 8000254:	2201      	movs	r2, #1
 8000256:	621a      	str	r2, [r3, #32]
	TIM8->CCR1 = 300;               /* pulse width 30 of the period */
 8000258:	4b09      	ldr	r3, [pc, #36]	; (8000280 <TIM8_center_aligned+0x94>)
 800025a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800025e:	635a      	str	r2, [r3, #52]	; 0x34
	TIM8->BDTR = TIM_BDTR_MOE;
 8000260:	4b07      	ldr	r3, [pc, #28]	; (8000280 <TIM8_center_aligned+0x94>)
 8000262:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000266:	645a      	str	r2, [r3, #68]	; 0x44
	TIM8->CR1 = TIM_CR1_CEN | TIM_CR1_CMS_1;   /* center-aligned, enable timer and auto-reload preload enable */
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <TIM8_center_aligned+0x94>)
 800026a:	2241      	movs	r2, #65	; 0x41
 800026c:	601a      	str	r2, [r3, #0]
}
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	bc80      	pop	{r7}
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	40023800 	.word	0x40023800
 800027c:	40020800 	.word	0x40020800
 8000280:	40010400 	.word	0x40010400

08000284 <TIM2_edge_aligned>:

void TIM2_edge_aligned(void)
{
 8000284:	b480      	push	{r7}
 8000286:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;  /* enable GPIOA clock */
 8000288:	4b22      	ldr	r3, [pc, #136]	; (8000314 <TIM2_edge_aligned+0x90>)
 800028a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800028c:	4a21      	ldr	r2, [pc, #132]	; (8000314 <TIM2_edge_aligned+0x90>)
 800028e:	f043 0301 	orr.w	r3, r3, #1
 8000292:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL5;  // Clear the alternate funtion fir pin 5
 8000294:	4b20      	ldr	r3, [pc, #128]	; (8000318 <TIM2_edge_aligned+0x94>)
 8000296:	6a1b      	ldr	r3, [r3, #32]
 8000298:	4a1f      	ldr	r2, [pc, #124]	; (8000318 <TIM2_edge_aligned+0x94>)
 800029a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800029e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1UL << GPIO_AFRL_AFSEL5_Pos); // AF1 (Alternate Function 1) = 001
 80002a0:	4b1d      	ldr	r3, [pc, #116]	; (8000318 <TIM2_edge_aligned+0x94>)
 80002a2:	6a1b      	ldr	r3, [r3, #32]
 80002a4:	4a1c      	ldr	r2, [pc, #112]	; (8000318 <TIM2_edge_aligned+0x94>)
 80002a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002aa:	6213      	str	r3, [r2, #32]

	GPIOA->MODER &= ~GPIO_MODER_MODER5;  /* Clear mode bits for PA5 */
 80002ac:	4b1a      	ldr	r3, [pc, #104]	; (8000318 <TIM2_edge_aligned+0x94>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a19      	ldr	r2, [pc, #100]	; (8000318 <TIM2_edge_aligned+0x94>)
 80002b2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80002b6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5_1; /* Set PA5 to alternate function mode */
 80002b8:	4b17      	ldr	r3, [pc, #92]	; (8000318 <TIM2_edge_aligned+0x94>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a16      	ldr	r2, [pc, #88]	; (8000318 <TIM2_edge_aligned+0x94>)
 80002be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002c2:	6013      	str	r3, [r2, #0]


	/* Setup TIM2 */
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;  /* enable TIM2 clock */
 80002c4:	4b13      	ldr	r3, [pc, #76]	; (8000314 <TIM2_edge_aligned+0x90>)
 80002c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002c8:	4a12      	ldr	r2, [pc, #72]	; (8000314 <TIM2_edge_aligned+0x90>)
 80002ca:	f043 0301 	orr.w	r3, r3, #1
 80002ce:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->PSC = 16-1;                  /* divided by 16000 */
 80002d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002d4:	220f      	movs	r2, #15
 80002d6:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 1000 - 1;               /* divided by 1000/1000 to run at 1KHz */
 80002d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80002e0:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CNT = 0;
 80002e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002e6:	2200      	movs	r2, #0
 80002e8:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CCMR1 = TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1; /* PWM mode 1 */
 80002ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002ee:	2260      	movs	r2, #96	; 0x60
 80002f0:	619a      	str	r2, [r3, #24]
	TIM2->CCER = TIM_CCER_CC1E;           /* enable PWM Ch1 */
 80002f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002f6:	2201      	movs	r2, #1
 80002f8:	621a      	str	r2, [r3, #32]
	TIM2->CCR1 = 300;               /* pulse width 30 of the period */
 80002fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80002fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000302:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CR1 = TIM_CR1_CEN;             /* enable timer */
 8000304:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000308:	2201      	movs	r2, #1
 800030a:	601a      	str	r2, [r3, #0]
}
 800030c:	bf00      	nop
 800030e:	46bd      	mov	sp, r7
 8000310:	bc80      	pop	{r7}
 8000312:	4770      	bx	lr
 8000314:	40023800 	.word	0x40023800
 8000318:	40020000 	.word	0x40020000

0800031c <main>:
	int i;
	for (; n > 0; n--)
		for (i = 0; i < 3195; i++) ;
}

int main(void) {
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
	TIM8_center_aligned();
 8000320:	f7ff ff64 	bl	80001ec <TIM8_center_aligned>
	TIM2_edge_aligned();
 8000324:	f7ff ffae 	bl	8000284 <TIM2_edge_aligned>

	while(1)
 8000328:	e7fe      	b.n	8000328 <main+0xc>
	...

0800032c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800032c:	480d      	ldr	r0, [pc, #52]	; (8000364 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800032e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000330:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000334:	480c      	ldr	r0, [pc, #48]	; (8000368 <LoopForever+0x6>)
  ldr r1, =_edata
 8000336:	490d      	ldr	r1, [pc, #52]	; (800036c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000338:	4a0d      	ldr	r2, [pc, #52]	; (8000370 <LoopForever+0xe>)
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800033c:	e002      	b.n	8000344 <LoopCopyDataInit>

0800033e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800033e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000342:	3304      	adds	r3, #4

08000344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000348:	d3f9      	bcc.n	800033e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800034a:	4a0a      	ldr	r2, [pc, #40]	; (8000374 <LoopForever+0x12>)
  ldr r4, =_ebss
 800034c:	4c0a      	ldr	r4, [pc, #40]	; (8000378 <LoopForever+0x16>)
  movs r3, #0
 800034e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000350:	e001      	b.n	8000356 <LoopFillZerobss>

08000352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000354:	3204      	adds	r2, #4

08000356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000358:	d3fb      	bcc.n	8000352 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800035a:	f000 f811 	bl	8000380 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800035e:	f7ff ffdd 	bl	800031c <main>

08000362 <LoopForever>:

LoopForever:
  b LoopForever
 8000362:	e7fe      	b.n	8000362 <LoopForever>
  ldr   r0, =_estack
 8000364:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800036c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000370:	080003e8 	.word	0x080003e8
  ldr r2, =_sbss
 8000374:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000378:	2000001c 	.word	0x2000001c

0800037c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800037c:	e7fe      	b.n	800037c <ADC_IRQHandler>
	...

08000380 <__libc_init_array>:
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	4d0d      	ldr	r5, [pc, #52]	; (80003b8 <__libc_init_array+0x38>)
 8000384:	4c0d      	ldr	r4, [pc, #52]	; (80003bc <__libc_init_array+0x3c>)
 8000386:	1b64      	subs	r4, r4, r5
 8000388:	10a4      	asrs	r4, r4, #2
 800038a:	2600      	movs	r6, #0
 800038c:	42a6      	cmp	r6, r4
 800038e:	d109      	bne.n	80003a4 <__libc_init_array+0x24>
 8000390:	4d0b      	ldr	r5, [pc, #44]	; (80003c0 <__libc_init_array+0x40>)
 8000392:	4c0c      	ldr	r4, [pc, #48]	; (80003c4 <__libc_init_array+0x44>)
 8000394:	f000 f818 	bl	80003c8 <_init>
 8000398:	1b64      	subs	r4, r4, r5
 800039a:	10a4      	asrs	r4, r4, #2
 800039c:	2600      	movs	r6, #0
 800039e:	42a6      	cmp	r6, r4
 80003a0:	d105      	bne.n	80003ae <__libc_init_array+0x2e>
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a8:	4798      	blx	r3
 80003aa:	3601      	adds	r6, #1
 80003ac:	e7ee      	b.n	800038c <__libc_init_array+0xc>
 80003ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b2:	4798      	blx	r3
 80003b4:	3601      	adds	r6, #1
 80003b6:	e7f2      	b.n	800039e <__libc_init_array+0x1e>
 80003b8:	080003e0 	.word	0x080003e0
 80003bc:	080003e0 	.word	0x080003e0
 80003c0:	080003e0 	.word	0x080003e0
 80003c4:	080003e4 	.word	0x080003e4

080003c8 <_init>:
 80003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ca:	bf00      	nop
 80003cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ce:	bc08      	pop	{r3}
 80003d0:	469e      	mov	lr, r3
 80003d2:	4770      	bx	lr

080003d4 <_fini>:
 80003d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003d6:	bf00      	nop
 80003d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003da:	bc08      	pop	{r3}
 80003dc:	469e      	mov	lr, r3
 80003de:	4770      	bx	lr
