{
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 13.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 60,
        "latch": 12,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 60,
        "Total Node": 77
    },
    "full/bm_base_memory/no_arch": {
        "test_name": "full/bm_base_memory/no_arch",
        "generated_blif": "bm_base_memory_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 1.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 13,
        "Po": 12,
        "logic element": 343,
        "latch": 76,
        "Longest Path": 22,
        "Average Path": 6,
        "Estimated LUTs": 343,
        "Total Node": 421
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 12.2,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/no_arch",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 12.5,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 1787.6,
        "simulation_time(ms)": 1657.3,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4423,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 136,
        "Average Path": 5,
        "Estimated LUTs": 4423,
        "Total Node": 7403
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 140.6,
        "simulation_time(ms)": 117.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 336,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 45,
        "Average Path": 5,
        "Estimated LUTs": 336,
        "Total Node": 544
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "CRC33_D264_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 398.4,
        "simulation_time(ms)": 373.7,
        "test_coverage(%)": 100,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/CRC33_D264/no_arch": {
        "test_name": "full/CRC33_D264/no_arch",
        "generated_blif": "CRC33_D264_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 398.9,
        "simulation_time(ms)": 385.6,
        "test_coverage(%)": 100,
        "Pi": 297,
        "Po": 33,
        "logic element": 1689,
        "Longest Path": 37,
        "Average Path": 7,
        "Estimated LUTs": 1689,
        "Total Node": 1689
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq2_generated.blif",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 232.1,
        "simulation_time(ms)": 206.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 453,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 121,
        "Average Path": 5,
        "Estimated LUTs": 463,
        "Total Node": 687
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision3_generated.blif",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 740.4,
        "simulation_time(ms)": 700.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 2527,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 109,
        "Average Path": 6,
        "Estimated LUTs": 2823,
        "Total Node": 2656
    },
    "full/stereovision3/no_arch": {
        "test_name": "full/stereovision3/no_arch",
        "generated_blif": "stereovision3_generated.blif",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 737.7,
        "simulation_time(ms)": 710.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 2574,
        "latch": 99,
        "Longest Path": 134,
        "Average Path": 6,
        "Estimated LUTs": 2574,
        "Total Node": 2675
    },
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_2_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 62.7,
        "simulation_time(ms)": 46.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 152,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 152,
        "Total Node": 163
    },
    "full/ansiportlist_2/no_arch": {
        "test_name": "full/ansiportlist_2/no_arch",
        "generated_blif": "ansiportlist_2_generated.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 46.9,
        "simulation_time(ms)": 43.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 185,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 185,
        "Total Node": 185
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ansiportlist_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 59,
        "simulation_time(ms)": 43.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 152,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 152,
        "Total Node": 163
    },
    "full/ansiportlist/no_arch": {
        "test_name": "full/ansiportlist/no_arch",
        "generated_blif": "ansiportlist_generated.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 46.5,
        "simulation_time(ms)": 43.4,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 185,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 185,
        "Total Node": 185
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binops_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 60.7,
        "simulation_time(ms)": 44.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 152,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 152,
        "Total Node": 163
    },
    "full/binops/no_arch": {
        "test_name": "full/binops/no_arch",
        "generated_blif": "binops_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 46.6,
        "simulation_time(ms)": 43.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 60,
        "logic element": 185,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 185,
        "Total Node": 185
    },
    "full/cf_fir_24_16_16/no_arch": {
        "test_name": "full/cf_fir_24_16_16/no_arch",
        "generated_blif": "cf_fir_24_16_16_generated.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 8048.4,
        "simulation_time(ms)": 7653.8,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 43252,
        "latch": 2116,
        "Longest Path": 166,
        "Average Path": 5,
        "Estimated LUTs": 43252,
        "Total Node": 45369
    },
    "full/cf_fir_3_8_8/no_arch": {
        "test_name": "full/cf_fir_3_8_8/no_arch",
        "generated_blif": "cf_fir_3_8_8_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 346.9,
        "simulation_time(ms)": 327.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 1881,
        "latch": 148,
        "Longest Path": 59,
        "Average Path": 5,
        "Estimated LUTs": 1881,
        "Total Node": 2030
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "blob_merge_generated.blif",
        "max_rss(MiB)": 87.3,
        "exec_time(ms)": 11654.4,
        "simulation_time(ms)": 11021.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 37208,
        "latch": 591,
        "Adder": 6363,
        "generic logic size": 4,
        "Longest Path": 1844,
        "Average Path": 6,
        "Estimated LUTs": 38609,
        "Total Node": 44163
    },
    "full/blob_merge/no_arch": {
        "test_name": "full/blob_merge/no_arch",
        "generated_blif": "blob_merge_generated.blif",
        "max_rss(MiB)": 84.9,
        "exec_time(ms)": 10481.8,
        "simulation_time(ms)": 10079,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 48786,
        "latch": 591,
        "Longest Path": 1849,
        "Average Path": 6,
        "Estimated LUTs": 48786,
        "Total Node": 49378
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq1_generated.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 372.3,
        "simulation_time(ms)": 340.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 1142,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 135,
        "Average Path": 6,
        "Estimated LUTs": 1152,
        "Total Node": 1473
    },
    "full/diffeq1/no_arch": {
        "test_name": "full/diffeq1/no_arch",
        "generated_blif": "diffeq1_generated.blif",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 2169.1,
        "simulation_time(ms)": 2073.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 12131,
        "latch": 193,
        "Longest Path": 2606,
        "Average Path": 6,
        "Estimated LUTs": 12131,
        "Total Node": 12325
    },
    "full/diffeq2/no_arch": {
        "test_name": "full/diffeq2/no_arch",
        "generated_blif": "diffeq2_generated.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 1995.4,
        "simulation_time(ms)": 1908.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 11442,
        "latch": 96,
        "Longest Path": 2132,
        "Average Path": 5,
        "Estimated LUTs": 11442,
        "Total Node": 11539
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "fir_scu_rtl_restructured_for_cmm_exp_generated.blif",
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 372.4,
        "simulation_time(ms)": 341.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 1523,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 132,
        "Average Path": 5,
        "Estimated LUTs": 1594,
        "Total Node": 1761
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir_no_combinational_generated.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 85,
        "simulation_time(ms)": 68.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 10,
        "logic element": 204,
        "latch": 14,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 211,
        "Total Node": 229
    },
    "full/iir_no_combinational/no_arch": {
        "test_name": "full/iir_no_combinational/no_arch",
        "generated_blif": "iir_no_combinational_generated.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 71.4,
        "simulation_time(ms)": 67.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 10,
        "logic element": 218,
        "latch": 14,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 218,
        "Total Node": 233
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sha_generated.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 2832.2,
        "simulation_time(ms)": 2673.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 8197,
        "latch": 911,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 358,
        "Average Path": 5,
        "Estimated LUTs": 8582,
        "Total Node": 9418
    },
    "full/sha/no_arch": {
        "test_name": "full/sha/no_arch",
        "generated_blif": "sha_generated.blif",
        "max_rss(MiB)": 30.1,
        "exec_time(ms)": 2727.1,
        "simulation_time(ms)": 2608,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 8782,
        "latch": 911,
        "Longest Path": 901,
        "Average Path": 5,
        "Estimated LUTs": 8782,
        "Total Node": 9694
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 133.1,
        "simulation_time(ms)": 115,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 325,
        "latch": 20,
        "Adder": 20,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 5,
        "Estimated LUTs": 345,
        "Total Node": 374
    },
    "full/bm_sfifo_rtl/no_arch": {
        "test_name": "full/bm_sfifo_rtl/no_arch",
        "generated_blif": "bm_sfifo_rtl_generated.blif",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 333.3,
        "simulation_time(ms)": 319.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 11,
        "Po": 11,
        "logic element": 832,
        "latch": 148,
        "Longest Path": 44,
        "Average Path": 6,
        "Estimated LUTs": 832,
        "Total Node": 982
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_18_18_18_generated.blif",
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 3092.8,
        "simulation_time(ms)": 2896.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 9480,
        "latch": 2052,
        "Adder": 2052,
        "generic logic size": 4,
        "Longest Path": 592,
        "Average Path": 5,
        "Estimated LUTs": 9739,
        "Total Node": 13585
    },
    "full/cf_cordic_v_18_18_18/no_arch": {
        "test_name": "full/cf_cordic_v_18_18_18/no_arch",
        "generated_blif": "cf_cordic_v_18_18_18_generated.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 2767.1,
        "simulation_time(ms)": 2639.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 13260,
        "latch": 2052,
        "Longest Path": 592,
        "Average Path": 5,
        "Estimated LUTs": 13260,
        "Total Node": 15313
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_cordic_v_8_8_8_generated.blif",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 679.8,
        "simulation_time(ms)": 615.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2060,
        "latch": 432,
        "Adder": 432,
        "generic logic size": 4,
        "Longest Path": 192,
        "Average Path": 5,
        "Estimated LUTs": 2094,
        "Total Node": 2925
    },
    "full/cf_cordic_v_8_8_8/no_arch": {
        "test_name": "full/cf_cordic_v_8_8_8/no_arch",
        "generated_blif": "cf_cordic_v_8_8_8_generated.blif",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 658.7,
        "simulation_time(ms)": 631.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2780,
        "latch": 432,
        "Longest Path": 192,
        "Average Path": 5,
        "Estimated LUTs": 2780,
        "Total Node": 3213
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fft_256_8_generated.blif",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 5876.2,
        "simulation_time(ms)": 5606.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 22522,
        "latch": 2644,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 343,
        "Average Path": 9,
        "Estimated LUTs": 23088,
        "Total Node": 25746
    },
    "full/cf_fft_256_8/no_arch": {
        "test_name": "full/cf_fft_256_8/no_arch",
        "generated_blif": "cf_fft_256_8_generated.blif",
        "max_rss(MiB)": 77,
        "exec_time(ms)": 9019.7,
        "simulation_time(ms)": 8676.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 41054,
        "latch": 2644,
        "Longest Path": 632,
        "Average Path": 9,
        "Estimated LUTs": 41054,
        "Total Node": 43699
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "iir1_generated.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 233.1,
        "simulation_time(ms)": 208.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 10,
        "Po": 25,
        "logic element": 728,
        "latch": 13,
        "Adder": 36,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 6,
        "Estimated LUTs": 732,
        "Total Node": 784
    },
    "full/iir1/no_arch": {
        "test_name": "full/iir1/no_arch",
        "generated_blif": "iir1_generated.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 203.2,
        "simulation_time(ms)": 194.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 10,
        "Po": 25,
        "logic element": 889,
        "latch": 13,
        "Longest Path": 55,
        "Average Path": 6,
        "Estimated LUTs": 889,
        "Total Node": 904
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "oc54_cpu_generated.blif",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 2252.7,
        "simulation_time(ms)": 2129.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 9363,
        "latch": 424,
        "Adder": 555,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1237,
        "Average Path": 5,
        "Estimated LUTs": 9593,
        "Total Node": 10344
    },
    "full/oc54_cpu/no_arch": {
        "test_name": "full/oc54_cpu/no_arch",
        "generated_blif": "oc54_cpu_generated.blif",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 2306.6,
        "simulation_time(ms)": 2214.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 11317,
        "latch": 424,
        "Longest Path": 1322,
        "Average Path": 5,
        "Estimated LUTs": 11317,
        "Total Node": 11742
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational_generated.blif",
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 804,
        "simulation_time(ms)": 751.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3574,
        "latch": 606,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 110,
        "Average Path": 5,
        "Estimated LUTs": 3712,
        "Total Node": 4323
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/no_arch",
        "generated_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational_generated.blif",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 768.2,
        "simulation_time(ms)": 733.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3807,
        "latch": 606,
        "Longest Path": 191,
        "Average Path": 5,
        "Estimated LUTs": 3807,
        "Total Node": 4414
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision1_generated.blif",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 7272.2,
        "simulation_time(ms)": 6859.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 18257,
        "latch": 11454,
        "Adder": 2365,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 236,
        "Average Path": 5,
        "Estimated LUTs": 18284,
        "Total Node": 32229
    },
    "full/stereovision1/no_arch": {
        "test_name": "full/stereovision1/no_arch",
        "generated_blif": "stereovision1_generated.blif",
        "max_rss(MiB)": 107.6,
        "exec_time(ms)": 11673.8,
        "simulation_time(ms)": 11166.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 49706,
        "latch": 11454,
        "Longest Path": 257,
        "Average Path": 5,
        "Estimated LUTs": 49706,
        "Total Node": 61161
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "stereovision2_generated.blif",
        "max_rss(MiB)": 108.8,
        "exec_time(ms)": 14745.2,
        "simulation_time(ms)": 13552,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12455,
        "latch": 16287,
        "Adder": 13258,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 140,
        "Average Path": 5,
        "Estimated LUTs": 12469,
        "Total Node": 42469
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/no_arch",
        "generated_blif": "fir_scu_rtl_restructured_for_cmm_exp_generated.blif",
        "max_rss(MiB)": 102.2,
        "exec_time(ms)": 12265.6,
        "simulation_time(ms)": 11775,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 61539,
        "latch": 202,
        "Longest Path": 258,
        "Average Path": 5,
        "Estimated LUTs": 61539,
        "Total Node": 61742
    },
    "full/stereovision2/no_arch": {
        "test_name": "full/stereovision2/no_arch",
        "generated_blif": "stereovision2_generated.blif",
        "max_rss(MiB)": 3709.2,
        "exec_time(ms)": 501927.1,
        "simulation_time(ms)": 482555.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 2276791,
        "latch": 16287,
        "Longest Path": 177,
        "Average Path": 5,
        "Estimated LUTs": 2276791,
        "Total Node": 2293079
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "matmul_generated.blif",
        "exit": 137
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ch_intrinsics_generated.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 100.6,
        "simulation_time(ms)": 75.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 966,
        "latch": 208,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 62,
        "Average Path": 5,
        "Estimated LUTs": 1011,
        "Total Node": 1183
    },
    "full/ch_intrinsics/no_arch": {
        "test_name": "full/ch_intrinsics/no_arch",
        "generated_blif": "ch_intrinsics_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 118.1,
        "simulation_time(ms)": 78.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 98,
        "Po": 130,
        "logic element": 1554,
        "latch": 464,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 1554,
        "Total Node": 2020
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "LU8PEEng_generated.blif",
        "max_rss(MiB)": 2812.2,
        "exec_time(ms)": 16947.2,
        "simulation_time(ms)": 14430.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 201222,
        "latch": 8945,
        "Adder": 5155,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 6352,
        "Average Path": 6,
        "Estimated LUTs": 204797,
        "Total Node": 216740
    },
    "full/LU8PEEng/no_arch": {
        "test_name": "full/LU8PEEng/no_arch",
        "generated_blif": "LU8PEEng_generated.blif",
        "max_rss(MiB)": 712.3,
        "exec_time(ms)": 23587.5,
        "simulation_time(ms)": 19624.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 10,
        "Pi": 113,
        "Po": 102,
        "logic element": 368532,
        "latch": 55553,
        "Longest Path": 21583,
        "Average Path": 6,
        "Estimated LUTs": 368532,
        "Total Node": 424095
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memory_controller_generated.blif",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 504.3,
        "simulation_time(ms)": 69.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "logic element": 89,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 89,
        "Total Node": 122
    },
    "full/memory_controller/no_arch": {
        "test_name": "full/memory_controller/no_arch",
        "generated_blif": "memory_controller_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 767.5,
        "simulation_time(ms)": 31,
        "test_coverage(%)": 97.3,
        "Latch Drivers": 3,
        "Pi": 18,
        "Po": 12,
        "logic element": 659,
        "latch": 152,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 659,
        "Total Node": 814
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mkPktMerge_generated.blif",
        "max_rss(MiB)": 829,
        "exec_time(ms)": 2787,
        "simulation_time(ms)": 1899.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 5206,
        "latch": 495,
        "Adder": 45,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 649,
        "Average Path": 5,
        "Estimated LUTs": 5206,
        "Total Node": 6206
    },
    "full/mkPktMerge/no_arch": {
        "test_name": "full/mkPktMerge/no_arch",
        "generated_blif": "mkPktMerge_generated.blif",
        "max_rss(MiB)": 69.1,
        "exec_time(ms)": 4428.1,
        "simulation_time(ms)": 1484.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 4,
        "Pi": 310,
        "Po": 156,
        "logic element": 28021,
        "latch": 7839,
        "Longest Path": 659,
        "Average Path": 7,
        "Estimated LUTs": 28021,
        "Total Node": 35864
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
