# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/IO.sv" \
"../../../../Lab2.srcs/sources_1/new/adder.sv" \
"../../../../Lab2.srcs/sources_1/new/alu.sv" \
"../../../../Lab2.srcs/sources_1/new/alu_decoder.sv" \
"../../../../Lab2.srcs/sources_1/new/control_unit.sv" \
"../../../../Lab2.srcs/sources_1/new/data_memory.sv" \
"../../../../Lab2.srcs/sources_1/new/data_memory_decoder.sv" \
"../../../../Lab2.srcs/sources_1/new/datapath.sv" \
"../../../../Lab2.srcs/sources_1/new/flopr.sv" \
"../../../../Lab2.srcs/sources_1/new/instruction_memory.sv" \
"../../../../Lab2.srcs/sources_1/new/main_decoder.sv" \
"../../../../Lab2.srcs/sources_1/new/mips.sv" \
"../../../../Lab2.srcs/sources_1/new/mux2.sv" \
"../../../../Lab2.srcs/sources_1/new/mux7seg.sv" \
"../../../../Lab2.srcs/sources_1/new/register_file.sv" \
"../../../../Lab2.srcs/sources_1/new/shift_left2.sv" \
"../../../../Lab2.srcs/sources_1/new/sign_extend.sv" \
"../../../../Lab2.srcs/sources_1/new/top_module.sv" \
"../../../../Lab2.srcs/sim_1/new/test_top_module.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
