<profile>

<section name = "Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s'" level="0">
<item name = "Date">Mon Apr 28 20:13:01 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">30.00 ns, 15.647 ns, 8.10 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 53, 60.000 ns, 1.590 us, 2, 53, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195">shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319">dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s, 50, 51, 1.500 us, 1.530 us, 50, 50, loop rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 443, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 4, 1276, 1896, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 66, -</column>
<column name="Register">-, -, 434, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 4, 4, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319">dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s, 1, 4, 763, 1280, 0</column>
<column name="call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195">shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s, 0, 0, 513, 616, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln303_fu_526_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln307_fu_573_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_603_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln318_fu_550_p2">+, 0, 0, 39, 32, 32</column>
<column name="and_ln284_3_fu_491_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_485_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_334">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_463">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op23_call_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_7_fu_447_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln284_8_fu_463_p2">icmp, 0, 0, 37, 30, 1</column>
<column name="icmp_ln284_9_fu_479_p2">icmp, 0, 0, 37, 30, 1</column>
<column name="icmp_ln284_fu_429_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln303_fu_531_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln307_fu_578_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln313_fu_590_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="select_ln313_fu_595_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln318_fu_543_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_phi_mux_storemerge_phi_fu_188_p4">13, 3, 32, 96</column>
<column name="layer5_out_blk_n">9, 2, 1, 2</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="sX_2">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_3_reg_638">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_624">1, 0, 1, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_129">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_130">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_131">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_132">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_133">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_134">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_135">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_136">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_137">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_138">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_139">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_140">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_141">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_142">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_143">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_144">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_145">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_146">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_147">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_148">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_149">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_150">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_151">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_152">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_153">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_154">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_155">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_156">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_157">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_158">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99">6, 0, 6, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="in_elem_0_0_0_0_0_val">in, 6, ap_none, in_elem_0_0_0_0_0_val, scalar</column>
<column name="in_elem_0_1_0_0_0_val">in, 6, ap_none, in_elem_0_1_0_0_0_val, scalar</column>
<column name="layer5_out_din">out, 76, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_full_n">in, 1, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_write">out, 1, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_num_data_valid">in, 9, ap_fifo, layer5_out, pointer</column>
<column name="layer5_out_fifo_cap">in, 9, ap_fifo, layer5_out, pointer</column>
</table>
</item>
</section>
</profile>
