// Seed: 803724942
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    inout wor id_2,
    input supply1 id_3,
    output wire id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    output wand id_10
);
  tri0 id_12 = 1 && 1;
  xnor (id_4, id_2, id_3, id_6, id_0, id_12, id_7, id_1);
  module_0(
      id_12, id_12, id_12
  );
endmodule
