// Seed: 1564790757
module module_0 (
    input wire  id_0,
    input wire  id_1,
    input uwire id_2
);
  assign id_4 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri id_4
);
  reg id_6 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.type_0 = 0;
  always @(posedge 1 == 1 or posedge id_6) id_6 <= 1;
endmodule
