// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_6nfYi.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U1;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U2;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U3;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U4;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U5;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U6;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U7;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U8;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U9;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U10;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U11;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U12;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U13;
    cnn_mac_muladd_6nfYi<1,1,6,5,5,10>* cnn_mac_muladd_6nfYi_U14;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > conv_1_weights_address0;
    sc_signal< sc_logic > conv_1_weights_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_q0;
    sc_signal< sc_lv<6> > conv_1_weights_address1;
    sc_signal< sc_logic > conv_1_weights_ce1;
    sc_signal< sc_lv<32> > conv_1_weights_q1;
    sc_signal< sc_lv<6> > conv_1_weights_address2;
    sc_signal< sc_logic > conv_1_weights_ce2;
    sc_signal< sc_lv<32> > conv_1_weights_q2;
    sc_signal< sc_lv<6> > conv_1_weights_address3;
    sc_signal< sc_logic > conv_1_weights_ce3;
    sc_signal< sc_lv<32> > conv_1_weights_q3;
    sc_signal< sc_lv<6> > conv_1_weights_address4;
    sc_signal< sc_logic > conv_1_weights_ce4;
    sc_signal< sc_lv<32> > conv_1_weights_q4;
    sc_signal< sc_lv<6> > conv_1_weights_address5;
    sc_signal< sc_logic > conv_1_weights_ce5;
    sc_signal< sc_lv<32> > conv_1_weights_q5;
    sc_signal< sc_lv<3> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<11> > indvar_flatten30_reg_492;
    sc_signal< sc_lv<5> > r_0_reg_503;
    sc_signal< sc_lv<7> > indvar_flatten_reg_515;
    sc_signal< sc_lv<5> > c_0_reg_527;
    sc_signal< sc_lv<3> > f_0_0_reg_538;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state38_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state39_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state40_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state41_pp0_stage4_iter7;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter8;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_564_p2;
    sc_signal< sc_lv<32> > reg_664;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter8_reg;
    sc_signal< sc_lv<5> > r_fu_670_p2;
    sc_signal< sc_lv<5> > r_reg_1565;
    sc_signal< sc_lv<1> > icmp_ln8_fu_688_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln8_reg_1570_pp0_iter6_reg;
    sc_signal< sc_lv<11> > add_ln8_fu_694_p2;
    sc_signal< sc_lv<11> > add_ln8_reg_1574;
    sc_signal< sc_lv<1> > icmp_ln11_fu_700_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1579;
    sc_signal< sc_lv<5> > select_ln30_1_fu_714_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_1_reg_1586_pp0_iter8_reg;
    sc_signal< sc_lv<11> > sub_ln23_fu_746_p2;
    sc_signal< sc_lv<11> > sub_ln23_reg_1592;
    sc_signal< sc_lv<3> > select_ln30_6_fu_798_p3;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter2_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter3_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter4_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter5_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter6_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter7_reg;
    sc_signal< sc_lv<3> > select_ln30_6_reg_1597_pp0_iter8_reg;
    sc_signal< sc_lv<5> > select_ln30_7_fu_806_p3;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter5_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter6_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter7_reg;
    sc_signal< sc_lv<5> > select_ln30_7_reg_1607_pp0_iter8_reg;
    sc_signal< sc_lv<11> > zext_ln30_2_fu_814_p1;
    sc_signal< sc_lv<11> > zext_ln30_2_reg_1613;
    sc_signal< sc_lv<11> > zext_ln30_4_fu_843_p1;
    sc_signal< sc_lv<11> > zext_ln30_4_reg_1624;
    sc_signal< sc_lv<5> > select_ln30_9_fu_864_p3;
    sc_signal< sc_lv<5> > select_ln30_9_reg_1635;
    sc_signal< sc_lv<64> > zext_ln23_fu_872_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_1640;
    sc_signal< sc_lv<64> > zext_ln23_reg_1640_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1640_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1640_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1640_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1640_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_reg_1640_pp0_iter6_reg;
    sc_signal< sc_lv<3> > add_ln14_fu_892_p2;
    sc_signal< sc_lv<3> > add_ln14_reg_1655;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter1_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter2_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter3_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter4_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter5_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter6_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter7_reg;
    sc_signal< sc_lv<3> > add_ln14_reg_1655_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_fu_898_p1;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln23_5_reg_1664_pp0_iter7_reg;
    sc_signal< sc_lv<3> > add_ln14_1_fu_918_p2;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter1_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter2_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter3_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter4_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter5_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter6_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter7_reg;
    sc_signal< sc_lv<3> > add_ln14_1_reg_1679_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_fu_924_p1;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln23_6_reg_1688_pp0_iter7_reg;
    sc_signal< sc_lv<11> > sub_ln23_1_fu_980_p2;
    sc_signal< sc_lv<11> > sub_ln23_1_reg_1703;
    sc_signal< sc_lv<5> > add_ln30_fu_993_p2;
    sc_signal< sc_lv<5> > add_ln30_reg_1709;
    sc_signal< sc_lv<11> > zext_ln30_5_fu_1009_p1;
    sc_signal< sc_lv<11> > zext_ln30_5_reg_1720;
    sc_signal< sc_lv<7> > add_ln11_fu_1097_p2;
    sc_signal< sc_lv<7> > add_ln11_reg_1761;
    sc_signal< sc_lv<11> > add_ln23_6_fu_1131_p2;
    sc_signal< sc_lv<11> > add_ln23_6_reg_1766;
    sc_signal< sc_lv<11> > add_ln23_10_fu_1145_p2;
    sc_signal< sc_lv<11> > add_ln23_10_reg_1776;
    sc_signal< sc_lv<11> > add_ln23_14_fu_1159_p2;
    sc_signal< sc_lv<11> > add_ln23_14_reg_1786;
    sc_signal< sc_lv<6> > zext_ln23_17_fu_1164_p1;
    sc_signal< sc_lv<6> > zext_ln23_17_reg_1791;
    sc_signal< sc_lv<32> > grp_fu_576_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_1807;
    sc_signal< sc_lv<32> > grp_fu_582_p2;
    sc_signal< sc_lv<32> > tmp_0_0_1_reg_1812;
    sc_signal< sc_lv<6> > zext_ln23_27_fu_1186_p1;
    sc_signal< sc_lv<6> > zext_ln23_27_reg_1817;
    sc_signal< sc_lv<32> > grp_fu_588_p2;
    sc_signal< sc_lv<32> > tmp_1_39_reg_1833;
    sc_signal< sc_lv<32> > grp_fu_594_p2;
    sc_signal< sc_lv<32> > tmp_1_0_1_reg_1838;
    sc_signal< sc_lv<6> > zext_ln23_37_fu_1208_p1;
    sc_signal< sc_lv<6> > zext_ln23_37_reg_1843;
    sc_signal< sc_lv<32> > grp_fu_600_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_1859;
    sc_signal< sc_lv<32> > grp_fu_606_p2;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_1864;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1889;
    sc_signal< sc_lv<32> > tmp_0_0_2_reg_1889_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1894;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1894_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_reg_1894_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1909;
    sc_signal< sc_lv<32> > tmp_1_0_2_reg_1909_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1914;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1914_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1914_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1929;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1929_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1934;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1934_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1934_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1949;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1949_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_1_reg_1949_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1954;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1954_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1954_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_1_2_reg_1954_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1964;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1964_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1964_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1969;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1969_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1969_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_1_2_reg_1969_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_1979;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_1979_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_1979_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1984;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1984_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1984_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1984_pp0_iter3_reg;
    sc_signal< sc_lv<3> > add_ln14_2_fu_1326_p2;
    sc_signal< sc_lv<3> > add_ln14_2_reg_1989;
    sc_signal< sc_lv<7> > select_ln11_fu_1331_p3;
    sc_signal< sc_lv<7> > select_ln11_reg_1994;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1999;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1999_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1999_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1999_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_reg_1999_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2004;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2004_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2004_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2004_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2004_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_1_reg_2004_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2009;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2009_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2009_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2009_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_reg_2009_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2014;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2014_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2014_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2014_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2014_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_1_reg_2014_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2019;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2019_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2019_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2019_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_reg_2019_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2024;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2024_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2024_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2024_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2024_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_2024_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_549_p2;
    sc_signal< sc_lv<32> > w_sum_4_reg_2029;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2034;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2034_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2034_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2034_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2034_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_0_2_2_reg_2034_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_554_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_reg_2039;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2044;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2044_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2044_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2044_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2044_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_2044_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_559_p2;
    sc_signal< sc_lv<32> > w_sum_4_2_reg_2049;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2054;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2054_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2054_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2054_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2054_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_2054_pp0_iter6_reg;
    sc_signal< sc_lv<32> > w_sum_4_0_0_1_reg_2059;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > w_sum_4_1_0_1_reg_2064;
    sc_signal< sc_lv<32> > w_sum_4_2_0_1_reg_2069;
    sc_signal< sc_lv<32> > w_sum_4_0_0_2_reg_2074;
    sc_signal< sc_lv<32> > w_sum_4_1_0_2_reg_2079;
    sc_signal< sc_lv<32> > w_sum_4_2_0_2_reg_2084;
    sc_signal< sc_lv<32> > w_sum_4_0_1_reg_2089;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > w_sum_4_1_1_reg_2094;
    sc_signal< sc_lv<32> > w_sum_4_2_1_reg_2099;
    sc_signal< sc_lv<32> > w_sum_4_0_1_1_reg_2104;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > w_sum_4_1_1_1_reg_2109;
    sc_signal< sc_lv<32> > w_sum_4_2_1_1_reg_2114;
    sc_signal< sc_lv<32> > w_sum_4_0_1_2_reg_2119;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > grp_fu_568_p2;
    sc_signal< sc_lv<32> > w_sum_4_1_1_2_reg_2124;
    sc_signal< sc_lv<32> > grp_fu_572_p2;
    sc_signal< sc_lv<32> > w_sum_4_2_1_2_reg_2129;
    sc_signal< sc_lv<32> > w_sum_4_0_2_reg_2134;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > w_sum_4_1_2_reg_2139;
    sc_signal< sc_lv<32> > w_sum_4_2_2_reg_2144;
    sc_signal< sc_lv<32> > w_sum_4_0_2_1_reg_2149;
    sc_signal< sc_lv<32> > w_sum_4_1_2_1_reg_2154;
    sc_signal< sc_lv<32> > w_sum_4_2_2_1_reg_2159;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_2169;
    sc_signal< sc_lv<32> > conv_1_bias_load_1_reg_2179;
    sc_signal< sc_lv<32> > w_sum_4_1_2_2_reg_2189;
    sc_signal< sc_lv<32> > w_sum_4_2_2_2_reg_2194;
    sc_signal< sc_lv<32> > conv_1_bias_load_2_reg_2199;
    sc_signal< sc_lv<32> > w_sum_1_reg_2204;
    sc_signal< sc_lv<32> > w_sum_2_reg_2211;
    sc_signal< sc_lv<13> > sub_ln30_fu_1361_p2;
    sc_signal< sc_lv<13> > sub_ln30_reg_2218;
    sc_signal< sc_lv<13> > add_ln30_4_fu_1497_p2;
    sc_signal< sc_lv<13> > add_ln30_4_reg_2224;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten30_phi_fu_496_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_507_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_519_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_531_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_0_phi_fu_542_p4;
    sc_signal< sc_lv<64> > zext_ln23_9_fu_824_p1;
    sc_signal< sc_lv<64> > zext_ln23_11_fu_853_p1;
    sc_signal< sc_lv<64> > zext_ln23_20_fu_887_p1;
    sc_signal< sc_lv<64> > zext_ln23_30_fu_913_p1;
    sc_signal< sc_lv<64> > zext_ln23_40_fu_939_p1;
    sc_signal< sc_lv<64> > zext_ln23_10_fu_1004_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_13_fu_1017_p1;
    sc_signal< sc_lv<64> > zext_ln23_21_fu_1031_p1;
    sc_signal< sc_lv<64> > zext_ln23_22_fu_1042_p1;
    sc_signal< sc_lv<64> > zext_ln23_31_fu_1056_p1;
    sc_signal< sc_lv<64> > zext_ln23_32_fu_1067_p1;
    sc_signal< sc_lv<64> > zext_ln23_41_fu_1081_p1;
    sc_signal< sc_lv<64> > zext_ln23_42_fu_1092_p1;
    sc_signal< sc_lv<64> > zext_ln23_12_fu_1140_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_14_fu_1154_p1;
    sc_signal< sc_lv<64> > tmp_18_fu_1167_p3;
    sc_signal< sc_lv<64> > zext_ln23_23_fu_1181_p1;
    sc_signal< sc_lv<64> > tmp_20_fu_1189_p3;
    sc_signal< sc_lv<64> > zext_ln23_33_fu_1203_p1;
    sc_signal< sc_lv<64> > tmp_22_fu_1211_p3;
    sc_signal< sc_lv<64> > zext_ln23_43_fu_1225_p1;
    sc_signal< sc_lv<64> > sext_ln23_fu_1230_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_1234_p1;
    sc_signal< sc_lv<64> > zext_ln23_24_fu_1243_p1;
    sc_signal< sc_lv<64> > zext_ln23_25_fu_1253_p1;
    sc_signal< sc_lv<64> > zext_ln23_34_fu_1263_p1;
    sc_signal< sc_lv<64> > zext_ln23_35_fu_1273_p1;
    sc_signal< sc_lv<64> > zext_ln23_44_fu_1283_p1;
    sc_signal< sc_lv<64> > zext_ln23_45_fu_1293_p1;
    sc_signal< sc_lv<64> > zext_ln23_15_fu_1298_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > tmp_19_fu_1302_p3;
    sc_signal< sc_lv<64> > tmp_21_fu_1310_p3;
    sc_signal< sc_lv<64> > tmp_23_fu_1318_p3;
    sc_signal< sc_lv<64> > zext_ln30_6_fu_1376_p1;
    sc_signal< sc_lv<64> > zext_ln30_7_fu_1440_p1;
    sc_signal< sc_lv<64> > zext_ln30_8_fu_1502_p1;
    sc_signal< sc_lv<32> > select_ln29_fu_1423_p3;
    sc_signal< sc_lv<32> > select_ln29_1_fu_1486_p3;
    sc_signal< sc_lv<32> > select_ln29_2_fu_1547_p3;
    sc_signal< sc_lv<32> > grp_fu_549_p0;
    sc_signal< sc_lv<32> > grp_fu_549_p1;
    sc_signal< sc_lv<32> > grp_fu_554_p0;
    sc_signal< sc_lv<32> > grp_fu_554_p1;
    sc_signal< sc_lv<32> > grp_fu_559_p0;
    sc_signal< sc_lv<32> > grp_fu_559_p1;
    sc_signal< sc_lv<32> > grp_fu_564_p0;
    sc_signal< sc_lv<32> > grp_fu_564_p1;
    sc_signal< sc_lv<32> > grp_fu_568_p0;
    sc_signal< sc_lv<32> > grp_fu_568_p1;
    sc_signal< sc_lv<32> > grp_fu_572_p0;
    sc_signal< sc_lv<32> > grp_fu_572_p1;
    sc_signal< sc_lv<32> > grp_fu_582_p1;
    sc_signal< sc_lv<32> > grp_fu_613_p0;
    sc_signal< sc_lv<10> > tmp_fu_722_p3;
    sc_signal< sc_lv<7> > tmp_12_fu_734_p3;
    sc_signal< sc_lv<11> > zext_ln23_1_fu_730_p1;
    sc_signal< sc_lv<11> > zext_ln23_2_fu_742_p1;
    sc_signal< sc_lv<5> > c_fu_676_p2;
    sc_signal< sc_lv<5> > add_ln23_1_fu_682_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_774_p2;
    sc_signal< sc_lv<1> > xor_ln30_fu_768_p2;
    sc_signal< sc_lv<5> > select_ln30_fu_706_p3;
    sc_signal< sc_lv<1> > and_ln30_fu_780_p2;
    sc_signal< sc_lv<1> > or_ln30_fu_792_p2;
    sc_signal< sc_lv<5> > add_ln23_3_fu_786_p2;
    sc_signal< sc_lv<11> > add_ln23_4_fu_818_p2;
    sc_signal< sc_lv<5> > add_ln23_7_fu_829_p2;
    sc_signal< sc_lv<5> > select_ln30_4_fu_752_p3;
    sc_signal< sc_lv<5> > select_ln30_8_fu_835_p3;
    sc_signal< sc_lv<11> > add_ln23_8_fu_847_p2;
    sc_signal< sc_lv<5> > add_ln23_11_fu_858_p2;
    sc_signal< sc_lv<5> > select_ln30_5_fu_760_p3;
    sc_signal< sc_lv<4> > zext_ln23_19_fu_877_p1;
    sc_signal< sc_lv<4> > add_ln23_15_fu_881_p2;
    sc_signal< sc_lv<4> > zext_ln23_29_fu_903_p1;
    sc_signal< sc_lv<4> > add_ln23_21_fu_907_p2;
    sc_signal< sc_lv<4> > zext_ln23_39_fu_929_p1;
    sc_signal< sc_lv<4> > add_ln23_27_fu_933_p2;
    sc_signal< sc_lv<5> > add_ln23_fu_944_p2;
    sc_signal< sc_lv<5> > select_ln30_2_fu_950_p3;
    sc_signal< sc_lv<10> > tmp_13_fu_956_p3;
    sc_signal< sc_lv<7> > tmp_14_fu_968_p3;
    sc_signal< sc_lv<11> > zext_ln23_3_fu_964_p1;
    sc_signal< sc_lv<11> > zext_ln23_4_fu_976_p1;
    sc_signal< sc_lv<5> > select_ln30_3_fu_986_p3;
    sc_signal< sc_lv<11> > add_ln23_5_fu_999_p2;
    sc_signal< sc_lv<11> > add_ln23_12_fu_1012_p2;
    sc_signal< sc_lv<5> > zext_ln23_18_fu_1022_p1;
    sc_signal< sc_lv<5> > add_ln23_16_fu_1025_p2;
    sc_signal< sc_lv<5> > add_ln23_17_fu_1036_p2;
    sc_signal< sc_lv<5> > zext_ln23_28_fu_1047_p1;
    sc_signal< sc_lv<5> > add_ln23_22_fu_1050_p2;
    sc_signal< sc_lv<5> > add_ln23_23_fu_1061_p2;
    sc_signal< sc_lv<5> > zext_ln23_38_fu_1072_p1;
    sc_signal< sc_lv<5> > add_ln23_28_fu_1075_p2;
    sc_signal< sc_lv<5> > add_ln23_29_fu_1086_p2;
    sc_signal< sc_lv<10> > tmp_15_fu_1103_p3;
    sc_signal< sc_lv<7> > tmp_16_fu_1114_p3;
    sc_signal< sc_lv<11> > zext_ln23_7_fu_1110_p1;
    sc_signal< sc_lv<11> > zext_ln23_8_fu_1121_p1;
    sc_signal< sc_lv<11> > sub_ln23_2_fu_1125_p2;
    sc_signal< sc_lv<11> > add_ln23_9_fu_1136_p2;
    sc_signal< sc_lv<11> > add_ln23_13_fu_1150_p2;
    sc_signal< sc_lv<6> > add_ln23_18_fu_1175_p2;
    sc_signal< sc_lv<6> > add_ln23_24_fu_1197_p2;
    sc_signal< sc_lv<6> > add_ln23_30_fu_1219_p2;
    sc_signal< sc_lv<6> > add_ln23_19_fu_1238_p2;
    sc_signal< sc_lv<6> > add_ln23_20_fu_1248_p2;
    sc_signal< sc_lv<6> > add_ln23_25_fu_1258_p2;
    sc_signal< sc_lv<6> > add_ln23_26_fu_1268_p2;
    sc_signal< sc_lv<6> > add_ln23_31_fu_1278_p2;
    sc_signal< sc_lv<6> > add_ln23_32_fu_1288_p2;
    sc_signal< sc_lv<10> > grp_fu_1555_p3;
    sc_signal< sc_lv<11> > tmp_17_fu_1350_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_1343_p3;
    sc_signal< sc_lv<13> > zext_ln30_3_fu_1357_p1;
    sc_signal< sc_lv<13> > zext_ln23_16_fu_1367_p1;
    sc_signal< sc_lv<13> > add_ln30_2_fu_1370_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_1381_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_1385_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_1395_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_1405_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_1399_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_1411_p2;
    sc_signal< sc_lv<1> > grp_fu_613_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_1417_p2;
    sc_signal< sc_lv<13> > zext_ln23_26_fu_1432_p1;
    sc_signal< sc_lv<13> > add_ln30_3_fu_1435_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_3_fu_1445_p1;
    sc_signal< sc_lv<8> > tmp_8_fu_1448_p4;
    sc_signal< sc_lv<23> > trunc_ln29_3_fu_1458_p1;
    sc_signal< sc_lv<1> > icmp_ln29_9_fu_1468_p2;
    sc_signal< sc_lv<1> > icmp_ln29_8_fu_1462_p2;
    sc_signal< sc_lv<1> > or_ln29_3_fu_1474_p2;
    sc_signal< sc_lv<1> > and_ln29_3_fu_1480_p2;
    sc_signal< sc_lv<13> > zext_ln23_36_fu_1494_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_4_fu_1506_p1;
    sc_signal< sc_lv<8> > tmp_10_fu_1509_p4;
    sc_signal< sc_lv<23> > trunc_ln29_4_fu_1519_p1;
    sc_signal< sc_lv<1> > icmp_ln29_11_fu_1529_p2;
    sc_signal< sc_lv<1> > icmp_ln29_10_fu_1523_p2;
    sc_signal< sc_lv<1> > or_ln29_4_fu_1535_p2;
    sc_signal< sc_lv<1> > and_ln29_4_fu_1541_p2;
    sc_signal< sc_lv<6> > grp_fu_1555_p0;
    sc_signal< sc_lv<5> > grp_fu_1555_p1;
    sc_signal< sc_lv<5> > grp_fu_1555_p2;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_1555_p10;
    sc_signal< sc_lv<10> > grp_fu_1555_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state48;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<11> ap_const_lv11_548;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<61> ap_const_lv61_3;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<61> ap_const_lv61_6;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_1097_p2();
    void thread_add_ln14_1_fu_918_p2();
    void thread_add_ln14_2_fu_1326_p2();
    void thread_add_ln14_fu_892_p2();
    void thread_add_ln23_10_fu_1145_p2();
    void thread_add_ln23_11_fu_858_p2();
    void thread_add_ln23_12_fu_1012_p2();
    void thread_add_ln23_13_fu_1150_p2();
    void thread_add_ln23_14_fu_1159_p2();
    void thread_add_ln23_15_fu_881_p2();
    void thread_add_ln23_16_fu_1025_p2();
    void thread_add_ln23_17_fu_1036_p2();
    void thread_add_ln23_18_fu_1175_p2();
    void thread_add_ln23_19_fu_1238_p2();
    void thread_add_ln23_1_fu_682_p2();
    void thread_add_ln23_20_fu_1248_p2();
    void thread_add_ln23_21_fu_907_p2();
    void thread_add_ln23_22_fu_1050_p2();
    void thread_add_ln23_23_fu_1061_p2();
    void thread_add_ln23_24_fu_1197_p2();
    void thread_add_ln23_25_fu_1258_p2();
    void thread_add_ln23_26_fu_1268_p2();
    void thread_add_ln23_27_fu_933_p2();
    void thread_add_ln23_28_fu_1075_p2();
    void thread_add_ln23_29_fu_1086_p2();
    void thread_add_ln23_30_fu_1219_p2();
    void thread_add_ln23_31_fu_1278_p2();
    void thread_add_ln23_32_fu_1288_p2();
    void thread_add_ln23_3_fu_786_p2();
    void thread_add_ln23_4_fu_818_p2();
    void thread_add_ln23_5_fu_999_p2();
    void thread_add_ln23_6_fu_1131_p2();
    void thread_add_ln23_7_fu_829_p2();
    void thread_add_ln23_8_fu_847_p2();
    void thread_add_ln23_9_fu_1136_p2();
    void thread_add_ln23_fu_944_p2();
    void thread_add_ln30_2_fu_1370_p2();
    void thread_add_ln30_3_fu_1435_p2();
    void thread_add_ln30_4_fu_1497_p2();
    void thread_add_ln30_fu_993_p2();
    void thread_add_ln8_fu_694_p2();
    void thread_and_ln29_3_fu_1480_p2();
    void thread_and_ln29_4_fu_1541_p2();
    void thread_and_ln29_fu_1417_p2();
    void thread_and_ln30_fu_780_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state48();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state24_pp0_stage2_iter4();
    void thread_ap_block_state25_pp0_stage3_iter4();
    void thread_ap_block_state26_pp0_stage4_iter4();
    void thread_ap_block_state27_pp0_stage0_iter5();
    void thread_ap_block_state28_pp0_stage1_iter5();
    void thread_ap_block_state29_pp0_stage2_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter5();
    void thread_ap_block_state31_pp0_stage4_iter5();
    void thread_ap_block_state32_pp0_stage0_iter6();
    void thread_ap_block_state33_pp0_stage1_iter6();
    void thread_ap_block_state34_pp0_stage2_iter6();
    void thread_ap_block_state35_pp0_stage3_iter6();
    void thread_ap_block_state36_pp0_stage4_iter6();
    void thread_ap_block_state37_pp0_stage0_iter7();
    void thread_ap_block_state38_pp0_stage1_iter7();
    void thread_ap_block_state39_pp0_stage2_iter7();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage3_iter7();
    void thread_ap_block_state41_pp0_stage4_iter7();
    void thread_ap_block_state42_pp0_stage0_iter8();
    void thread_ap_block_state43_pp0_stage1_iter8();
    void thread_ap_block_state44_pp0_stage2_iter8();
    void thread_ap_block_state45_pp0_stage3_iter8();
    void thread_ap_block_state46_pp0_stage4_iter8();
    void thread_ap_block_state47_pp0_stage0_iter9();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_531_p4();
    void thread_ap_phi_mux_f_0_0_phi_fu_542_p4();
    void thread_ap_phi_mux_indvar_flatten30_phi_fu_496_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_519_p4();
    void thread_ap_phi_mux_r_0_phi_fu_507_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_3_fu_1445_p1();
    void thread_bitcast_ln29_4_fu_1506_p1();
    void thread_bitcast_ln29_fu_1381_p1();
    void thread_c_fu_676_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_address0();
    void thread_conv_1_weights_address1();
    void thread_conv_1_weights_address2();
    void thread_conv_1_weights_address3();
    void thread_conv_1_weights_address4();
    void thread_conv_1_weights_address5();
    void thread_conv_1_weights_ce0();
    void thread_conv_1_weights_ce1();
    void thread_conv_1_weights_ce2();
    void thread_conv_1_weights_ce3();
    void thread_conv_1_weights_ce4();
    void thread_conv_1_weights_ce5();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_grp_fu_1555_p0();
    void thread_grp_fu_1555_p1();
    void thread_grp_fu_1555_p10();
    void thread_grp_fu_1555_p2();
    void thread_grp_fu_1555_p20();
    void thread_grp_fu_549_p0();
    void thread_grp_fu_549_p1();
    void thread_grp_fu_554_p0();
    void thread_grp_fu_554_p1();
    void thread_grp_fu_559_p0();
    void thread_grp_fu_559_p1();
    void thread_grp_fu_564_p0();
    void thread_grp_fu_564_p1();
    void thread_grp_fu_568_p0();
    void thread_grp_fu_568_p1();
    void thread_grp_fu_572_p0();
    void thread_grp_fu_572_p1();
    void thread_grp_fu_582_p1();
    void thread_grp_fu_613_p0();
    void thread_icmp_ln11_fu_700_p2();
    void thread_icmp_ln14_fu_774_p2();
    void thread_icmp_ln29_10_fu_1523_p2();
    void thread_icmp_ln29_11_fu_1529_p2();
    void thread_icmp_ln29_7_fu_1405_p2();
    void thread_icmp_ln29_8_fu_1462_p2();
    void thread_icmp_ln29_9_fu_1468_p2();
    void thread_icmp_ln29_fu_1399_p2();
    void thread_icmp_ln8_fu_688_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln29_3_fu_1474_p2();
    void thread_or_ln29_4_fu_1535_p2();
    void thread_or_ln29_fu_1411_p2();
    void thread_or_ln30_fu_792_p2();
    void thread_p_shl_cast_fu_1343_p3();
    void thread_r_fu_670_p2();
    void thread_select_ln11_fu_1331_p3();
    void thread_select_ln29_1_fu_1486_p3();
    void thread_select_ln29_2_fu_1547_p3();
    void thread_select_ln29_fu_1423_p3();
    void thread_select_ln30_1_fu_714_p3();
    void thread_select_ln30_2_fu_950_p3();
    void thread_select_ln30_3_fu_986_p3();
    void thread_select_ln30_4_fu_752_p3();
    void thread_select_ln30_5_fu_760_p3();
    void thread_select_ln30_6_fu_798_p3();
    void thread_select_ln30_7_fu_806_p3();
    void thread_select_ln30_8_fu_835_p3();
    void thread_select_ln30_9_fu_864_p3();
    void thread_select_ln30_fu_706_p3();
    void thread_sext_ln23_1_fu_1234_p1();
    void thread_sext_ln23_fu_1230_p1();
    void thread_sub_ln23_1_fu_980_p2();
    void thread_sub_ln23_2_fu_1125_p2();
    void thread_sub_ln23_fu_746_p2();
    void thread_sub_ln30_fu_1361_p2();
    void thread_tmp_10_fu_1509_p4();
    void thread_tmp_12_fu_734_p3();
    void thread_tmp_13_fu_956_p3();
    void thread_tmp_14_fu_968_p3();
    void thread_tmp_15_fu_1103_p3();
    void thread_tmp_16_fu_1114_p3();
    void thread_tmp_17_fu_1350_p3();
    void thread_tmp_18_fu_1167_p3();
    void thread_tmp_19_fu_1302_p3();
    void thread_tmp_20_fu_1189_p3();
    void thread_tmp_21_fu_1310_p3();
    void thread_tmp_22_fu_1211_p3();
    void thread_tmp_23_fu_1318_p3();
    void thread_tmp_8_fu_1448_p4();
    void thread_tmp_fu_722_p3();
    void thread_tmp_s_fu_1385_p4();
    void thread_trunc_ln29_3_fu_1458_p1();
    void thread_trunc_ln29_4_fu_1519_p1();
    void thread_trunc_ln29_fu_1395_p1();
    void thread_xor_ln30_fu_768_p2();
    void thread_zext_ln23_10_fu_1004_p1();
    void thread_zext_ln23_11_fu_853_p1();
    void thread_zext_ln23_12_fu_1140_p1();
    void thread_zext_ln23_13_fu_1017_p1();
    void thread_zext_ln23_14_fu_1154_p1();
    void thread_zext_ln23_15_fu_1298_p1();
    void thread_zext_ln23_16_fu_1367_p1();
    void thread_zext_ln23_17_fu_1164_p1();
    void thread_zext_ln23_18_fu_1022_p1();
    void thread_zext_ln23_19_fu_877_p1();
    void thread_zext_ln23_1_fu_730_p1();
    void thread_zext_ln23_20_fu_887_p1();
    void thread_zext_ln23_21_fu_1031_p1();
    void thread_zext_ln23_22_fu_1042_p1();
    void thread_zext_ln23_23_fu_1181_p1();
    void thread_zext_ln23_24_fu_1243_p1();
    void thread_zext_ln23_25_fu_1253_p1();
    void thread_zext_ln23_26_fu_1432_p1();
    void thread_zext_ln23_27_fu_1186_p1();
    void thread_zext_ln23_28_fu_1047_p1();
    void thread_zext_ln23_29_fu_903_p1();
    void thread_zext_ln23_2_fu_742_p1();
    void thread_zext_ln23_30_fu_913_p1();
    void thread_zext_ln23_31_fu_1056_p1();
    void thread_zext_ln23_32_fu_1067_p1();
    void thread_zext_ln23_33_fu_1203_p1();
    void thread_zext_ln23_34_fu_1263_p1();
    void thread_zext_ln23_35_fu_1273_p1();
    void thread_zext_ln23_36_fu_1494_p1();
    void thread_zext_ln23_37_fu_1208_p1();
    void thread_zext_ln23_38_fu_1072_p1();
    void thread_zext_ln23_39_fu_929_p1();
    void thread_zext_ln23_3_fu_964_p1();
    void thread_zext_ln23_40_fu_939_p1();
    void thread_zext_ln23_41_fu_1081_p1();
    void thread_zext_ln23_42_fu_1092_p1();
    void thread_zext_ln23_43_fu_1225_p1();
    void thread_zext_ln23_44_fu_1283_p1();
    void thread_zext_ln23_45_fu_1293_p1();
    void thread_zext_ln23_4_fu_976_p1();
    void thread_zext_ln23_5_fu_898_p1();
    void thread_zext_ln23_6_fu_924_p1();
    void thread_zext_ln23_7_fu_1110_p1();
    void thread_zext_ln23_8_fu_1121_p1();
    void thread_zext_ln23_9_fu_824_p1();
    void thread_zext_ln23_fu_872_p1();
    void thread_zext_ln30_2_fu_814_p1();
    void thread_zext_ln30_3_fu_1357_p1();
    void thread_zext_ln30_4_fu_843_p1();
    void thread_zext_ln30_5_fu_1009_p1();
    void thread_zext_ln30_6_fu_1376_p1();
    void thread_zext_ln30_7_fu_1440_p1();
    void thread_zext_ln30_8_fu_1502_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
