// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : xilinx_kcu105.v
// Device     : xcku040-ffva1156-2-e
// LiteX sha1 : 68785e254
// Date       : 2026-02-03 16:48:28
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module xilinx_kcu105 (
    input  wire          clk125_n,
    (* dont_touch = "true" *)
    input  wire          clk125_p,
    input  wire          cpu_reset,
    output wire   [13:0] ddram_a,
    output wire          ddram_act_n,
    output wire    [1:0] ddram_ba,
    output wire          ddram_bg,
    output wire          ddram_cas_n,
    output wire          ddram_cke,
    output wire          ddram_clk_n,
    output wire          ddram_clk_p,
    output wire          ddram_cs_n,
    output wire    [7:0] ddram_dm,
    inout  wire   [63:0] ddram_dq,
    inout  wire    [7:0] ddram_dqs_n,
    inout  wire    [7:0] ddram_dqs_p,
    output wire          ddram_odt,
    output wire          ddram_ras_n,
    output wire          ddram_reset_n,
    output wire          ddram_we_n,
    input  wire          serial_cts,
    input  wire          serial_rts,
    input  wire          serial_rx,
    output reg           serial_tx,
    output wire          user_led0,
    output wire          user_led1,
    output wire          user_led2,
    output wire          user_led3,
    output wire          user_led4,
    output wire          user_led5,
    output wire          user_led6,
    output wire          user_led7,
    output wire          nul_txd,
    input  wire 	 nul_rxd
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
BaseSoC
└─── crg (_CRG)
│    └─── pll (USMMCM)
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [MMCME2_ADV]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    └─── idelayctrl (USIDELAYCTRL)
│    │    └─── [IDELAYCTRL]
│    └─── [BUFGCE_DIV]
│    └─── [BUFGCE]
└─── bus (SoCBusHandler)
│    └─── converter_0* (Converter)
│    │    └─── downconverter_0* (DownConverter)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (Rocket)
│    └─── axi2wishbone_0* (AXI2Wishbone)
│    │    └─── axi2axilite_0* (AXI2AXILite)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── axiburst2beat_0* (AXIBurst2Beat)
│    │    │    └─── fsm (FSM)
│    │    └─── axilite2wishbone_0* (AXILite2Wishbone)
│    │    │    └─── fsm (FSM)
│    └─── wishbone2axi_0* (Wishbone2AXI)
│    │    └─── wishbone2axilite_0* (Wishbone2AXILite)
│    │    │    └─── fsm (FSM)
│    │    └─── axilite2axi_0* (AXILite2AXI)
│    └─── [ExampleRocketSystem]
└─── dma_bus (SoCBusHandler)
└─── rom (SRAM)
└─── sram (SRAM)
└─── identifier (Identifier)
└─── uart_phy (RS232PHY)
│    └─── tx (RS232PHYTX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
│    └─── rx (RS232PHYRX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
│    │    └─── eventsourceprocess_1* (EventSourceProcess)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── ddrphy (USDDRPHY)
│    └─── ddr4dfimux_0* (DDR4DFIMux)
│    └─── tappeddelayline_0* (TappedDelayLine)
│    └─── dqspattern_0* (DQSPattern)
│    └─── bitslip_0* (BitSlip)
│    └─── bitslip_1* (BitSlip)
│    └─── bitslip_2* (BitSlip)
│    └─── bitslip_3* (BitSlip)
│    └─── bitslip_4* (BitSlip)
│    └─── bitslip_5* (BitSlip)
│    └─── bitslip_6* (BitSlip)
│    └─── bitslip_7* (BitSlip)
│    └─── bitslip_8* (BitSlip)
│    └─── bitslip_9* (BitSlip)
│    └─── bitslip_10* (BitSlip)
│    └─── bitslip_11* (BitSlip)
│    └─── bitslip_12* (BitSlip)
│    └─── bitslip_13* (BitSlip)
│    └─── bitslip_14* (BitSlip)
│    └─── bitslip_15* (BitSlip)
│    └─── tappeddelayline_1* (TappedDelayLine)
│    └─── bitslip_16* (BitSlip)
│    └─── bitslip_17* (BitSlip)
│    └─── bitslip_18* (BitSlip)
│    └─── bitslip_19* (BitSlip)
│    └─── bitslip_20* (BitSlip)
│    └─── bitslip_21* (BitSlip)
│    └─── bitslip_22* (BitSlip)
│    └─── bitslip_23* (BitSlip)
│    └─── bitslip_24* (BitSlip)
│    └─── bitslip_25* (BitSlip)
│    └─── bitslip_26* (BitSlip)
│    └─── bitslip_27* (BitSlip)
│    └─── bitslip_28* (BitSlip)
│    └─── bitslip_29* (BitSlip)
│    └─── bitslip_30* (BitSlip)
│    └─── bitslip_31* (BitSlip)
│    └─── bitslip_32* (BitSlip)
│    └─── bitslip_33* (BitSlip)
│    └─── bitslip_34* (BitSlip)
│    └─── bitslip_35* (BitSlip)
│    └─── bitslip_36* (BitSlip)
│    └─── bitslip_37* (BitSlip)
│    └─── bitslip_38* (BitSlip)
│    └─── bitslip_39* (BitSlip)
│    └─── bitslip_40* (BitSlip)
│    └─── bitslip_41* (BitSlip)
│    └─── bitslip_42* (BitSlip)
│    └─── bitslip_43* (BitSlip)
│    └─── bitslip_44* (BitSlip)
│    └─── bitslip_45* (BitSlip)
│    └─── bitslip_46* (BitSlip)
│    └─── bitslip_47* (BitSlip)
│    └─── bitslip_48* (BitSlip)
│    └─── bitslip_49* (BitSlip)
│    └─── bitslip_50* (BitSlip)
│    └─── bitslip_51* (BitSlip)
│    └─── bitslip_52* (BitSlip)
│    └─── bitslip_53* (BitSlip)
│    └─── bitslip_54* (BitSlip)
│    └─── bitslip_55* (BitSlip)
│    └─── bitslip_56* (BitSlip)
│    └─── bitslip_57* (BitSlip)
│    └─── bitslip_58* (BitSlip)
│    └─── bitslip_59* (BitSlip)
│    └─── bitslip_60* (BitSlip)
│    └─── bitslip_61* (BitSlip)
│    └─── bitslip_62* (BitSlip)
│    └─── bitslip_63* (BitSlip)
│    └─── bitslip_64* (BitSlip)
│    └─── bitslip_65* (BitSlip)
│    └─── bitslip_66* (BitSlip)
│    └─── bitslip_67* (BitSlip)
│    └─── bitslip_68* (BitSlip)
│    └─── bitslip_69* (BitSlip)
│    └─── bitslip_70* (BitSlip)
│    └─── bitslip_71* (BitSlip)
│    └─── bitslip_72* (BitSlip)
│    └─── bitslip_73* (BitSlip)
│    └─── bitslip_74* (BitSlip)
│    └─── bitslip_75* (BitSlip)
│    └─── bitslip_76* (BitSlip)
│    └─── bitslip_77* (BitSlip)
│    └─── bitslip_78* (BitSlip)
│    └─── bitslip_79* (BitSlip)
│    └─── bitslip_80* (BitSlip)
│    └─── bitslip_81* (BitSlip)
│    └─── bitslip_82* (BitSlip)
│    └─── bitslip_83* (BitSlip)
│    └─── bitslip_84* (BitSlip)
│    └─── bitslip_85* (BitSlip)
│    └─── bitslip_86* (BitSlip)
│    └─── bitslip_87* (BitSlip)
│    └─── bitslip_88* (BitSlip)
│    └─── bitslip_89* (BitSlip)
│    └─── bitslip_90* (BitSlip)
│    └─── bitslip_91* (BitSlip)
│    └─── bitslip_92* (BitSlip)
│    └─── bitslip_93* (BitSlip)
│    └─── bitslip_94* (BitSlip)
│    └─── bitslip_95* (BitSlip)
│    └─── bitslip_96* (BitSlip)
│    └─── bitslip_97* (BitSlip)
│    └─── bitslip_98* (BitSlip)
│    └─── bitslip_99* (BitSlip)
│    └─── bitslip_100* (BitSlip)
│    └─── bitslip_101* (BitSlip)
│    └─── bitslip_102* (BitSlip)
│    └─── bitslip_103* (BitSlip)
│    └─── bitslip_104* (BitSlip)
│    └─── bitslip_105* (BitSlip)
│    └─── bitslip_106* (BitSlip)
│    └─── bitslip_107* (BitSlip)
│    └─── bitslip_108* (BitSlip)
│    └─── bitslip_109* (BitSlip)
│    └─── bitslip_110* (BitSlip)
│    └─── bitslip_111* (BitSlip)
│    └─── bitslip_112* (BitSlip)
│    └─── bitslip_113* (BitSlip)
│    └─── bitslip_114* (BitSlip)
│    └─── bitslip_115* (BitSlip)
│    └─── bitslip_116* (BitSlip)
│    └─── bitslip_117* (BitSlip)
│    └─── bitslip_118* (BitSlip)
│    └─── bitslip_119* (BitSlip)
│    └─── bitslip_120* (BitSlip)
│    └─── bitslip_121* (BitSlip)
│    └─── bitslip_122* (BitSlip)
│    └─── bitslip_123* (BitSlip)
│    └─── bitslip_124* (BitSlip)
│    └─── bitslip_125* (BitSlip)
│    └─── bitslip_126* (BitSlip)
│    └─── bitslip_127* (BitSlip)
│    └─── bitslip_128* (BitSlip)
│    └─── bitslip_129* (BitSlip)
│    └─── bitslip_130* (BitSlip)
│    └─── bitslip_131* (BitSlip)
│    └─── bitslip_132* (BitSlip)
│    └─── bitslip_133* (BitSlip)
│    └─── bitslip_134* (BitSlip)
│    └─── bitslip_135* (BitSlip)
│    └─── bitslip_136* (BitSlip)
│    └─── bitslip_137* (BitSlip)
│    └─── bitslip_138* (BitSlip)
│    └─── bitslip_139* (BitSlip)
│    └─── bitslip_140* (BitSlip)
│    └─── bitslip_141* (BitSlip)
│    └─── bitslip_142* (BitSlip)
│    └─── bitslip_143* (BitSlip)
│    └─── tappeddelayline_2* (TappedDelayLine)
│    └─── tappeddelayline_3* (TappedDelayLine)
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ISERDESE3]
│    └─── [ODELAYE3]
│    └─── [IDELAYE3]
│    └─── [IOBUF]
│    └─── [OSERDESE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUFDSE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OBUFDS]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [OSERDESE3]
│    └─── [ODELAYE3]
│    └─── [IOBUF]
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    │    └─── pi1 (PhaseInjector)
│    │    └─── pi2 (PhaseInjector)
│    │    └─── pi3 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── zqcs_timer (RefreshTimer)
│    │    │    └─── zqs_executer (ZQCSExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_4* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_5* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_6* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_7* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
│    │    └─── roundrobin_4* (RoundRobin)
│    │    └─── roundrobin_5* (RoundRobin)
│    │    └─── roundrobin_6* (RoundRobin)
│    │    └─── roundrobin_7* (RoundRobin)
└─── axiupconverter_0* (AXIUpConverter)
│    └─── strideconverter_0* (StrideConverter)
│    │    └─── converter_0* (Converter)
│    │    │    └─── _upconverter_0* (_UpConverter)
│    └─── strideconverter_1* (StrideConverter)
│    │    └─── converter_0* (Converter)
│    │    │    └─── _downconverter_0* (_DownConverter)
└─── litedramaxi2native_0* (LiteDRAMAXI2Native)
│    └─── write (LiteDRAMAXI2NativeW)
│    │    └─── buffer_0* (Buffer)
│    │    │    └─── pipe_valid (PipeValid)
│    │    │    └─── pipeline (Pipeline)
│    │    └─── aw_burst2beat (AXIBurst2Beat)
│    │    └─── w_buffer (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFO)
│    │    └─── syncfifo_1* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFO)
│    └─── read (LiteDRAMAXI2NativeR)
│    │    └─── buffer_0* (Buffer)
│    │    │    └─── pipe_valid (PipeValid)
│    │    │    └─── pipeline (Pipeline)
│    │    └─── ar_burst2beat (AXIBurst2Beat)
│    │    └─── r_buffer (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFO)
│    └─── roundrobin_0* (RoundRobin)
└─── leds (LedChaser)
│    └─── waittimer_0* (WaitTimer)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    └─── sram_0* (SRAM)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_9* (CSRStorage)
│    │    └─── csrstorage_10* (CSRStorage)
│    │    └─── csrstorage_11* (CSRStorage)
│    │    └─── csrstorage_12* (CSRStorage)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_13* (CSRStorage)
│    │    └─── csrstorage_14* (CSRStorage)
│    │    └─── csrstorage_15* (CSRStorage)
│    │    └─── csrstorage_16* (CSRStorage)
│    │    └─── csrstatus_3* (CSRStatus)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [IBUFDS]
└─── [FDPE]
└─── [FDPE]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg     [2:0] builder_array_muxed0 = 3'd0;
reg    [14:0] builder_array_muxed1 = 15'd0;
reg           builder_array_muxed10 = 1'd0;
reg           builder_array_muxed11 = 1'd0;
reg           builder_array_muxed12 = 1'd0;
reg           builder_array_muxed13 = 1'd0;
reg     [2:0] builder_array_muxed14 = 3'd0;
reg    [14:0] builder_array_muxed15 = 15'd0;
reg           builder_array_muxed16 = 1'd0;
reg           builder_array_muxed17 = 1'd0;
reg           builder_array_muxed18 = 1'd0;
reg           builder_array_muxed19 = 1'd0;
reg           builder_array_muxed2 = 1'd0;
reg           builder_array_muxed20 = 1'd0;
reg     [2:0] builder_array_muxed21 = 3'd0;
reg    [14:0] builder_array_muxed22 = 15'd0;
reg           builder_array_muxed23 = 1'd0;
reg           builder_array_muxed24 = 1'd0;
reg           builder_array_muxed25 = 1'd0;
reg           builder_array_muxed26 = 1'd0;
reg           builder_array_muxed27 = 1'd0;
reg           builder_array_muxed3 = 1'd0;
reg           builder_array_muxed4 = 1'd0;
reg           builder_array_muxed5 = 1'd0;
reg           builder_array_muxed6 = 1'd0;
reg     [2:0] builder_array_muxed7 = 3'd0;
reg    [14:0] builder_array_muxed8 = 15'd0;
reg           builder_array_muxed9 = 1'd0;
reg     [3:0] builder_bankmachine0_next_state = 4'd0;
reg     [3:0] builder_bankmachine0_state = 4'd0;
reg     [3:0] builder_bankmachine1_next_state = 4'd0;
reg     [3:0] builder_bankmachine1_state = 4'd0;
reg     [3:0] builder_bankmachine2_next_state = 4'd0;
reg     [3:0] builder_bankmachine2_state = 4'd0;
reg     [3:0] builder_bankmachine3_next_state = 4'd0;
reg     [3:0] builder_bankmachine3_state = 4'd0;
reg     [3:0] builder_bankmachine4_next_state = 4'd0;
reg     [3:0] builder_bankmachine4_state = 4'd0;
reg     [3:0] builder_bankmachine5_next_state = 4'd0;
reg     [3:0] builder_bankmachine5_state = 4'd0;
reg     [3:0] builder_bankmachine6_next_state = 4'd0;
reg     [3:0] builder_bankmachine6_state = 4'd0;
reg     [3:0] builder_bankmachine7_next_state = 4'd0;
reg     [3:0] builder_bankmachine7_state = 4'd0;
reg    [19:0] builder_count = 20'd1000000;
wire    [5:0] builder_csr_bankarray_adr;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
reg           builder_csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
reg           builder_csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_r;
reg           builder_csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_w;
reg           builder_csr_bankarray_csrbank0_reset0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_r;
reg           builder_csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
reg           builder_csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire          builder_csr_bankarray_csrbank0_sel;
wire    [8:0] builder_csr_bankarray_csrbank1_cdly_value_r;
reg           builder_csr_bankarray_csrbank1_cdly_value_re = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank1_cdly_value_w;
reg           builder_csr_bankarray_csrbank1_cdly_value_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank1_dly_sel0_r;
reg           builder_csr_bankarray_csrbank1_dly_sel0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank1_dly_sel0_w;
reg           builder_csr_bankarray_csrbank1_dly_sel0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_en_vtc0_r;
reg           builder_csr_bankarray_csrbank1_en_vtc0_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_en_vtc0_w;
reg           builder_csr_bankarray_csrbank1_en_vtc0_we = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank1_half_sys8x_taps_r;
reg           builder_csr_bankarray_csrbank1_half_sys8x_taps_re = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank1_half_sys8x_taps_w;
reg           builder_csr_bankarray_csrbank1_half_sys8x_taps_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_rdphase0_r;
reg           builder_csr_bankarray_csrbank1_rdphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_rdphase0_w;
reg           builder_csr_bankarray_csrbank1_rdphase0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_rst0_r;
reg           builder_csr_bankarray_csrbank1_rst0_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_rst0_w;
reg           builder_csr_bankarray_csrbank1_rst0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_sel;
wire    [8:0] builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_r;
reg           builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_re = 1'd0;
wire    [8:0] builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_w;
reg           builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_wlevel_en0_r;
reg           builder_csr_bankarray_csrbank1_wlevel_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_wlevel_en0_w;
reg           builder_csr_bankarray_csrbank1_wlevel_en0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_wrphase0_r;
reg           builder_csr_bankarray_csrbank1_wrphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_wrphase0_w;
reg           builder_csr_bankarray_csrbank1_wrphase0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_r;
reg           builder_csr_bankarray_csrbank2_out0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_w;
reg           builder_csr_bankarray_csrbank2_out0_we = 1'd0;
wire          builder_csr_bankarray_csrbank2_sel;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_r;
reg           builder_csr_bankarray_csrbank3_dfii_control0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_w;
reg           builder_csr_bankarray_csrbank3_dfii_control0_we = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi1_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_address0_re = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi1_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi1_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi1_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi2_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_address0_re = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi2_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi2_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi2_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_we = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi3_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_address0_re = 1'd0;
wire   [14:0] builder_csr_bankarray_csrbank3_dfii_pi3_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi3_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi3_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_sel;
wire          builder_csr_bankarray_csrbank4_en0_r;
reg           builder_csr_bankarray_csrbank4_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_en0_w;
reg           builder_csr_bankarray_csrbank4_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_enable0_r;
reg           builder_csr_bankarray_csrbank4_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_enable0_w;
reg           builder_csr_bankarray_csrbank4_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_pending_r;
reg           builder_csr_bankarray_csrbank4_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_pending_w;
reg           builder_csr_bankarray_csrbank4_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_status_r;
reg           builder_csr_bankarray_csrbank4_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_status_w;
reg           builder_csr_bankarray_csrbank4_ev_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_load0_r;
reg           builder_csr_bankarray_csrbank4_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_load0_w;
reg           builder_csr_bankarray_csrbank4_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_reload0_r;
reg           builder_csr_bankarray_csrbank4_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_reload0_w;
reg           builder_csr_bankarray_csrbank4_reload0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_sel;
wire          builder_csr_bankarray_csrbank4_update_value0_r;
reg           builder_csr_bankarray_csrbank4_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_update_value0_w;
reg           builder_csr_bankarray_csrbank4_update_value0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_value_r;
reg           builder_csr_bankarray_csrbank4_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_value_w;
reg           builder_csr_bankarray_csrbank4_value_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_enable0_r;
reg           builder_csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_enable0_w;
reg           builder_csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_pending_r;
reg           builder_csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_pending_w;
reg           builder_csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_status_r;
reg           builder_csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_status_w;
reg           builder_csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxempty_r;
reg           builder_csr_bankarray_csrbank5_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxempty_w;
reg           builder_csr_bankarray_csrbank5_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxfull_r;
reg           builder_csr_bankarray_csrbank5_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxfull_w;
reg           builder_csr_bankarray_csrbank5_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_sel;
wire          builder_csr_bankarray_csrbank5_txempty_r;
reg           builder_csr_bankarray_csrbank5_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_txempty_w;
reg           builder_csr_bankarray_csrbank5_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_txfull_r;
reg           builder_csr_bankarray_csrbank5_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_txfull_w;
reg           builder_csr_bankarray_csrbank5_txfull_we = 1'd0;
wire    [7:0] builder_csr_bankarray_dat_r;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
wire          builder_csr_bankarray_interface0_bank_bus_re;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
wire          builder_csr_bankarray_interface1_bank_bus_re;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
wire          builder_csr_bankarray_interface2_bank_bus_re;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
wire          builder_csr_bankarray_interface3_bank_bus_re;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
wire          builder_csr_bankarray_interface4_bank_bus_re;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
wire          builder_csr_bankarray_interface5_bank_bus_re;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
wire          builder_csr_bankarray_sram_bus_re;
wire          builder_csr_bankarray_sram_bus_we;
wire   [13:0] builder_csr_interconnect_adr;
wire   [31:0] builder_csr_interconnect_dat_r;
wire   [31:0] builder_csr_interconnect_dat_w;
wire          builder_csr_interconnect_re;
wire          builder_csr_interconnect_we;
wire          builder_done;
reg           builder_error = 1'd0;
wire          builder_grant;
reg           builder_interface0_ack = 1'd0;
wire   [29:0] builder_interface0_adr;
wire    [1:0] builder_interface0_bte;
wire    [2:0] builder_interface0_cti;
wire          builder_interface0_cyc;
reg    [31:0] builder_interface0_dat_r = 32'd0;
wire   [31:0] builder_interface0_dat_w;
reg           builder_interface0_err = 1'd0;
wire    [3:0] builder_interface0_sel;
wire          builder_interface0_stb;
wire          builder_interface0_we;
reg    [13:0] builder_interface1_adr = 14'd0;
reg    [13:0] builder_interface1_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_interface1_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [31:0] builder_interface1_dat_r;
reg    [31:0] builder_interface1_dat_w = 32'd0;
reg    [31:0] builder_interface1_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg           builder_interface1_re = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value2 = 1'd0;
reg           builder_interface1_re_wishbone2csr_next_value_ce2 = 1'd0;
reg           builder_interface1_we = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value3 = 1'd0;
reg           builder_interface1_we_wishbone2csr_next_value_ce3 = 1'd0;
reg           builder_locked0 = 1'd0;
reg           builder_locked1 = 1'd0;
reg           builder_locked2 = 1'd0;
reg           builder_locked3 = 1'd0;
reg           builder_locked4 = 1'd0;
reg           builder_locked5 = 1'd0;
reg           builder_locked6 = 1'd0;
reg           builder_locked7 = 1'd0;
wire          builder_mmcm_fb;
reg     [3:0] builder_multiplexer_next_state = 4'd0;
reg     [3:0] builder_multiplexer_state = 4'd0;
reg           builder_new_master_rdata_valid0 = 1'd0;
reg           builder_new_master_rdata_valid1 = 1'd0;
reg           builder_new_master_rdata_valid2 = 1'd0;
reg           builder_new_master_rdata_valid3 = 1'd0;
reg           builder_new_master_rdata_valid4 = 1'd0;
reg           builder_new_master_rdata_valid5 = 1'd0;
reg           builder_new_master_rdata_valid6 = 1'd0;
reg           builder_new_master_rdata_valid7 = 1'd0;
reg           builder_new_master_rdata_valid8 = 1'd0;
reg           builder_new_master_wdata_ready0 = 1'd0;
reg           builder_new_master_wdata_ready1 = 1'd0;
reg           builder_new_master_wdata_ready2 = 1'd0;
reg     [1:0] builder_refresher_next_state = 2'd0;
reg     [1:0] builder_refresher_state = 2'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_regs1 = 1'd0;
wire          builder_request;
wire          builder_reset0;
wire          builder_reset1;
wire          builder_reset2;
wire          builder_reset3;
wire          builder_reset4;
wire          builder_reset5;
wire          builder_reset6;
wire          builder_reset7;
reg    [29:0] builder_rhs_array_muxed0 = 30'd0;
reg    [31:0] builder_rhs_array_muxed1 = 32'd0;
reg     [2:0] builder_rhs_array_muxed10 = 3'd0;
reg           builder_rhs_array_muxed11 = 1'd0;
reg           builder_rhs_array_muxed12 = 1'd0;
reg           builder_rhs_array_muxed13 = 1'd0;
reg           builder_rhs_array_muxed14 = 1'd0;
reg    [14:0] builder_rhs_array_muxed15 = 15'd0;
reg     [2:0] builder_rhs_array_muxed16 = 3'd0;
reg           builder_rhs_array_muxed17 = 1'd0;
reg           builder_rhs_array_muxed18 = 1'd0;
reg           builder_rhs_array_muxed19 = 1'd0;
reg     [3:0] builder_rhs_array_muxed2 = 4'd0;
reg    [21:0] builder_rhs_array_muxed20 = 22'd0;
reg           builder_rhs_array_muxed21 = 1'd0;
reg           builder_rhs_array_muxed22 = 1'd0;
reg    [21:0] builder_rhs_array_muxed23 = 22'd0;
reg           builder_rhs_array_muxed24 = 1'd0;
reg           builder_rhs_array_muxed25 = 1'd0;
reg    [21:0] builder_rhs_array_muxed26 = 22'd0;
reg           builder_rhs_array_muxed27 = 1'd0;
reg           builder_rhs_array_muxed28 = 1'd0;
reg    [21:0] builder_rhs_array_muxed29 = 22'd0;
reg           builder_rhs_array_muxed3 = 1'd0;
reg           builder_rhs_array_muxed30 = 1'd0;
reg           builder_rhs_array_muxed31 = 1'd0;
reg    [21:0] builder_rhs_array_muxed32 = 22'd0;
reg           builder_rhs_array_muxed33 = 1'd0;
reg           builder_rhs_array_muxed34 = 1'd0;
reg    [21:0] builder_rhs_array_muxed35 = 22'd0;
reg           builder_rhs_array_muxed36 = 1'd0;
reg           builder_rhs_array_muxed37 = 1'd0;
reg    [21:0] builder_rhs_array_muxed38 = 22'd0;
reg           builder_rhs_array_muxed39 = 1'd0;
reg           builder_rhs_array_muxed4 = 1'd0;
reg           builder_rhs_array_muxed40 = 1'd0;
reg    [21:0] builder_rhs_array_muxed41 = 22'd0;
reg           builder_rhs_array_muxed42 = 1'd0;
reg           builder_rhs_array_muxed43 = 1'd0;
reg           builder_rhs_array_muxed5 = 1'd0;
reg     [2:0] builder_rhs_array_muxed6 = 3'd0;
reg     [1:0] builder_rhs_array_muxed7 = 2'd0;
reg           builder_rhs_array_muxed8 = 1'd0;
reg    [14:0] builder_rhs_array_muxed9 = 15'd0;
reg     [1:0] builder_rocket_axi2axilite_next_state = 2'd0;
reg     [1:0] builder_rocket_axi2axilite_state = 2'd0;
reg     [2:0] builder_rocket_axilite2wishbone_next_state = 3'd0;
reg     [2:0] builder_rocket_axilite2wishbone_state = 3'd0;
reg     [1:0] builder_rocket_next_state = 2'd0;
reg     [1:0] builder_rocket_state = 2'd0;
wire          builder_roundrobin0_ce;
wire          builder_roundrobin0_grant;
wire          builder_roundrobin0_request;
wire          builder_roundrobin1_ce;
wire          builder_roundrobin1_grant;
wire          builder_roundrobin1_request;
wire          builder_roundrobin2_ce;
wire          builder_roundrobin2_grant;
wire          builder_roundrobin2_request;
wire          builder_roundrobin3_ce;
wire          builder_roundrobin3_grant;
wire          builder_roundrobin3_request;
wire          builder_roundrobin4_ce;
wire          builder_roundrobin4_grant;
wire          builder_roundrobin4_request;
wire          builder_roundrobin5_ce;
wire          builder_roundrobin5_grant;
wire          builder_roundrobin5_request;
wire          builder_roundrobin6_ce;
wire          builder_roundrobin6_grant;
wire          builder_roundrobin6_request;
wire          builder_roundrobin7_ce;
wire          builder_roundrobin7_grant;
wire          builder_roundrobin7_request;
reg           builder_rs232phyrx_next_state = 1'd0;
reg           builder_rs232phyrx_state = 1'd0;
reg           builder_rs232phytx_next_state = 1'd0;
reg           builder_rs232phytx_state = 1'd0;
reg           builder_shared_ack = 1'd0;
wire   [29:0] builder_shared_adr;
wire    [1:0] builder_shared_bte;
wire    [2:0] builder_shared_cti;
wire          builder_shared_cyc;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire   [31:0] builder_shared_dat_w;
wire          builder_shared_err;
wire    [3:0] builder_shared_sel;
wire          builder_shared_stb;
wire          builder_shared_we;
reg     [2:0] builder_slave_sel = 3'd0;
reg     [2:0] builder_slave_sel_r = 3'd0;
reg           builder_t_array_muxed0 = 1'd0;
reg           builder_t_array_muxed1 = 1'd0;
reg           builder_t_array_muxed2 = 1'd0;
reg           builder_t_array_muxed3 = 1'd0;
reg           builder_t_array_muxed4 = 1'd0;
reg           builder_t_array_muxed5 = 1'd0;
wire          builder_wait;
reg     [1:0] builder_wishbone2csr_next_state = 2'd0;
reg     [1:0] builder_wishbone2csr_state = 2'd0;
wire          builder_xilinxasyncresetsynchronizerimpl0;
wire          builder_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl1;
wire          builder_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire          eth_clk;
wire          eth_rst;
wire          ic_clk;
wire          ic_rst;
wire          idelay_clk;
wire          idelay_rst;
wire          main_ar_first;
wire          main_ar_last;
wire          main_ar_param_dest;
wire    [3:0] main_ar_param_id;
wire          main_ar_param_user;
wire   [31:0] main_ar_payload_addr;
wire    [1:0] main_ar_payload_burst;
wire    [3:0] main_ar_payload_cache;
wire    [7:0] main_ar_payload_len;
wire          main_ar_payload_lock;
wire    [2:0] main_ar_payload_prot;
wire    [3:0] main_ar_payload_qos;
wire    [3:0] main_ar_payload_region;
wire    [2:0] main_ar_payload_size;
wire          main_ar_ready;
wire          main_ar_valid;
wire          main_aw_first;
wire          main_aw_last;
wire          main_aw_param_dest;
wire    [3:0] main_aw_param_id;
wire          main_aw_param_user;
wire   [31:0] main_aw_payload_addr;
wire    [1:0] main_aw_payload_burst;
wire    [3:0] main_aw_payload_cache;
wire    [7:0] main_aw_payload_len;
wire          main_aw_payload_lock;
wire    [2:0] main_aw_payload_prot;
wire    [3:0] main_aw_payload_qos;
wire    [3:0] main_aw_payload_region;
wire    [2:0] main_aw_payload_size;
wire          main_aw_ready;
wire          main_aw_valid;
wire          main_b_first;
wire          main_b_last;
reg           main_b_param_dest = 1'd0;
wire    [3:0] main_b_param_id;
reg           main_b_param_user = 1'd0;
wire    [1:0] main_b_payload_resp;
wire          main_b_ready;
wire          main_b_valid;
wire   [14:0] main_basesoc_adr;
reg           main_basesoc_adr_burst = 1'd0;
wire   [31:0] main_basesoc_dat_r;
reg           main_basesoc_ram_bus_ack = 1'd0;
wire   [29:0] main_basesoc_ram_bus_adr;
wire    [1:0] main_basesoc_ram_bus_bte;
wire    [2:0] main_basesoc_ram_bus_cti;
wire          main_basesoc_ram_bus_cyc;
wire   [31:0] main_basesoc_ram_bus_dat_r;
wire   [31:0] main_basesoc_ram_bus_dat_w;
reg           main_basesoc_ram_bus_err = 1'd0;
wire    [3:0] main_basesoc_ram_bus_sel;
wire          main_basesoc_ram_bus_stb;
wire          main_basesoc_ram_bus_we;
wire          main_bus_error;
reg    [31:0] main_bus_errors = 32'd0;
reg           main_bus_errors_re = 1'd0;
wire   [31:0] main_bus_errors_status;
wire          main_bus_errors_we;
wire          main_ce;
reg     [7:0] main_chaser = 8'd0;
reg    [22:0] main_count = 23'd6250000;
wire          main_cpu_rst;
(* dont_touch = "true" *)
wire          main_crg_clkin;
wire          main_crg_clkout0;
wire          main_crg_clkout1;
wire          main_crg_clkout2;
wire          main_crg_clkout_buf0;
wire          main_crg_clkout_buf1;
wire          main_crg_idelayctrl_ic_ready;
reg     [5:0] main_crg_idelayctrl_ic_ready_counter = 6'd63;
reg           main_crg_idelayctrl_ic_reset = 1'd1;
reg     [5:0] main_crg_idelayctrl_ic_reset_counter = 6'd63;
wire          main_crg_locked;
reg           main_crg_power_down = 1'd0;
wire          main_crg_reset;
reg           main_crg_rst = 1'd0;
wire          main_done;
reg           main_grant = 1'd0;
reg     [7:0] main_leds = 8'd0;
reg           main_mode = 1'd0;
reg           main_port_cmd_last = 1'd0;
reg    [24:0] main_port_cmd_payload_addr = 25'd0;
reg           main_port_cmd_payload_we = 1'd0;
wire          main_port_cmd_ready;
reg           main_port_cmd_valid = 1'd0;
reg           main_port_rdata_first = 1'd0;
reg           main_port_rdata_last = 1'd0;
wire  [511:0] main_port_rdata_payload_data;
wire          main_port_rdata_ready;
wire          main_port_rdata_valid;
wire          main_port_wdata_first;
wire          main_port_wdata_last;
wire  [511:0] main_port_wdata_payload_data;
wire   [63:0] main_port_wdata_payload_we;
wire          main_port_wdata_ready;
wire          main_port_wdata_valid;
wire          main_r_converter_converter_first;
wire          main_r_converter_converter_last;
reg     [2:0] main_r_converter_converter_mux = 3'd0;
wire          main_r_converter_converter_sink_first;
wire          main_r_converter_converter_sink_last;
reg   [511:0] main_r_converter_converter_sink_payload_data = 512'd0;
wire          main_r_converter_converter_sink_ready;
wire          main_r_converter_converter_sink_valid;
wire          main_r_converter_converter_source_first;
wire          main_r_converter_converter_source_last;
reg    [63:0] main_r_converter_converter_source_payload_data = 64'd0;
wire          main_r_converter_converter_source_payload_valid_token_count;
wire          main_r_converter_converter_source_ready;
wire          main_r_converter_converter_source_valid;
wire          main_r_converter_sink_first;
wire          main_r_converter_sink_last;
wire  [511:0] main_r_converter_sink_payload_data;
wire          main_r_converter_sink_ready;
wire          main_r_converter_sink_valid;
wire          main_r_converter_source_first;
wire          main_r_converter_source_last;
wire   [63:0] main_r_converter_source_payload_data;
wire          main_r_converter_source_ready;
wire          main_r_converter_source_source_first;
wire          main_r_converter_source_source_last;
wire   [63:0] main_r_converter_source_source_payload_data;
wire          main_r_converter_source_source_ready;
wire          main_r_converter_source_source_valid;
wire          main_r_converter_source_valid;
wire          main_r_first;
wire          main_r_last;
wire          main_r_param_dest;
wire    [3:0] main_r_param_id;
wire          main_r_param_user;
wire  [511:0] main_r_payload_data;
reg     [1:0] main_r_payload_resp = 2'd0;
wire          main_r_ready;
wire          main_r_valid;
wire   [10:0] main_ram_adr;
reg           main_ram_adr_burst = 1'd0;
reg           main_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] main_ram_bus_ram_bus_adr;
wire    [1:0] main_ram_bus_ram_bus_bte;
wire    [2:0] main_ram_bus_ram_bus_cti;
wire          main_ram_bus_ram_bus_cyc;
wire   [31:0] main_ram_bus_ram_bus_dat_r;
wire   [31:0] main_ram_bus_ram_bus_dat_w;
reg           main_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] main_ram_bus_ram_bus_sel;
wire          main_ram_bus_ram_bus_stb;
wire          main_ram_bus_ram_bus_we;
wire   [31:0] main_ram_dat_r;
wire   [31:0] main_ram_dat_w;
reg     [3:0] main_ram_we = 4'd0;
reg           main_re = 1'd0;
wire          main_read_ar_first;
wire          main_read_ar_last;
wire    [3:0] main_read_ar_param_id;
wire   [31:0] main_read_ar_payload_addr;
reg           main_read_ar_ready = 1'd0;
wire          main_read_ar_valid;
reg     [7:0] main_read_beat_count = 8'd0;
reg  signed  [12:0] main_read_beat_offset = 13'd0;
wire   [11:0] main_read_beat_size;
wire   [11:0] main_read_beat_wrap;
wire          main_read_can_read;
wire          main_read_cmd_grant;
wire          main_read_cmd_request;
reg     [3:0] main_read_id_buffer_consume = 4'd0;
wire          main_read_id_buffer_do_read;
wire          main_read_id_buffer_fifo_in_first;
wire          main_read_id_buffer_fifo_in_last;
wire    [3:0] main_read_id_buffer_fifo_in_payload_id;
wire          main_read_id_buffer_fifo_out_first;
wire          main_read_id_buffer_fifo_out_last;
wire    [3:0] main_read_id_buffer_fifo_out_payload_id;
reg     [4:0] main_read_id_buffer_level = 5'd0;
reg     [3:0] main_read_id_buffer_produce = 4'd0;
wire    [3:0] main_read_id_buffer_rdport_adr;
wire    [5:0] main_read_id_buffer_rdport_dat_r;
reg           main_read_id_buffer_replace = 1'd0;
reg           main_read_id_buffer_sink_first = 1'd0;
wire          main_read_id_buffer_sink_last;
wire    [3:0] main_read_id_buffer_sink_payload_id;
wire          main_read_id_buffer_sink_ready;
wire          main_read_id_buffer_sink_valid;
wire          main_read_id_buffer_source_first;
wire          main_read_id_buffer_source_last;
wire    [3:0] main_read_id_buffer_source_payload_id;
wire          main_read_id_buffer_source_ready;
wire          main_read_id_buffer_source_valid;
wire    [5:0] main_read_id_buffer_syncfifo_din;
wire    [5:0] main_read_id_buffer_syncfifo_dout;
wire          main_read_id_buffer_syncfifo_re;
wire          main_read_id_buffer_syncfifo_readable;
wire          main_read_id_buffer_syncfifo_we;
wire          main_read_id_buffer_syncfifo_writable;
reg     [3:0] main_read_id_buffer_wrport_adr = 4'd0;
wire    [5:0] main_read_id_buffer_wrport_dat_r;
wire    [5:0] main_read_id_buffer_wrport_dat_w;
wire          main_read_id_buffer_wrport_we;
wire          main_read_pipe_valid_sink_first;
wire          main_read_pipe_valid_sink_last;
wire          main_read_pipe_valid_sink_param_dest;
wire    [3:0] main_read_pipe_valid_sink_param_id;
wire          main_read_pipe_valid_sink_param_user;
wire   [31:0] main_read_pipe_valid_sink_payload_addr;
wire    [1:0] main_read_pipe_valid_sink_payload_burst;
wire    [3:0] main_read_pipe_valid_sink_payload_cache;
wire    [7:0] main_read_pipe_valid_sink_payload_len;
wire          main_read_pipe_valid_sink_payload_lock;
wire    [2:0] main_read_pipe_valid_sink_payload_prot;
wire    [3:0] main_read_pipe_valid_sink_payload_qos;
wire    [3:0] main_read_pipe_valid_sink_payload_region;
wire    [2:0] main_read_pipe_valid_sink_payload_size;
wire          main_read_pipe_valid_sink_ready;
wire          main_read_pipe_valid_sink_valid;
reg           main_read_pipe_valid_source_first = 1'd0;
reg           main_read_pipe_valid_source_last = 1'd0;
reg           main_read_pipe_valid_source_param_dest = 1'd0;
reg     [3:0] main_read_pipe_valid_source_param_id = 4'd0;
reg           main_read_pipe_valid_source_param_user = 1'd0;
reg    [31:0] main_read_pipe_valid_source_payload_addr = 32'd0;
reg     [1:0] main_read_pipe_valid_source_payload_burst = 2'd0;
reg     [3:0] main_read_pipe_valid_source_payload_cache = 4'd0;
reg     [7:0] main_read_pipe_valid_source_payload_len = 8'd0;
reg           main_read_pipe_valid_source_payload_lock = 1'd0;
reg     [2:0] main_read_pipe_valid_source_payload_prot = 3'd0;
reg     [3:0] main_read_pipe_valid_source_payload_qos = 4'd0;
reg     [3:0] main_read_pipe_valid_source_payload_region = 4'd0;
reg     [2:0] main_read_pipe_valid_source_payload_size = 3'd0;
wire          main_read_pipe_valid_source_ready;
reg           main_read_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_read_r_buffer_consume = 4'd0;
wire          main_read_r_buffer_dequeue;
wire          main_read_r_buffer_do_read;
wire          main_read_r_buffer_fifo_in_first;
wire          main_read_r_buffer_fifo_in_last;
wire          main_read_r_buffer_fifo_in_param_dest;
wire    [3:0] main_read_r_buffer_fifo_in_param_id;
wire          main_read_r_buffer_fifo_in_param_user;
wire  [511:0] main_read_r_buffer_fifo_in_payload_data;
wire    [1:0] main_read_r_buffer_fifo_in_payload_resp;
wire          main_read_r_buffer_fifo_out_first;
wire          main_read_r_buffer_fifo_out_last;
wire          main_read_r_buffer_fifo_out_param_dest;
wire    [3:0] main_read_r_buffer_fifo_out_param_id;
wire          main_read_r_buffer_fifo_out_param_user;
wire  [511:0] main_read_r_buffer_fifo_out_payload_data;
wire    [1:0] main_read_r_buffer_fifo_out_payload_resp;
reg     [4:0] main_read_r_buffer_level0 = 5'd0;
wire    [4:0] main_read_r_buffer_level1;
reg     [4:0] main_read_r_buffer_level2 = 5'd0;
reg     [3:0] main_read_r_buffer_produce = 4'd0;
wire          main_read_r_buffer_queue;
wire    [3:0] main_read_r_buffer_rdport_adr;
wire  [521:0] main_read_r_buffer_rdport_dat_r;
wire          main_read_r_buffer_rdport_re;
wire          main_read_r_buffer_re;
reg           main_read_r_buffer_readable = 1'd0;
reg           main_read_r_buffer_replace = 1'd0;
wire          main_read_r_buffer_sink_first;
wire          main_read_r_buffer_sink_last;
reg           main_read_r_buffer_sink_param_dest = 1'd0;
reg     [3:0] main_read_r_buffer_sink_param_id = 4'd0;
reg           main_read_r_buffer_sink_param_user = 1'd0;
wire  [511:0] main_read_r_buffer_sink_payload_data;
reg     [1:0] main_read_r_buffer_sink_payload_resp = 2'd0;
wire          main_read_r_buffer_sink_ready;
wire          main_read_r_buffer_sink_valid;
wire          main_read_r_buffer_source_first;
wire          main_read_r_buffer_source_last;
wire          main_read_r_buffer_source_param_dest;
wire    [3:0] main_read_r_buffer_source_param_id;
wire          main_read_r_buffer_source_param_user;
wire  [511:0] main_read_r_buffer_source_payload_data;
wire    [1:0] main_read_r_buffer_source_payload_resp;
wire          main_read_r_buffer_source_ready;
wire          main_read_r_buffer_source_valid;
wire  [521:0] main_read_r_buffer_syncfifo_din;
wire  [521:0] main_read_r_buffer_syncfifo_dout;
wire          main_read_r_buffer_syncfifo_re;
wire          main_read_r_buffer_syncfifo_readable;
wire          main_read_r_buffer_syncfifo_we;
wire          main_read_r_buffer_syncfifo_writable;
reg     [3:0] main_read_r_buffer_wrport_adr = 4'd0;
wire  [521:0] main_read_r_buffer_wrport_dat_r;
wire  [521:0] main_read_r_buffer_wrport_dat_w;
wire          main_read_r_buffer_wrport_we;
wire          main_read_sink_sink_first;
wire          main_read_sink_sink_last;
wire          main_read_sink_sink_param_dest;
wire    [3:0] main_read_sink_sink_param_id;
wire          main_read_sink_sink_param_user;
wire   [31:0] main_read_sink_sink_payload_addr;
wire    [1:0] main_read_sink_sink_payload_burst;
wire    [3:0] main_read_sink_sink_payload_cache;
wire    [7:0] main_read_sink_sink_payload_len;
wire          main_read_sink_sink_payload_lock;
wire    [2:0] main_read_sink_sink_payload_prot;
wire    [3:0] main_read_sink_sink_payload_qos;
wire    [3:0] main_read_sink_sink_payload_region;
wire    [2:0] main_read_sink_sink_payload_size;
wire          main_read_sink_sink_ready;
wire          main_read_sink_sink_valid;
wire          main_read_source_source_first;
wire          main_read_source_source_last;
wire          main_read_source_source_param_dest;
wire    [3:0] main_read_source_source_param_id;
wire          main_read_source_source_param_user;
wire   [31:0] main_read_source_source_payload_addr;
wire    [1:0] main_read_source_source_payload_burst;
wire    [3:0] main_read_source_source_payload_cache;
wire    [7:0] main_read_source_source_payload_len;
wire          main_read_source_source_payload_lock;
wire    [2:0] main_read_source_source_payload_prot;
wire    [3:0] main_read_source_source_payload_qos;
wire    [3:0] main_read_source_source_payload_region;
wire    [2:0] main_read_source_source_payload_size;
reg           main_read_source_source_ready = 1'd0;
wire          main_read_source_source_valid;
reg     [1:0] main_request = 2'd0;
reg           main_reset_re = 1'd0;
reg     [1:0] main_reset_storage = 2'd0;
wire          main_rocket0;
wire          main_rocket1;
wire          main_rocket2;
wire          main_rocket3;
wire          main_rocket4;
wire          main_rocket5;
reg           main_rocket6 = 1'd0;
reg           main_rocket7 = 1'd0;
reg           main_rocket8 = 1'd0;
reg           main_rocket9 = 1'd0;
reg     [7:0] main_rocket_interrupt = 8'd0;
wire   [28:0] main_rocket_l2fb_a2w_addr;
reg    [31:0] main_rocket_l2fb_a2w_ar_payload_addr = 32'd0;
wire          main_rocket_l2fb_a2w_ar_ready;
reg           main_rocket_l2fb_a2w_ar_valid = 1'd0;
reg    [31:0] main_rocket_l2fb_a2w_aw_payload_addr = 32'd0;
wire          main_rocket_l2fb_a2w_aw_ready;
reg           main_rocket_l2fb_a2w_aw_valid = 1'd0;
wire    [1:0] main_rocket_l2fb_a2w_b_payload_resp;
reg           main_rocket_l2fb_a2w_b_ready = 1'd0;
wire          main_rocket_l2fb_a2w_b_valid;
reg           main_rocket_l2fb_a2w_cmd_done = 1'd0;
reg           main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 = 1'd0;
reg           main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 = 1'd0;
reg           main_rocket_l2fb_a2w_data_done = 1'd0;
reg           main_rocket_l2fb_a2w_data_done_rocket_next_value1 = 1'd0;
reg           main_rocket_l2fb_a2w_data_done_rocket_next_value_ce1 = 1'd0;
wire   [63:0] main_rocket_l2fb_a2w_r_payload_data;
wire    [1:0] main_rocket_l2fb_a2w_r_payload_resp;
reg           main_rocket_l2fb_a2w_r_ready = 1'd0;
wire          main_rocket_l2fb_a2w_r_valid;
reg    [63:0] main_rocket_l2fb_a2w_w_payload_data = 64'd0;
reg     [7:0] main_rocket_l2fb_a2w_w_payload_strb = 8'd0;
wire          main_rocket_l2fb_a2w_w_ready;
reg           main_rocket_l2fb_a2w_w_valid = 1'd0;
wire    [3:0] main_rocket_l2fb_axi_ar_param_id;
wire   [31:0] main_rocket_l2fb_axi_ar_payload_addr;
wire    [1:0] main_rocket_l2fb_axi_ar_payload_burst;
wire    [3:0] main_rocket_l2fb_axi_ar_payload_cache;
wire    [7:0] main_rocket_l2fb_axi_ar_payload_len;
wire          main_rocket_l2fb_axi_ar_payload_lock;
wire    [2:0] main_rocket_l2fb_axi_ar_payload_prot;
wire    [3:0] main_rocket_l2fb_axi_ar_payload_qos;
wire    [2:0] main_rocket_l2fb_axi_ar_payload_size;
wire          main_rocket_l2fb_axi_ar_ready;
wire          main_rocket_l2fb_axi_ar_valid;
wire    [3:0] main_rocket_l2fb_axi_aw_param_id;
wire   [31:0] main_rocket_l2fb_axi_aw_payload_addr;
wire    [1:0] main_rocket_l2fb_axi_aw_payload_burst;
wire    [3:0] main_rocket_l2fb_axi_aw_payload_cache;
wire    [7:0] main_rocket_l2fb_axi_aw_payload_len;
wire          main_rocket_l2fb_axi_aw_payload_lock;
wire    [2:0] main_rocket_l2fb_axi_aw_payload_prot;
wire    [3:0] main_rocket_l2fb_axi_aw_payload_qos;
wire    [2:0] main_rocket_l2fb_axi_aw_payload_size;
wire          main_rocket_l2fb_axi_aw_ready;
wire          main_rocket_l2fb_axi_aw_valid;
wire    [3:0] main_rocket_l2fb_axi_b_param_id;
wire    [1:0] main_rocket_l2fb_axi_b_payload_resp;
wire          main_rocket_l2fb_axi_b_ready;
wire          main_rocket_l2fb_axi_b_valid;
wire          main_rocket_l2fb_axi_r_last;
wire    [3:0] main_rocket_l2fb_axi_r_param_id;
wire   [63:0] main_rocket_l2fb_axi_r_payload_data;
wire    [1:0] main_rocket_l2fb_axi_r_payload_resp;
wire          main_rocket_l2fb_axi_r_ready;
wire          main_rocket_l2fb_axi_r_valid;
wire          main_rocket_l2fb_axi_w_last;
wire   [63:0] main_rocket_l2fb_axi_w_payload_data;
wire    [7:0] main_rocket_l2fb_axi_w_payload_strb;
wire          main_rocket_l2fb_axi_w_ready;
wire          main_rocket_l2fb_axi_w_valid;
reg           main_rocket_l2fb_wb_ack = 1'd0;
reg    [28:0] main_rocket_l2fb_wb_adr = 29'd0;
reg           main_rocket_l2fb_wb_cyc = 1'd0;
reg    [63:0] main_rocket_l2fb_wb_dat_r = 64'd0;
reg    [63:0] main_rocket_l2fb_wb_dat_w = 64'd0;
reg           main_rocket_l2fb_wb_err = 1'd0;
reg     [7:0] main_rocket_l2fb_wb_sel = 8'd0;
reg           main_rocket_l2fb_wb_stb = 1'd0;
reg           main_rocket_l2fb_wb_we = 1'd0;
reg           main_rocket_mem_axi_ar_first = 1'd0;
reg           main_rocket_mem_axi_ar_last = 1'd0;
reg           main_rocket_mem_axi_ar_param_dest = 1'd0;
wire    [3:0] main_rocket_mem_axi_ar_param_id;
reg           main_rocket_mem_axi_ar_param_user = 1'd0;
wire   [31:0] main_rocket_mem_axi_ar_payload_addr;
wire    [1:0] main_rocket_mem_axi_ar_payload_burst;
wire    [3:0] main_rocket_mem_axi_ar_payload_cache;
wire    [7:0] main_rocket_mem_axi_ar_payload_len;
wire          main_rocket_mem_axi_ar_payload_lock;
wire    [2:0] main_rocket_mem_axi_ar_payload_prot;
wire    [3:0] main_rocket_mem_axi_ar_payload_qos;
reg     [3:0] main_rocket_mem_axi_ar_payload_region = 4'd0;
wire    [2:0] main_rocket_mem_axi_ar_payload_size;
wire          main_rocket_mem_axi_ar_ready;
wire          main_rocket_mem_axi_ar_valid;
reg           main_rocket_mem_axi_aw_first = 1'd0;
reg           main_rocket_mem_axi_aw_last = 1'd0;
reg           main_rocket_mem_axi_aw_param_dest = 1'd0;
wire    [3:0] main_rocket_mem_axi_aw_param_id;
reg           main_rocket_mem_axi_aw_param_user = 1'd0;
wire   [31:0] main_rocket_mem_axi_aw_payload_addr;
wire    [1:0] main_rocket_mem_axi_aw_payload_burst;
wire    [3:0] main_rocket_mem_axi_aw_payload_cache;
wire    [7:0] main_rocket_mem_axi_aw_payload_len;
wire          main_rocket_mem_axi_aw_payload_lock;
wire    [2:0] main_rocket_mem_axi_aw_payload_prot;
wire    [3:0] main_rocket_mem_axi_aw_payload_qos;
reg     [3:0] main_rocket_mem_axi_aw_payload_region = 4'd0;
wire    [2:0] main_rocket_mem_axi_aw_payload_size;
wire          main_rocket_mem_axi_aw_ready;
wire          main_rocket_mem_axi_aw_valid;
wire          main_rocket_mem_axi_b_first;
wire          main_rocket_mem_axi_b_last;
wire          main_rocket_mem_axi_b_param_dest;
wire    [3:0] main_rocket_mem_axi_b_param_id;
wire          main_rocket_mem_axi_b_param_user;
wire    [1:0] main_rocket_mem_axi_b_payload_resp;
wire          main_rocket_mem_axi_b_ready;
wire          main_rocket_mem_axi_b_valid;
wire          main_rocket_mem_axi_r_first;
wire          main_rocket_mem_axi_r_last;
wire          main_rocket_mem_axi_r_param_dest;
wire    [3:0] main_rocket_mem_axi_r_param_id;
wire          main_rocket_mem_axi_r_param_user;
wire   [63:0] main_rocket_mem_axi_r_payload_data;
wire    [1:0] main_rocket_mem_axi_r_payload_resp;
wire          main_rocket_mem_axi_r_ready;
wire          main_rocket_mem_axi_r_valid;
reg           main_rocket_mem_axi_w_first = 1'd0;
wire          main_rocket_mem_axi_w_last;
reg           main_rocket_mem_axi_w_param_dest = 1'd0;
reg           main_rocket_mem_axi_w_param_id = 1'd0;
reg           main_rocket_mem_axi_w_param_user = 1'd0;
wire   [63:0] main_rocket_mem_axi_w_payload_data;
wire    [7:0] main_rocket_mem_axi_w_payload_strb;
wire          main_rocket_mem_axi_w_ready;
wire          main_rocket_mem_axi_w_valid;
reg    [31:0] main_rocket_mmio_a2w_ar_payload_addr = 32'd0;
reg           main_rocket_mmio_a2w_ar_ready = 1'd0;
reg           main_rocket_mmio_a2w_ar_valid = 1'd0;
reg    [31:0] main_rocket_mmio_a2w_aw_payload_addr = 32'd0;
reg           main_rocket_mmio_a2w_aw_ready = 1'd0;
reg           main_rocket_mmio_a2w_aw_valid = 1'd0;
wire          main_rocket_mmio_a2w_axi2axi_lite_ax_beat_first;
wire          main_rocket_mmio_a2w_axi2axi_lite_ax_beat_last;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_ax_beat_param_id;
wire   [31:0] main_rocket_mmio_a2w_axi2axi_lite_ax_beat_payload_addr;
reg           main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready = 1'd0;
wire          main_rocket_mmio_a2w_axi2axi_lite_ax_beat_valid;
reg           main_rocket_mmio_a2w_axi2axi_lite_ax_burst_first = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_ax_burst_last = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_dest = 1'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_id = 4'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_user = 1'd0;
reg    [31:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_addr = 32'd0;
reg     [1:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_burst = 2'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_cache = 4'd0;
reg     [7:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_len = 8'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_lock = 1'd0;
reg     [2:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_prot = 3'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_qos = 4'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_region = 4'd0;
reg     [2:0] main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_size = 3'd0;
wire          main_rocket_mmio_a2w_axi2axi_lite_ax_burst_ready;
reg           main_rocket_mmio_a2w_axi2axi_lite_ax_burst_valid = 1'd0;
reg     [7:0] main_rocket_mmio_a2w_axi2axi_lite_beat_count = 8'd0;
reg  signed  [12:0] main_rocket_mmio_a2w_axi2axi_lite_beat_offset = 13'd0;
wire   [11:0] main_rocket_mmio_a2w_axi2axi_lite_beat_size;
wire   [11:0] main_rocket_mmio_a2w_axi2axi_lite_beat_wrap;
reg           main_rocket_mmio_a2w_axi2axi_lite_cmd_done = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value0 = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value_ce0 = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value1 = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value_ce1 = 1'd0;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_first;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_last;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_dest;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_id;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_user;
wire   [31:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_addr;
wire    [1:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_burst;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_cache;
wire    [7:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_len;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_lock;
wire    [2:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_prot;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_qos;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_region;
wire    [2:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_size;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_ready;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_valid;
reg           main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_first = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_last = 1'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_dest = 1'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_id = 4'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_user = 1'd0;
reg    [31:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_addr = 32'd0;
reg     [1:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_burst = 2'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_cache = 4'd0;
reg     [7:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_len = 8'd0;
reg           main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_lock = 1'd0;
reg     [2:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_prot = 3'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_qos = 4'd0;
reg     [3:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_region = 4'd0;
reg     [2:0] main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_size = 3'd0;
wire          main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_ready;
reg           main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_valid = 1'd0;
wire          main_rocket_mmio_a2w_axi2axi_lite_sink_sink_first;
wire          main_rocket_mmio_a2w_axi2axi_lite_sink_sink_last;
wire          main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_dest;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_id;
wire          main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_user;
wire   [31:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_addr;
wire    [1:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_burst;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_cache;
wire    [7:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_len;
wire          main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_lock;
wire    [2:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_prot;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_qos;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_region;
wire    [2:0] main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_size;
wire          main_rocket_mmio_a2w_axi2axi_lite_sink_sink_ready;
wire          main_rocket_mmio_a2w_axi2axi_lite_sink_sink_valid;
wire          main_rocket_mmio_a2w_axi2axi_lite_source_source_first;
wire          main_rocket_mmio_a2w_axi2axi_lite_source_source_last;
wire          main_rocket_mmio_a2w_axi2axi_lite_source_source_param_dest;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_param_id;
wire          main_rocket_mmio_a2w_axi2axi_lite_source_source_param_user;
wire   [31:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_addr;
wire    [1:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_burst;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_cache;
wire    [7:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_len;
wire          main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_lock;
wire    [2:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_prot;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_qos;
wire    [3:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_region;
wire    [2:0] main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_size;
reg           main_rocket_mmio_a2w_axi2axi_lite_source_source_ready = 1'd0;
wire          main_rocket_mmio_a2w_axi2axi_lite_source_source_valid;
reg    [63:0] main_rocket_mmio_a2w_axi_lite2wishbone_data = 64'd0;
reg    [63:0] main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value1 = 64'd0;
reg           main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value_ce1 = 1'd0;
reg           main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n = 1'd0;
reg           main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value0 = 1'd0;
reg           main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value_ce0 = 1'd0;
wire   [31:0] main_rocket_mmio_a2w_axi_lite2wishbone_r_addr;
wire   [31:0] main_rocket_mmio_a2w_axi_lite2wishbone_w_addr;
reg     [1:0] main_rocket_mmio_a2w_b_payload_resp = 2'd0;
wire          main_rocket_mmio_a2w_b_ready;
reg           main_rocket_mmio_a2w_b_valid = 1'd0;
reg    [63:0] main_rocket_mmio_a2w_r_payload_data = 64'd0;
reg     [1:0] main_rocket_mmio_a2w_r_payload_resp = 2'd0;
reg           main_rocket_mmio_a2w_r_ready = 1'd0;
reg           main_rocket_mmio_a2w_r_valid = 1'd0;
reg    [63:0] main_rocket_mmio_a2w_w_payload_data = 64'd0;
reg     [7:0] main_rocket_mmio_a2w_w_payload_strb = 8'd0;
reg           main_rocket_mmio_a2w_w_ready = 1'd0;
reg           main_rocket_mmio_a2w_w_valid = 1'd0;
reg           main_rocket_mmio_axi_ar_first = 1'd0;
reg           main_rocket_mmio_axi_ar_last = 1'd0;
reg           main_rocket_mmio_axi_ar_param_dest = 1'd0;
wire    [3:0] main_rocket_mmio_axi_ar_param_id;
reg           main_rocket_mmio_axi_ar_param_user = 1'd0;
wire   [31:0] main_rocket_mmio_axi_ar_payload_addr;
wire    [1:0] main_rocket_mmio_axi_ar_payload_burst;
wire    [3:0] main_rocket_mmio_axi_ar_payload_cache;
wire    [7:0] main_rocket_mmio_axi_ar_payload_len;
wire          main_rocket_mmio_axi_ar_payload_lock;
wire    [2:0] main_rocket_mmio_axi_ar_payload_prot;
wire    [3:0] main_rocket_mmio_axi_ar_payload_qos;
reg     [3:0] main_rocket_mmio_axi_ar_payload_region = 4'd0;
wire    [2:0] main_rocket_mmio_axi_ar_payload_size;
reg           main_rocket_mmio_axi_ar_ready = 1'd0;
wire          main_rocket_mmio_axi_ar_valid;
reg           main_rocket_mmio_axi_aw_first = 1'd0;
reg           main_rocket_mmio_axi_aw_last = 1'd0;
reg           main_rocket_mmio_axi_aw_param_dest = 1'd0;
wire    [3:0] main_rocket_mmio_axi_aw_param_id;
reg           main_rocket_mmio_axi_aw_param_user = 1'd0;
wire   [31:0] main_rocket_mmio_axi_aw_payload_addr;
wire    [1:0] main_rocket_mmio_axi_aw_payload_burst;
wire    [3:0] main_rocket_mmio_axi_aw_payload_cache;
wire    [7:0] main_rocket_mmio_axi_aw_payload_len;
wire          main_rocket_mmio_axi_aw_payload_lock;
wire    [2:0] main_rocket_mmio_axi_aw_payload_prot;
wire    [3:0] main_rocket_mmio_axi_aw_payload_qos;
reg     [3:0] main_rocket_mmio_axi_aw_payload_region = 4'd0;
wire    [2:0] main_rocket_mmio_axi_aw_payload_size;
reg           main_rocket_mmio_axi_aw_ready = 1'd0;
wire          main_rocket_mmio_axi_aw_valid;
reg     [3:0] main_rocket_mmio_axi_b_param_id = 4'd0;
reg     [1:0] main_rocket_mmio_axi_b_payload_resp = 2'd0;
wire          main_rocket_mmio_axi_b_ready;
reg           main_rocket_mmio_axi_b_valid = 1'd0;
reg           main_rocket_mmio_axi_r_last = 1'd0;
reg     [3:0] main_rocket_mmio_axi_r_param_id = 4'd0;
reg    [63:0] main_rocket_mmio_axi_r_payload_data = 64'd0;
reg     [1:0] main_rocket_mmio_axi_r_payload_resp = 2'd0;
wire          main_rocket_mmio_axi_r_ready;
reg           main_rocket_mmio_axi_r_valid = 1'd0;
wire          main_rocket_mmio_axi_w_last;
wire   [63:0] main_rocket_mmio_axi_w_payload_data;
wire    [7:0] main_rocket_mmio_axi_w_payload_strb;
reg           main_rocket_mmio_axi_w_ready = 1'd0;
wire          main_rocket_mmio_axi_w_valid;
reg           main_rocket_mmio_wb_ack = 1'd0;
reg    [28:0] main_rocket_mmio_wb_adr = 29'd0;
reg     [1:0] main_rocket_mmio_wb_bte = 2'd0;
reg     [2:0] main_rocket_mmio_wb_cti = 3'd0;
reg           main_rocket_mmio_wb_cyc = 1'd0;
wire   [63:0] main_rocket_mmio_wb_dat_r;
reg    [63:0] main_rocket_mmio_wb_dat_w = 64'd0;
reg     [7:0] main_rocket_mmio_wb_sel = 8'd0;
reg           main_rocket_mmio_wb_stb = 1'd0;
reg           main_rocket_mmio_wb_we = 1'd0;
wire          main_rocket_reset;
reg     [3:0] main_rx_count = 4'd0;
reg     [3:0] main_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_rx_data = 8'd0;
reg     [7:0] main_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           main_rx_enable = 1'd0;
reg    [31:0] main_rx_phase = 32'd0;
wire          main_rx_rx;
reg           main_rx_rx_d = 1'd0;
reg           main_rx_source_first = 1'd0;
reg           main_rx_source_last = 1'd0;
reg     [7:0] main_rx_source_payload_data = 8'd0;
wire          main_rx_source_ready;
reg           main_rx_source_valid = 1'd0;
reg           main_rx_tick = 1'd0;
reg           main_scratch_re = 1'd0;
reg    [31:0] main_scratch_storage = 32'd305419896;
reg           main_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine0_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine0_cmd_payload_ba;
reg           main_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine0_cmd_ready = 1'd0;
reg           main_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine0_consume = 3'd0;
wire          main_sdram_bankmachine0_do_read;
wire          main_sdram_bankmachine0_fifo_in_first;
wire          main_sdram_bankmachine0_fifo_in_last;
wire   [21:0] main_sdram_bankmachine0_fifo_in_payload_addr;
wire          main_sdram_bankmachine0_fifo_in_payload_we;
wire          main_sdram_bankmachine0_fifo_out_first;
wire          main_sdram_bankmachine0_fifo_out_last;
wire   [21:0] main_sdram_bankmachine0_fifo_out_payload_addr;
wire          main_sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine0_level = 4'd0;
wire          main_sdram_bankmachine0_pipe_valid_sink_first;
wire          main_sdram_bankmachine0_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine0_pipe_valid_sink_ready;
wire          main_sdram_bankmachine0_pipe_valid_sink_valid;
reg           main_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine0_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine0_pipe_valid_source_ready;
reg           main_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine0_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine0_rdport_adr;
wire   [24:0] main_sdram_bankmachine0_rdport_dat_r;
reg           main_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine0_refresh_req;
reg           main_sdram_bankmachine0_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine0_req_addr;
wire          main_sdram_bankmachine0_req_lock;
reg           main_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine0_req_ready;
wire          main_sdram_bankmachine0_req_valid;
reg           main_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine0_req_we;
reg    [14:0] main_sdram_bankmachine0_row = 15'd0;
reg           main_sdram_bankmachine0_row_close = 1'd0;
reg           main_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine0_row_hit;
reg           main_sdram_bankmachine0_row_open = 1'd0;
reg           main_sdram_bankmachine0_row_opened = 1'd0;
reg           main_sdram_bankmachine0_sink_first = 1'd0;
reg           main_sdram_bankmachine0_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine0_sink_payload_addr;
wire          main_sdram_bankmachine0_sink_payload_we;
wire          main_sdram_bankmachine0_sink_ready;
wire          main_sdram_bankmachine0_sink_sink_first;
wire          main_sdram_bankmachine0_sink_sink_last;
wire   [21:0] main_sdram_bankmachine0_sink_sink_payload_addr;
wire          main_sdram_bankmachine0_sink_sink_payload_we;
wire          main_sdram_bankmachine0_sink_sink_ready;
wire          main_sdram_bankmachine0_sink_sink_valid;
wire          main_sdram_bankmachine0_sink_valid;
wire          main_sdram_bankmachine0_source_first;
wire          main_sdram_bankmachine0_source_last;
wire   [21:0] main_sdram_bankmachine0_source_payload_addr;
wire          main_sdram_bankmachine0_source_payload_we;
wire          main_sdram_bankmachine0_source_ready;
wire          main_sdram_bankmachine0_source_source_first;
wire          main_sdram_bankmachine0_source_source_last;
wire   [21:0] main_sdram_bankmachine0_source_source_payload_addr;
wire          main_sdram_bankmachine0_source_source_payload_we;
wire          main_sdram_bankmachine0_source_source_ready;
wire          main_sdram_bankmachine0_source_source_valid;
wire          main_sdram_bankmachine0_source_valid;
wire   [24:0] main_sdram_bankmachine0_syncfifo0_din;
wire   [24:0] main_sdram_bankmachine0_syncfifo0_dout;
wire          main_sdram_bankmachine0_syncfifo0_re;
wire          main_sdram_bankmachine0_syncfifo0_readable;
wire          main_sdram_bankmachine0_syncfifo0_we;
wire          main_sdram_bankmachine0_syncfifo0_writable;
reg     [1:0] main_sdram_bankmachine0_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_trascon_ready = 1'd0;
wire          main_sdram_bankmachine0_trascon_valid;
reg     [2:0] main_sdram_bankmachine0_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_trccon_ready = 1'd0;
wire          main_sdram_bankmachine0_trccon_valid;
reg     [2:0] main_sdram_bankmachine0_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine0_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine0_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine0_wrport_dat_w;
wire          main_sdram_bankmachine0_wrport_we;
reg           main_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine1_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine1_cmd_payload_ba;
reg           main_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine1_cmd_ready = 1'd0;
reg           main_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine1_consume = 3'd0;
wire          main_sdram_bankmachine1_do_read;
wire          main_sdram_bankmachine1_fifo_in_first;
wire          main_sdram_bankmachine1_fifo_in_last;
wire   [21:0] main_sdram_bankmachine1_fifo_in_payload_addr;
wire          main_sdram_bankmachine1_fifo_in_payload_we;
wire          main_sdram_bankmachine1_fifo_out_first;
wire          main_sdram_bankmachine1_fifo_out_last;
wire   [21:0] main_sdram_bankmachine1_fifo_out_payload_addr;
wire          main_sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine1_level = 4'd0;
wire          main_sdram_bankmachine1_pipe_valid_sink_first;
wire          main_sdram_bankmachine1_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine1_pipe_valid_sink_ready;
wire          main_sdram_bankmachine1_pipe_valid_sink_valid;
reg           main_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine1_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine1_pipe_valid_source_ready;
reg           main_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine1_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine1_rdport_adr;
wire   [24:0] main_sdram_bankmachine1_rdport_dat_r;
reg           main_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine1_refresh_req;
reg           main_sdram_bankmachine1_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine1_req_addr;
wire          main_sdram_bankmachine1_req_lock;
reg           main_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine1_req_ready;
wire          main_sdram_bankmachine1_req_valid;
reg           main_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine1_req_we;
reg    [14:0] main_sdram_bankmachine1_row = 15'd0;
reg           main_sdram_bankmachine1_row_close = 1'd0;
reg           main_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine1_row_hit;
reg           main_sdram_bankmachine1_row_open = 1'd0;
reg           main_sdram_bankmachine1_row_opened = 1'd0;
reg           main_sdram_bankmachine1_sink_first = 1'd0;
reg           main_sdram_bankmachine1_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine1_sink_payload_addr;
wire          main_sdram_bankmachine1_sink_payload_we;
wire          main_sdram_bankmachine1_sink_ready;
wire          main_sdram_bankmachine1_sink_sink_first;
wire          main_sdram_bankmachine1_sink_sink_last;
wire   [21:0] main_sdram_bankmachine1_sink_sink_payload_addr;
wire          main_sdram_bankmachine1_sink_sink_payload_we;
wire          main_sdram_bankmachine1_sink_sink_ready;
wire          main_sdram_bankmachine1_sink_sink_valid;
wire          main_sdram_bankmachine1_sink_valid;
wire          main_sdram_bankmachine1_source_first;
wire          main_sdram_bankmachine1_source_last;
wire   [21:0] main_sdram_bankmachine1_source_payload_addr;
wire          main_sdram_bankmachine1_source_payload_we;
wire          main_sdram_bankmachine1_source_ready;
wire          main_sdram_bankmachine1_source_source_first;
wire          main_sdram_bankmachine1_source_source_last;
wire   [21:0] main_sdram_bankmachine1_source_source_payload_addr;
wire          main_sdram_bankmachine1_source_source_payload_we;
wire          main_sdram_bankmachine1_source_source_ready;
wire          main_sdram_bankmachine1_source_source_valid;
wire          main_sdram_bankmachine1_source_valid;
wire   [24:0] main_sdram_bankmachine1_syncfifo1_din;
wire   [24:0] main_sdram_bankmachine1_syncfifo1_dout;
wire          main_sdram_bankmachine1_syncfifo1_re;
wire          main_sdram_bankmachine1_syncfifo1_readable;
wire          main_sdram_bankmachine1_syncfifo1_we;
wire          main_sdram_bankmachine1_syncfifo1_writable;
reg     [1:0] main_sdram_bankmachine1_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_trascon_ready = 1'd0;
wire          main_sdram_bankmachine1_trascon_valid;
reg     [2:0] main_sdram_bankmachine1_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_trccon_ready = 1'd0;
wire          main_sdram_bankmachine1_trccon_valid;
reg     [2:0] main_sdram_bankmachine1_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine1_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine1_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine1_wrport_dat_w;
wire          main_sdram_bankmachine1_wrport_we;
reg           main_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine2_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine2_cmd_payload_ba;
reg           main_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine2_cmd_ready = 1'd0;
reg           main_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine2_consume = 3'd0;
wire          main_sdram_bankmachine2_do_read;
wire          main_sdram_bankmachine2_fifo_in_first;
wire          main_sdram_bankmachine2_fifo_in_last;
wire   [21:0] main_sdram_bankmachine2_fifo_in_payload_addr;
wire          main_sdram_bankmachine2_fifo_in_payload_we;
wire          main_sdram_bankmachine2_fifo_out_first;
wire          main_sdram_bankmachine2_fifo_out_last;
wire   [21:0] main_sdram_bankmachine2_fifo_out_payload_addr;
wire          main_sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine2_level = 4'd0;
wire          main_sdram_bankmachine2_pipe_valid_sink_first;
wire          main_sdram_bankmachine2_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine2_pipe_valid_sink_ready;
wire          main_sdram_bankmachine2_pipe_valid_sink_valid;
reg           main_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine2_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine2_pipe_valid_source_ready;
reg           main_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine2_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine2_rdport_adr;
wire   [24:0] main_sdram_bankmachine2_rdport_dat_r;
reg           main_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine2_refresh_req;
reg           main_sdram_bankmachine2_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine2_req_addr;
wire          main_sdram_bankmachine2_req_lock;
reg           main_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine2_req_ready;
wire          main_sdram_bankmachine2_req_valid;
reg           main_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine2_req_we;
reg    [14:0] main_sdram_bankmachine2_row = 15'd0;
reg           main_sdram_bankmachine2_row_close = 1'd0;
reg           main_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine2_row_hit;
reg           main_sdram_bankmachine2_row_open = 1'd0;
reg           main_sdram_bankmachine2_row_opened = 1'd0;
reg           main_sdram_bankmachine2_sink_first = 1'd0;
reg           main_sdram_bankmachine2_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine2_sink_payload_addr;
wire          main_sdram_bankmachine2_sink_payload_we;
wire          main_sdram_bankmachine2_sink_ready;
wire          main_sdram_bankmachine2_sink_sink_first;
wire          main_sdram_bankmachine2_sink_sink_last;
wire   [21:0] main_sdram_bankmachine2_sink_sink_payload_addr;
wire          main_sdram_bankmachine2_sink_sink_payload_we;
wire          main_sdram_bankmachine2_sink_sink_ready;
wire          main_sdram_bankmachine2_sink_sink_valid;
wire          main_sdram_bankmachine2_sink_valid;
wire          main_sdram_bankmachine2_source_first;
wire          main_sdram_bankmachine2_source_last;
wire   [21:0] main_sdram_bankmachine2_source_payload_addr;
wire          main_sdram_bankmachine2_source_payload_we;
wire          main_sdram_bankmachine2_source_ready;
wire          main_sdram_bankmachine2_source_source_first;
wire          main_sdram_bankmachine2_source_source_last;
wire   [21:0] main_sdram_bankmachine2_source_source_payload_addr;
wire          main_sdram_bankmachine2_source_source_payload_we;
wire          main_sdram_bankmachine2_source_source_ready;
wire          main_sdram_bankmachine2_source_source_valid;
wire          main_sdram_bankmachine2_source_valid;
wire   [24:0] main_sdram_bankmachine2_syncfifo2_din;
wire   [24:0] main_sdram_bankmachine2_syncfifo2_dout;
wire          main_sdram_bankmachine2_syncfifo2_re;
wire          main_sdram_bankmachine2_syncfifo2_readable;
wire          main_sdram_bankmachine2_syncfifo2_we;
wire          main_sdram_bankmachine2_syncfifo2_writable;
reg     [1:0] main_sdram_bankmachine2_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_trascon_ready = 1'd0;
wire          main_sdram_bankmachine2_trascon_valid;
reg     [2:0] main_sdram_bankmachine2_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_trccon_ready = 1'd0;
wire          main_sdram_bankmachine2_trccon_valid;
reg     [2:0] main_sdram_bankmachine2_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine2_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine2_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine2_wrport_dat_w;
wire          main_sdram_bankmachine2_wrport_we;
reg           main_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine3_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine3_cmd_payload_ba;
reg           main_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine3_cmd_ready = 1'd0;
reg           main_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine3_consume = 3'd0;
wire          main_sdram_bankmachine3_do_read;
wire          main_sdram_bankmachine3_fifo_in_first;
wire          main_sdram_bankmachine3_fifo_in_last;
wire   [21:0] main_sdram_bankmachine3_fifo_in_payload_addr;
wire          main_sdram_bankmachine3_fifo_in_payload_we;
wire          main_sdram_bankmachine3_fifo_out_first;
wire          main_sdram_bankmachine3_fifo_out_last;
wire   [21:0] main_sdram_bankmachine3_fifo_out_payload_addr;
wire          main_sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine3_level = 4'd0;
wire          main_sdram_bankmachine3_pipe_valid_sink_first;
wire          main_sdram_bankmachine3_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine3_pipe_valid_sink_ready;
wire          main_sdram_bankmachine3_pipe_valid_sink_valid;
reg           main_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine3_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine3_pipe_valid_source_ready;
reg           main_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine3_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine3_rdport_adr;
wire   [24:0] main_sdram_bankmachine3_rdport_dat_r;
reg           main_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine3_refresh_req;
reg           main_sdram_bankmachine3_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine3_req_addr;
wire          main_sdram_bankmachine3_req_lock;
reg           main_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine3_req_ready;
wire          main_sdram_bankmachine3_req_valid;
reg           main_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine3_req_we;
reg    [14:0] main_sdram_bankmachine3_row = 15'd0;
reg           main_sdram_bankmachine3_row_close = 1'd0;
reg           main_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine3_row_hit;
reg           main_sdram_bankmachine3_row_open = 1'd0;
reg           main_sdram_bankmachine3_row_opened = 1'd0;
reg           main_sdram_bankmachine3_sink_first = 1'd0;
reg           main_sdram_bankmachine3_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine3_sink_payload_addr;
wire          main_sdram_bankmachine3_sink_payload_we;
wire          main_sdram_bankmachine3_sink_ready;
wire          main_sdram_bankmachine3_sink_sink_first;
wire          main_sdram_bankmachine3_sink_sink_last;
wire   [21:0] main_sdram_bankmachine3_sink_sink_payload_addr;
wire          main_sdram_bankmachine3_sink_sink_payload_we;
wire          main_sdram_bankmachine3_sink_sink_ready;
wire          main_sdram_bankmachine3_sink_sink_valid;
wire          main_sdram_bankmachine3_sink_valid;
wire          main_sdram_bankmachine3_source_first;
wire          main_sdram_bankmachine3_source_last;
wire   [21:0] main_sdram_bankmachine3_source_payload_addr;
wire          main_sdram_bankmachine3_source_payload_we;
wire          main_sdram_bankmachine3_source_ready;
wire          main_sdram_bankmachine3_source_source_first;
wire          main_sdram_bankmachine3_source_source_last;
wire   [21:0] main_sdram_bankmachine3_source_source_payload_addr;
wire          main_sdram_bankmachine3_source_source_payload_we;
wire          main_sdram_bankmachine3_source_source_ready;
wire          main_sdram_bankmachine3_source_source_valid;
wire          main_sdram_bankmachine3_source_valid;
wire   [24:0] main_sdram_bankmachine3_syncfifo3_din;
wire   [24:0] main_sdram_bankmachine3_syncfifo3_dout;
wire          main_sdram_bankmachine3_syncfifo3_re;
wire          main_sdram_bankmachine3_syncfifo3_readable;
wire          main_sdram_bankmachine3_syncfifo3_we;
wire          main_sdram_bankmachine3_syncfifo3_writable;
reg     [1:0] main_sdram_bankmachine3_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_trascon_ready = 1'd0;
wire          main_sdram_bankmachine3_trascon_valid;
reg     [2:0] main_sdram_bankmachine3_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_trccon_ready = 1'd0;
wire          main_sdram_bankmachine3_trccon_valid;
reg     [2:0] main_sdram_bankmachine3_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine3_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine3_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine3_wrport_dat_w;
wire          main_sdram_bankmachine3_wrport_we;
reg           main_sdram_bankmachine4_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine4_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine4_cmd_payload_ba;
reg           main_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine4_cmd_ready = 1'd0;
reg           main_sdram_bankmachine4_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine4_consume = 3'd0;
wire          main_sdram_bankmachine4_do_read;
wire          main_sdram_bankmachine4_fifo_in_first;
wire          main_sdram_bankmachine4_fifo_in_last;
wire   [21:0] main_sdram_bankmachine4_fifo_in_payload_addr;
wire          main_sdram_bankmachine4_fifo_in_payload_we;
wire          main_sdram_bankmachine4_fifo_out_first;
wire          main_sdram_bankmachine4_fifo_out_last;
wire   [21:0] main_sdram_bankmachine4_fifo_out_payload_addr;
wire          main_sdram_bankmachine4_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine4_level = 4'd0;
wire          main_sdram_bankmachine4_pipe_valid_sink_first;
wire          main_sdram_bankmachine4_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine4_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine4_pipe_valid_sink_ready;
wire          main_sdram_bankmachine4_pipe_valid_sink_valid;
reg           main_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine4_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine4_pipe_valid_source_ready;
reg           main_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine4_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine4_rdport_adr;
wire   [24:0] main_sdram_bankmachine4_rdport_dat_r;
reg           main_sdram_bankmachine4_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine4_refresh_req;
reg           main_sdram_bankmachine4_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine4_req_addr;
wire          main_sdram_bankmachine4_req_lock;
reg           main_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine4_req_ready;
wire          main_sdram_bankmachine4_req_valid;
reg           main_sdram_bankmachine4_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine4_req_we;
reg    [14:0] main_sdram_bankmachine4_row = 15'd0;
reg           main_sdram_bankmachine4_row_close = 1'd0;
reg           main_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine4_row_hit;
reg           main_sdram_bankmachine4_row_open = 1'd0;
reg           main_sdram_bankmachine4_row_opened = 1'd0;
reg           main_sdram_bankmachine4_sink_first = 1'd0;
reg           main_sdram_bankmachine4_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine4_sink_payload_addr;
wire          main_sdram_bankmachine4_sink_payload_we;
wire          main_sdram_bankmachine4_sink_ready;
wire          main_sdram_bankmachine4_sink_sink_first;
wire          main_sdram_bankmachine4_sink_sink_last;
wire   [21:0] main_sdram_bankmachine4_sink_sink_payload_addr;
wire          main_sdram_bankmachine4_sink_sink_payload_we;
wire          main_sdram_bankmachine4_sink_sink_ready;
wire          main_sdram_bankmachine4_sink_sink_valid;
wire          main_sdram_bankmachine4_sink_valid;
wire          main_sdram_bankmachine4_source_first;
wire          main_sdram_bankmachine4_source_last;
wire   [21:0] main_sdram_bankmachine4_source_payload_addr;
wire          main_sdram_bankmachine4_source_payload_we;
wire          main_sdram_bankmachine4_source_ready;
wire          main_sdram_bankmachine4_source_source_first;
wire          main_sdram_bankmachine4_source_source_last;
wire   [21:0] main_sdram_bankmachine4_source_source_payload_addr;
wire          main_sdram_bankmachine4_source_source_payload_we;
wire          main_sdram_bankmachine4_source_source_ready;
wire          main_sdram_bankmachine4_source_source_valid;
wire          main_sdram_bankmachine4_source_valid;
wire   [24:0] main_sdram_bankmachine4_syncfifo4_din;
wire   [24:0] main_sdram_bankmachine4_syncfifo4_dout;
wire          main_sdram_bankmachine4_syncfifo4_re;
wire          main_sdram_bankmachine4_syncfifo4_readable;
wire          main_sdram_bankmachine4_syncfifo4_we;
wire          main_sdram_bankmachine4_syncfifo4_writable;
reg     [1:0] main_sdram_bankmachine4_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_trascon_ready = 1'd0;
wire          main_sdram_bankmachine4_trascon_valid;
reg     [2:0] main_sdram_bankmachine4_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_trccon_ready = 1'd0;
wire          main_sdram_bankmachine4_trccon_valid;
reg     [2:0] main_sdram_bankmachine4_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine4_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine4_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine4_wrport_dat_w;
wire          main_sdram_bankmachine4_wrport_we;
reg           main_sdram_bankmachine5_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine5_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine5_cmd_payload_ba;
reg           main_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine5_cmd_ready = 1'd0;
reg           main_sdram_bankmachine5_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine5_consume = 3'd0;
wire          main_sdram_bankmachine5_do_read;
wire          main_sdram_bankmachine5_fifo_in_first;
wire          main_sdram_bankmachine5_fifo_in_last;
wire   [21:0] main_sdram_bankmachine5_fifo_in_payload_addr;
wire          main_sdram_bankmachine5_fifo_in_payload_we;
wire          main_sdram_bankmachine5_fifo_out_first;
wire          main_sdram_bankmachine5_fifo_out_last;
wire   [21:0] main_sdram_bankmachine5_fifo_out_payload_addr;
wire          main_sdram_bankmachine5_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine5_level = 4'd0;
wire          main_sdram_bankmachine5_pipe_valid_sink_first;
wire          main_sdram_bankmachine5_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine5_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine5_pipe_valid_sink_ready;
wire          main_sdram_bankmachine5_pipe_valid_sink_valid;
reg           main_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine5_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine5_pipe_valid_source_ready;
reg           main_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine5_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine5_rdport_adr;
wire   [24:0] main_sdram_bankmachine5_rdport_dat_r;
reg           main_sdram_bankmachine5_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine5_refresh_req;
reg           main_sdram_bankmachine5_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine5_req_addr;
wire          main_sdram_bankmachine5_req_lock;
reg           main_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine5_req_ready;
wire          main_sdram_bankmachine5_req_valid;
reg           main_sdram_bankmachine5_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine5_req_we;
reg    [14:0] main_sdram_bankmachine5_row = 15'd0;
reg           main_sdram_bankmachine5_row_close = 1'd0;
reg           main_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine5_row_hit;
reg           main_sdram_bankmachine5_row_open = 1'd0;
reg           main_sdram_bankmachine5_row_opened = 1'd0;
reg           main_sdram_bankmachine5_sink_first = 1'd0;
reg           main_sdram_bankmachine5_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine5_sink_payload_addr;
wire          main_sdram_bankmachine5_sink_payload_we;
wire          main_sdram_bankmachine5_sink_ready;
wire          main_sdram_bankmachine5_sink_sink_first;
wire          main_sdram_bankmachine5_sink_sink_last;
wire   [21:0] main_sdram_bankmachine5_sink_sink_payload_addr;
wire          main_sdram_bankmachine5_sink_sink_payload_we;
wire          main_sdram_bankmachine5_sink_sink_ready;
wire          main_sdram_bankmachine5_sink_sink_valid;
wire          main_sdram_bankmachine5_sink_valid;
wire          main_sdram_bankmachine5_source_first;
wire          main_sdram_bankmachine5_source_last;
wire   [21:0] main_sdram_bankmachine5_source_payload_addr;
wire          main_sdram_bankmachine5_source_payload_we;
wire          main_sdram_bankmachine5_source_ready;
wire          main_sdram_bankmachine5_source_source_first;
wire          main_sdram_bankmachine5_source_source_last;
wire   [21:0] main_sdram_bankmachine5_source_source_payload_addr;
wire          main_sdram_bankmachine5_source_source_payload_we;
wire          main_sdram_bankmachine5_source_source_ready;
wire          main_sdram_bankmachine5_source_source_valid;
wire          main_sdram_bankmachine5_source_valid;
wire   [24:0] main_sdram_bankmachine5_syncfifo5_din;
wire   [24:0] main_sdram_bankmachine5_syncfifo5_dout;
wire          main_sdram_bankmachine5_syncfifo5_re;
wire          main_sdram_bankmachine5_syncfifo5_readable;
wire          main_sdram_bankmachine5_syncfifo5_we;
wire          main_sdram_bankmachine5_syncfifo5_writable;
reg     [1:0] main_sdram_bankmachine5_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_trascon_ready = 1'd0;
wire          main_sdram_bankmachine5_trascon_valid;
reg     [2:0] main_sdram_bankmachine5_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_trccon_ready = 1'd0;
wire          main_sdram_bankmachine5_trccon_valid;
reg     [2:0] main_sdram_bankmachine5_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine5_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine5_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine5_wrport_dat_w;
wire          main_sdram_bankmachine5_wrport_we;
reg           main_sdram_bankmachine6_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine6_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine6_cmd_payload_ba;
reg           main_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine6_cmd_ready = 1'd0;
reg           main_sdram_bankmachine6_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine6_consume = 3'd0;
wire          main_sdram_bankmachine6_do_read;
wire          main_sdram_bankmachine6_fifo_in_first;
wire          main_sdram_bankmachine6_fifo_in_last;
wire   [21:0] main_sdram_bankmachine6_fifo_in_payload_addr;
wire          main_sdram_bankmachine6_fifo_in_payload_we;
wire          main_sdram_bankmachine6_fifo_out_first;
wire          main_sdram_bankmachine6_fifo_out_last;
wire   [21:0] main_sdram_bankmachine6_fifo_out_payload_addr;
wire          main_sdram_bankmachine6_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine6_level = 4'd0;
wire          main_sdram_bankmachine6_pipe_valid_sink_first;
wire          main_sdram_bankmachine6_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine6_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine6_pipe_valid_sink_ready;
wire          main_sdram_bankmachine6_pipe_valid_sink_valid;
reg           main_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine6_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine6_pipe_valid_source_ready;
reg           main_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine6_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine6_rdport_adr;
wire   [24:0] main_sdram_bankmachine6_rdport_dat_r;
reg           main_sdram_bankmachine6_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine6_refresh_req;
reg           main_sdram_bankmachine6_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine6_req_addr;
wire          main_sdram_bankmachine6_req_lock;
reg           main_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine6_req_ready;
wire          main_sdram_bankmachine6_req_valid;
reg           main_sdram_bankmachine6_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine6_req_we;
reg    [14:0] main_sdram_bankmachine6_row = 15'd0;
reg           main_sdram_bankmachine6_row_close = 1'd0;
reg           main_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine6_row_hit;
reg           main_sdram_bankmachine6_row_open = 1'd0;
reg           main_sdram_bankmachine6_row_opened = 1'd0;
reg           main_sdram_bankmachine6_sink_first = 1'd0;
reg           main_sdram_bankmachine6_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine6_sink_payload_addr;
wire          main_sdram_bankmachine6_sink_payload_we;
wire          main_sdram_bankmachine6_sink_ready;
wire          main_sdram_bankmachine6_sink_sink_first;
wire          main_sdram_bankmachine6_sink_sink_last;
wire   [21:0] main_sdram_bankmachine6_sink_sink_payload_addr;
wire          main_sdram_bankmachine6_sink_sink_payload_we;
wire          main_sdram_bankmachine6_sink_sink_ready;
wire          main_sdram_bankmachine6_sink_sink_valid;
wire          main_sdram_bankmachine6_sink_valid;
wire          main_sdram_bankmachine6_source_first;
wire          main_sdram_bankmachine6_source_last;
wire   [21:0] main_sdram_bankmachine6_source_payload_addr;
wire          main_sdram_bankmachine6_source_payload_we;
wire          main_sdram_bankmachine6_source_ready;
wire          main_sdram_bankmachine6_source_source_first;
wire          main_sdram_bankmachine6_source_source_last;
wire   [21:0] main_sdram_bankmachine6_source_source_payload_addr;
wire          main_sdram_bankmachine6_source_source_payload_we;
wire          main_sdram_bankmachine6_source_source_ready;
wire          main_sdram_bankmachine6_source_source_valid;
wire          main_sdram_bankmachine6_source_valid;
wire   [24:0] main_sdram_bankmachine6_syncfifo6_din;
wire   [24:0] main_sdram_bankmachine6_syncfifo6_dout;
wire          main_sdram_bankmachine6_syncfifo6_re;
wire          main_sdram_bankmachine6_syncfifo6_readable;
wire          main_sdram_bankmachine6_syncfifo6_we;
wire          main_sdram_bankmachine6_syncfifo6_writable;
reg     [1:0] main_sdram_bankmachine6_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_trascon_ready = 1'd0;
wire          main_sdram_bankmachine6_trascon_valid;
reg     [2:0] main_sdram_bankmachine6_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_trccon_ready = 1'd0;
wire          main_sdram_bankmachine6_trccon_valid;
reg     [2:0] main_sdram_bankmachine6_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine6_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine6_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine6_wrport_dat_w;
wire          main_sdram_bankmachine6_wrport_we;
reg           main_sdram_bankmachine7_auto_precharge = 1'd0;
reg    [14:0] main_sdram_bankmachine7_cmd_payload_a = 15'd0;
wire    [2:0] main_sdram_bankmachine7_cmd_payload_ba;
reg           main_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine7_cmd_ready = 1'd0;
reg           main_sdram_bankmachine7_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine7_consume = 3'd0;
wire          main_sdram_bankmachine7_do_read;
wire          main_sdram_bankmachine7_fifo_in_first;
wire          main_sdram_bankmachine7_fifo_in_last;
wire   [21:0] main_sdram_bankmachine7_fifo_in_payload_addr;
wire          main_sdram_bankmachine7_fifo_in_payload_we;
wire          main_sdram_bankmachine7_fifo_out_first;
wire          main_sdram_bankmachine7_fifo_out_last;
wire   [21:0] main_sdram_bankmachine7_fifo_out_payload_addr;
wire          main_sdram_bankmachine7_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine7_level = 4'd0;
wire          main_sdram_bankmachine7_pipe_valid_sink_first;
wire          main_sdram_bankmachine7_pipe_valid_sink_last;
wire   [21:0] main_sdram_bankmachine7_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine7_pipe_valid_sink_ready;
wire          main_sdram_bankmachine7_pipe_valid_sink_valid;
reg           main_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg    [21:0] main_sdram_bankmachine7_pipe_valid_source_payload_addr = 22'd0;
reg           main_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine7_pipe_valid_source_ready;
reg           main_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine7_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine7_rdport_adr;
wire   [24:0] main_sdram_bankmachine7_rdport_dat_r;
reg           main_sdram_bankmachine7_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine7_refresh_req;
reg           main_sdram_bankmachine7_replace = 1'd0;
wire   [21:0] main_sdram_bankmachine7_req_addr;
wire          main_sdram_bankmachine7_req_lock;
reg           main_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine7_req_ready;
wire          main_sdram_bankmachine7_req_valid;
reg           main_sdram_bankmachine7_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine7_req_we;
reg    [14:0] main_sdram_bankmachine7_row = 15'd0;
reg           main_sdram_bankmachine7_row_close = 1'd0;
reg           main_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine7_row_hit;
reg           main_sdram_bankmachine7_row_open = 1'd0;
reg           main_sdram_bankmachine7_row_opened = 1'd0;
reg           main_sdram_bankmachine7_sink_first = 1'd0;
reg           main_sdram_bankmachine7_sink_last = 1'd0;
wire   [21:0] main_sdram_bankmachine7_sink_payload_addr;
wire          main_sdram_bankmachine7_sink_payload_we;
wire          main_sdram_bankmachine7_sink_ready;
wire          main_sdram_bankmachine7_sink_sink_first;
wire          main_sdram_bankmachine7_sink_sink_last;
wire   [21:0] main_sdram_bankmachine7_sink_sink_payload_addr;
wire          main_sdram_bankmachine7_sink_sink_payload_we;
wire          main_sdram_bankmachine7_sink_sink_ready;
wire          main_sdram_bankmachine7_sink_sink_valid;
wire          main_sdram_bankmachine7_sink_valid;
wire          main_sdram_bankmachine7_source_first;
wire          main_sdram_bankmachine7_source_last;
wire   [21:0] main_sdram_bankmachine7_source_payload_addr;
wire          main_sdram_bankmachine7_source_payload_we;
wire          main_sdram_bankmachine7_source_ready;
wire          main_sdram_bankmachine7_source_source_first;
wire          main_sdram_bankmachine7_source_source_last;
wire   [21:0] main_sdram_bankmachine7_source_source_payload_addr;
wire          main_sdram_bankmachine7_source_source_payload_we;
wire          main_sdram_bankmachine7_source_source_ready;
wire          main_sdram_bankmachine7_source_source_valid;
wire          main_sdram_bankmachine7_source_valid;
wire   [24:0] main_sdram_bankmachine7_syncfifo7_din;
wire   [24:0] main_sdram_bankmachine7_syncfifo7_dout;
wire          main_sdram_bankmachine7_syncfifo7_re;
wire          main_sdram_bankmachine7_syncfifo7_readable;
wire          main_sdram_bankmachine7_syncfifo7_we;
wire          main_sdram_bankmachine7_syncfifo7_writable;
reg     [1:0] main_sdram_bankmachine7_trascon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_trascon_ready = 1'd0;
wire          main_sdram_bankmachine7_trascon_valid;
reg     [2:0] main_sdram_bankmachine7_trccon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_trccon_ready = 1'd0;
wire          main_sdram_bankmachine7_trccon_valid;
reg     [2:0] main_sdram_bankmachine7_twtpcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine7_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [24:0] main_sdram_bankmachine7_wrport_dat_r;
wire   [24:0] main_sdram_bankmachine7_wrport_dat_w;
wire          main_sdram_bankmachine7_wrport_we;
wire          main_sdram_cas_allowed;
wire          main_sdram_choose_cmd_ce;
wire   [14:0] main_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] main_sdram_choose_cmd_cmd_payload_ba;
reg           main_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          main_sdram_choose_cmd_cmd_payload_is_cmd;
wire          main_sdram_choose_cmd_cmd_payload_is_read;
wire          main_sdram_choose_cmd_cmd_payload_is_write;
reg           main_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           main_sdram_choose_cmd_cmd_ready = 1'd0;
wire          main_sdram_choose_cmd_cmd_valid;
reg     [2:0] main_sdram_choose_cmd_grant = 3'd0;
wire    [7:0] main_sdram_choose_cmd_request;
reg     [7:0] main_sdram_choose_cmd_valids = 8'd0;
reg           main_sdram_choose_cmd_want_activates = 1'd0;
reg           main_sdram_choose_cmd_want_cmds = 1'd0;
reg           main_sdram_choose_cmd_want_reads = 1'd0;
reg           main_sdram_choose_cmd_want_writes = 1'd0;
wire          main_sdram_choose_req_ce;
wire   [14:0] main_sdram_choose_req_cmd_payload_a;
wire    [2:0] main_sdram_choose_req_cmd_payload_ba;
reg           main_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          main_sdram_choose_req_cmd_payload_is_cmd;
wire          main_sdram_choose_req_cmd_payload_is_read;
wire          main_sdram_choose_req_cmd_payload_is_write;
reg           main_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           main_sdram_choose_req_cmd_payload_we = 1'd0;
reg           main_sdram_choose_req_cmd_ready = 1'd0;
wire          main_sdram_choose_req_cmd_valid;
reg     [2:0] main_sdram_choose_req_grant = 3'd0;
wire    [7:0] main_sdram_choose_req_request;
reg     [7:0] main_sdram_choose_req_valids = 8'd0;
reg           main_sdram_choose_req_want_activates = 1'd0;
reg           main_sdram_choose_req_want_cmds = 1'd0;
reg           main_sdram_choose_req_want_reads = 1'd0;
reg           main_sdram_choose_req_want_writes = 1'd0;
wire          main_sdram_cke;
reg           main_sdram_cmd_last = 1'd0;
reg    [14:0] main_sdram_cmd_payload_a = 15'd0;
reg     [2:0] main_sdram_cmd_payload_ba = 3'd0;
reg           main_sdram_cmd_payload_cas = 1'd0;
reg           main_sdram_cmd_payload_is_read = 1'd0;
reg           main_sdram_cmd_payload_is_write = 1'd0;
reg           main_sdram_cmd_payload_ras = 1'd0;
reg           main_sdram_cmd_payload_we = 1'd0;
reg           main_sdram_cmd_ready = 1'd0;
reg           main_sdram_cmd_valid = 1'd0;
reg           main_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [14:0] main_sdram_csr_dfi_p0_address;
wire    [2:0] main_sdram_csr_dfi_p0_bank;
reg           main_sdram_csr_dfi_p0_cas_n = 1'd1;
wire          main_sdram_csr_dfi_p0_cke;
reg           main_sdram_csr_dfi_p0_cs_n = 1'd1;
wire          main_sdram_csr_dfi_p0_odt;
reg           main_sdram_csr_dfi_p0_ras_n = 1'd1;
reg   [127:0] main_sdram_csr_dfi_p0_rddata = 128'd0;
wire          main_sdram_csr_dfi_p0_rddata_en;
reg           main_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p0_reset_n;
reg           main_sdram_csr_dfi_p0_we_n = 1'd1;
wire  [127:0] main_sdram_csr_dfi_p0_wrdata;
wire          main_sdram_csr_dfi_p0_wrdata_en;
wire   [15:0] main_sdram_csr_dfi_p0_wrdata_mask;
reg           main_sdram_csr_dfi_p1_act_n = 1'd1;
wire   [14:0] main_sdram_csr_dfi_p1_address;
wire    [2:0] main_sdram_csr_dfi_p1_bank;
reg           main_sdram_csr_dfi_p1_cas_n = 1'd1;
wire          main_sdram_csr_dfi_p1_cke;
reg           main_sdram_csr_dfi_p1_cs_n = 1'd1;
wire          main_sdram_csr_dfi_p1_odt;
reg           main_sdram_csr_dfi_p1_ras_n = 1'd1;
reg   [127:0] main_sdram_csr_dfi_p1_rddata = 128'd0;
wire          main_sdram_csr_dfi_p1_rddata_en;
reg           main_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p1_reset_n;
reg           main_sdram_csr_dfi_p1_we_n = 1'd1;
wire  [127:0] main_sdram_csr_dfi_p1_wrdata;
wire          main_sdram_csr_dfi_p1_wrdata_en;
wire   [15:0] main_sdram_csr_dfi_p1_wrdata_mask;
reg           main_sdram_csr_dfi_p2_act_n = 1'd1;
wire   [14:0] main_sdram_csr_dfi_p2_address;
wire    [2:0] main_sdram_csr_dfi_p2_bank;
reg           main_sdram_csr_dfi_p2_cas_n = 1'd1;
wire          main_sdram_csr_dfi_p2_cke;
reg           main_sdram_csr_dfi_p2_cs_n = 1'd1;
wire          main_sdram_csr_dfi_p2_odt;
reg           main_sdram_csr_dfi_p2_ras_n = 1'd1;
reg   [127:0] main_sdram_csr_dfi_p2_rddata = 128'd0;
wire          main_sdram_csr_dfi_p2_rddata_en;
reg           main_sdram_csr_dfi_p2_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p2_reset_n;
reg           main_sdram_csr_dfi_p2_we_n = 1'd1;
wire  [127:0] main_sdram_csr_dfi_p2_wrdata;
wire          main_sdram_csr_dfi_p2_wrdata_en;
wire   [15:0] main_sdram_csr_dfi_p2_wrdata_mask;
reg           main_sdram_csr_dfi_p3_act_n = 1'd1;
wire   [14:0] main_sdram_csr_dfi_p3_address;
wire    [2:0] main_sdram_csr_dfi_p3_bank;
reg           main_sdram_csr_dfi_p3_cas_n = 1'd1;
wire          main_sdram_csr_dfi_p3_cke;
reg           main_sdram_csr_dfi_p3_cs_n = 1'd1;
wire          main_sdram_csr_dfi_p3_odt;
reg           main_sdram_csr_dfi_p3_ras_n = 1'd1;
reg   [127:0] main_sdram_csr_dfi_p3_rddata = 128'd0;
wire          main_sdram_csr_dfi_p3_rddata_en;
reg           main_sdram_csr_dfi_p3_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p3_reset_n;
reg           main_sdram_csr_dfi_p3_we_n = 1'd1;
wire  [127:0] main_sdram_csr_dfi_p3_wrdata;
wire          main_sdram_csr_dfi_p3_wrdata_en;
wire   [15:0] main_sdram_csr_dfi_p3_wrdata_mask;
reg           main_sdram_dfi_p0_act_n = 1'd1;
reg    [14:0] main_sdram_dfi_p0_address = 15'd0;
reg     [2:0] main_sdram_dfi_p0_bank = 3'd0;
reg           main_sdram_dfi_p0_cas_n = 1'd1;
wire          main_sdram_dfi_p0_cke;
reg           main_sdram_dfi_p0_cs_n = 1'd1;
wire          main_sdram_dfi_p0_odt;
reg           main_sdram_dfi_p0_ras_n = 1'd1;
wire  [127:0] main_sdram_dfi_p0_rddata;
reg           main_sdram_dfi_p0_rddata_en = 1'd0;
wire          main_sdram_dfi_p0_rddata_valid;
wire          main_sdram_dfi_p0_reset_n;
reg           main_sdram_dfi_p0_we_n = 1'd1;
wire  [127:0] main_sdram_dfi_p0_wrdata;
reg           main_sdram_dfi_p0_wrdata_en = 1'd0;
wire   [15:0] main_sdram_dfi_p0_wrdata_mask;
reg           main_sdram_dfi_p1_act_n = 1'd1;
reg    [14:0] main_sdram_dfi_p1_address = 15'd0;
reg     [2:0] main_sdram_dfi_p1_bank = 3'd0;
reg           main_sdram_dfi_p1_cas_n = 1'd1;
wire          main_sdram_dfi_p1_cke;
reg           main_sdram_dfi_p1_cs_n = 1'd1;
wire          main_sdram_dfi_p1_odt;
reg           main_sdram_dfi_p1_ras_n = 1'd1;
wire  [127:0] main_sdram_dfi_p1_rddata;
reg           main_sdram_dfi_p1_rddata_en = 1'd0;
wire          main_sdram_dfi_p1_rddata_valid;
wire          main_sdram_dfi_p1_reset_n;
reg           main_sdram_dfi_p1_we_n = 1'd1;
wire  [127:0] main_sdram_dfi_p1_wrdata;
reg           main_sdram_dfi_p1_wrdata_en = 1'd0;
wire   [15:0] main_sdram_dfi_p1_wrdata_mask;
reg           main_sdram_dfi_p2_act_n = 1'd1;
reg    [14:0] main_sdram_dfi_p2_address = 15'd0;
reg     [2:0] main_sdram_dfi_p2_bank = 3'd0;
reg           main_sdram_dfi_p2_cas_n = 1'd1;
wire          main_sdram_dfi_p2_cke;
reg           main_sdram_dfi_p2_cs_n = 1'd1;
wire          main_sdram_dfi_p2_odt;
reg           main_sdram_dfi_p2_ras_n = 1'd1;
wire  [127:0] main_sdram_dfi_p2_rddata;
reg           main_sdram_dfi_p2_rddata_en = 1'd0;
wire          main_sdram_dfi_p2_rddata_valid;
wire          main_sdram_dfi_p2_reset_n;
reg           main_sdram_dfi_p2_we_n = 1'd1;
wire  [127:0] main_sdram_dfi_p2_wrdata;
reg           main_sdram_dfi_p2_wrdata_en = 1'd0;
wire   [15:0] main_sdram_dfi_p2_wrdata_mask;
reg           main_sdram_dfi_p3_act_n = 1'd1;
reg    [14:0] main_sdram_dfi_p3_address = 15'd0;
reg     [2:0] main_sdram_dfi_p3_bank = 3'd0;
reg           main_sdram_dfi_p3_cas_n = 1'd1;
wire          main_sdram_dfi_p3_cke;
reg           main_sdram_dfi_p3_cs_n = 1'd1;
wire          main_sdram_dfi_p3_odt;
reg           main_sdram_dfi_p3_ras_n = 1'd1;
wire  [127:0] main_sdram_dfi_p3_rddata;
reg           main_sdram_dfi_p3_rddata_en = 1'd0;
wire          main_sdram_dfi_p3_rddata_valid;
wire          main_sdram_dfi_p3_reset_n;
reg           main_sdram_dfi_p3_we_n = 1'd1;
wire  [127:0] main_sdram_dfi_p3_wrdata;
reg           main_sdram_dfi_p3_wrdata_en = 1'd0;
wire   [15:0] main_sdram_dfi_p3_wrdata_mask;
reg           main_sdram_en0 = 1'd0;
reg           main_sdram_en1 = 1'd0;
reg           main_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [14:0] main_sdram_ext_dfi_p0_address = 15'd0;
reg     [2:0] main_sdram_ext_dfi_p0_bank = 3'd0;
reg           main_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p0_cke = 1'd0;
reg           main_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p0_odt = 1'd0;
reg           main_sdram_ext_dfi_p0_ras_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p0_rddata = 128'd0;
reg           main_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p0_we_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p0_wrdata = 128'd0;
reg           main_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg    [15:0] main_sdram_ext_dfi_p0_wrdata_mask = 16'd0;
reg           main_sdram_ext_dfi_p1_act_n = 1'd1;
reg    [14:0] main_sdram_ext_dfi_p1_address = 15'd0;
reg     [2:0] main_sdram_ext_dfi_p1_bank = 3'd0;
reg           main_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p1_cke = 1'd0;
reg           main_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p1_odt = 1'd0;
reg           main_sdram_ext_dfi_p1_ras_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p1_rddata = 128'd0;
reg           main_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p1_we_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p1_wrdata = 128'd0;
reg           main_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg    [15:0] main_sdram_ext_dfi_p1_wrdata_mask = 16'd0;
reg           main_sdram_ext_dfi_p2_act_n = 1'd1;
reg    [14:0] main_sdram_ext_dfi_p2_address = 15'd0;
reg     [2:0] main_sdram_ext_dfi_p2_bank = 3'd0;
reg           main_sdram_ext_dfi_p2_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p2_cke = 1'd0;
reg           main_sdram_ext_dfi_p2_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p2_odt = 1'd0;
reg           main_sdram_ext_dfi_p2_ras_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p2_rddata = 128'd0;
reg           main_sdram_ext_dfi_p2_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p2_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p2_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p2_we_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p2_wrdata = 128'd0;
reg           main_sdram_ext_dfi_p2_wrdata_en = 1'd0;
reg    [15:0] main_sdram_ext_dfi_p2_wrdata_mask = 16'd0;
reg           main_sdram_ext_dfi_p3_act_n = 1'd1;
reg    [14:0] main_sdram_ext_dfi_p3_address = 15'd0;
reg     [2:0] main_sdram_ext_dfi_p3_bank = 3'd0;
reg           main_sdram_ext_dfi_p3_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p3_cke = 1'd0;
reg           main_sdram_ext_dfi_p3_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p3_odt = 1'd0;
reg           main_sdram_ext_dfi_p3_ras_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p3_rddata = 128'd0;
reg           main_sdram_ext_dfi_p3_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p3_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p3_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p3_we_n = 1'd1;
reg   [127:0] main_sdram_ext_dfi_p3_wrdata = 128'd0;
reg           main_sdram_ext_dfi_p3_wrdata_en = 1'd0;
reg    [15:0] main_sdram_ext_dfi_p3_wrdata_mask = 16'd0;
reg           main_sdram_ext_dfi_sel = 1'd0;
wire          main_sdram_go_to_refresh;
wire   [21:0] main_sdram_interface_bank0_addr;
wire          main_sdram_interface_bank0_lock;
wire          main_sdram_interface_bank0_rdata_valid;
wire          main_sdram_interface_bank0_ready;
wire          main_sdram_interface_bank0_valid;
wire          main_sdram_interface_bank0_wdata_ready;
wire          main_sdram_interface_bank0_we;
wire   [21:0] main_sdram_interface_bank1_addr;
wire          main_sdram_interface_bank1_lock;
wire          main_sdram_interface_bank1_rdata_valid;
wire          main_sdram_interface_bank1_ready;
wire          main_sdram_interface_bank1_valid;
wire          main_sdram_interface_bank1_wdata_ready;
wire          main_sdram_interface_bank1_we;
wire   [21:0] main_sdram_interface_bank2_addr;
wire          main_sdram_interface_bank2_lock;
wire          main_sdram_interface_bank2_rdata_valid;
wire          main_sdram_interface_bank2_ready;
wire          main_sdram_interface_bank2_valid;
wire          main_sdram_interface_bank2_wdata_ready;
wire          main_sdram_interface_bank2_we;
wire   [21:0] main_sdram_interface_bank3_addr;
wire          main_sdram_interface_bank3_lock;
wire          main_sdram_interface_bank3_rdata_valid;
wire          main_sdram_interface_bank3_ready;
wire          main_sdram_interface_bank3_valid;
wire          main_sdram_interface_bank3_wdata_ready;
wire          main_sdram_interface_bank3_we;
wire   [21:0] main_sdram_interface_bank4_addr;
wire          main_sdram_interface_bank4_lock;
wire          main_sdram_interface_bank4_rdata_valid;
wire          main_sdram_interface_bank4_ready;
wire          main_sdram_interface_bank4_valid;
wire          main_sdram_interface_bank4_wdata_ready;
wire          main_sdram_interface_bank4_we;
wire   [21:0] main_sdram_interface_bank5_addr;
wire          main_sdram_interface_bank5_lock;
wire          main_sdram_interface_bank5_rdata_valid;
wire          main_sdram_interface_bank5_ready;
wire          main_sdram_interface_bank5_valid;
wire          main_sdram_interface_bank5_wdata_ready;
wire          main_sdram_interface_bank5_we;
wire   [21:0] main_sdram_interface_bank6_addr;
wire          main_sdram_interface_bank6_lock;
wire          main_sdram_interface_bank6_rdata_valid;
wire          main_sdram_interface_bank6_ready;
wire          main_sdram_interface_bank6_valid;
wire          main_sdram_interface_bank6_wdata_ready;
wire          main_sdram_interface_bank6_we;
wire   [21:0] main_sdram_interface_bank7_addr;
wire          main_sdram_interface_bank7_lock;
wire          main_sdram_interface_bank7_rdata_valid;
wire          main_sdram_interface_bank7_ready;
wire          main_sdram_interface_bank7_valid;
wire          main_sdram_interface_bank7_wdata_ready;
wire          main_sdram_interface_bank7_we;
wire  [511:0] main_sdram_interface_rdata;
reg   [511:0] main_sdram_interface_wdata = 512'd0;
reg    [63:0] main_sdram_interface_wdata_we = 64'd0;
reg           main_sdram_master_p0_act_n = 1'd1;
reg    [14:0] main_sdram_master_p0_address = 15'd0;
reg     [2:0] main_sdram_master_p0_bank = 3'd0;
reg           main_sdram_master_p0_cas_n = 1'd1;
reg           main_sdram_master_p0_cke = 1'd0;
reg           main_sdram_master_p0_cs_n = 1'd1;
reg           main_sdram_master_p0_odt = 1'd0;
reg           main_sdram_master_p0_ras_n = 1'd1;
wire  [127:0] main_sdram_master_p0_rddata;
reg           main_sdram_master_p0_rddata_en = 1'd0;
wire          main_sdram_master_p0_rddata_valid;
reg           main_sdram_master_p0_reset_n = 1'd0;
reg           main_sdram_master_p0_we_n = 1'd1;
reg   [127:0] main_sdram_master_p0_wrdata = 128'd0;
reg           main_sdram_master_p0_wrdata_en = 1'd0;
reg    [15:0] main_sdram_master_p0_wrdata_mask = 16'd0;
reg           main_sdram_master_p1_act_n = 1'd1;
reg    [14:0] main_sdram_master_p1_address = 15'd0;
reg     [2:0] main_sdram_master_p1_bank = 3'd0;
reg           main_sdram_master_p1_cas_n = 1'd1;
reg           main_sdram_master_p1_cke = 1'd0;
reg           main_sdram_master_p1_cs_n = 1'd1;
reg           main_sdram_master_p1_odt = 1'd0;
reg           main_sdram_master_p1_ras_n = 1'd1;
wire  [127:0] main_sdram_master_p1_rddata;
reg           main_sdram_master_p1_rddata_en = 1'd0;
wire          main_sdram_master_p1_rddata_valid;
reg           main_sdram_master_p1_reset_n = 1'd0;
reg           main_sdram_master_p1_we_n = 1'd1;
reg   [127:0] main_sdram_master_p1_wrdata = 128'd0;
reg           main_sdram_master_p1_wrdata_en = 1'd0;
reg    [15:0] main_sdram_master_p1_wrdata_mask = 16'd0;
reg           main_sdram_master_p2_act_n = 1'd1;
reg    [14:0] main_sdram_master_p2_address = 15'd0;
reg     [2:0] main_sdram_master_p2_bank = 3'd0;
reg           main_sdram_master_p2_cas_n = 1'd1;
reg           main_sdram_master_p2_cke = 1'd0;
reg           main_sdram_master_p2_cs_n = 1'd1;
reg           main_sdram_master_p2_odt = 1'd0;
reg           main_sdram_master_p2_ras_n = 1'd1;
wire  [127:0] main_sdram_master_p2_rddata;
reg           main_sdram_master_p2_rddata_en = 1'd0;
wire          main_sdram_master_p2_rddata_valid;
reg           main_sdram_master_p2_reset_n = 1'd0;
reg           main_sdram_master_p2_we_n = 1'd1;
reg   [127:0] main_sdram_master_p2_wrdata = 128'd0;
reg           main_sdram_master_p2_wrdata_en = 1'd0;
reg    [15:0] main_sdram_master_p2_wrdata_mask = 16'd0;
reg           main_sdram_master_p3_act_n = 1'd1;
reg    [14:0] main_sdram_master_p3_address = 15'd0;
reg     [2:0] main_sdram_master_p3_bank = 3'd0;
reg           main_sdram_master_p3_cas_n = 1'd1;
reg           main_sdram_master_p3_cke = 1'd0;
reg           main_sdram_master_p3_cs_n = 1'd1;
reg           main_sdram_master_p3_odt = 1'd0;
reg           main_sdram_master_p3_ras_n = 1'd1;
wire  [127:0] main_sdram_master_p3_rddata;
reg           main_sdram_master_p3_rddata_en = 1'd0;
wire          main_sdram_master_p3_rddata_valid;
reg           main_sdram_master_p3_reset_n = 1'd0;
reg           main_sdram_master_p3_we_n = 1'd1;
reg   [127:0] main_sdram_master_p3_wrdata = 128'd0;
reg           main_sdram_master_p3_wrdata_en = 1'd0;
reg    [15:0] main_sdram_master_p3_wrdata_mask = 16'd0;
wire          main_sdram_max_time0;
wire          main_sdram_max_time1;
reg    [14:0] main_sdram_nop_a = 15'd0;
reg     [2:0] main_sdram_nop_ba = 3'd0;
wire          main_sdram_odt;
reg           main_sdram_phaseinjector0_address_re = 1'd0;
reg    [14:0] main_sdram_phaseinjector0_address_storage = 15'd0;
reg           main_sdram_phaseinjector0_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector0_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector0_command_issue_r;
reg           main_sdram_phaseinjector0_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector0_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector0_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector0_command_storage = 8'd0;
wire          main_sdram_phaseinjector0_csrfield_cas;
wire          main_sdram_phaseinjector0_csrfield_cs;
wire          main_sdram_phaseinjector0_csrfield_cs_bottom;
wire          main_sdram_phaseinjector0_csrfield_cs_top;
wire          main_sdram_phaseinjector0_csrfield_ras;
wire          main_sdram_phaseinjector0_csrfield_rden;
wire          main_sdram_phaseinjector0_csrfield_we;
wire          main_sdram_phaseinjector0_csrfield_wren;
reg           main_sdram_phaseinjector0_rddata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector0_rddata_status = 128'd0;
wire          main_sdram_phaseinjector0_rddata_we;
reg           main_sdram_phaseinjector0_wrdata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector0_wrdata_storage = 128'd0;
reg           main_sdram_phaseinjector1_address_re = 1'd0;
reg    [14:0] main_sdram_phaseinjector1_address_storage = 15'd0;
reg           main_sdram_phaseinjector1_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector1_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector1_command_issue_r;
reg           main_sdram_phaseinjector1_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector1_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector1_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector1_command_storage = 8'd0;
wire          main_sdram_phaseinjector1_csrfield_cas;
wire          main_sdram_phaseinjector1_csrfield_cs;
wire          main_sdram_phaseinjector1_csrfield_cs_bottom;
wire          main_sdram_phaseinjector1_csrfield_cs_top;
wire          main_sdram_phaseinjector1_csrfield_ras;
wire          main_sdram_phaseinjector1_csrfield_rden;
wire          main_sdram_phaseinjector1_csrfield_we;
wire          main_sdram_phaseinjector1_csrfield_wren;
reg           main_sdram_phaseinjector1_rddata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector1_rddata_status = 128'd0;
wire          main_sdram_phaseinjector1_rddata_we;
reg           main_sdram_phaseinjector1_wrdata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector1_wrdata_storage = 128'd0;
reg           main_sdram_phaseinjector2_address_re = 1'd0;
reg    [14:0] main_sdram_phaseinjector2_address_storage = 15'd0;
reg           main_sdram_phaseinjector2_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector2_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector2_command_issue_r;
reg           main_sdram_phaseinjector2_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector2_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector2_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector2_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector2_command_storage = 8'd0;
wire          main_sdram_phaseinjector2_csrfield_cas;
wire          main_sdram_phaseinjector2_csrfield_cs;
wire          main_sdram_phaseinjector2_csrfield_cs_bottom;
wire          main_sdram_phaseinjector2_csrfield_cs_top;
wire          main_sdram_phaseinjector2_csrfield_ras;
wire          main_sdram_phaseinjector2_csrfield_rden;
wire          main_sdram_phaseinjector2_csrfield_we;
wire          main_sdram_phaseinjector2_csrfield_wren;
reg           main_sdram_phaseinjector2_rddata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector2_rddata_status = 128'd0;
wire          main_sdram_phaseinjector2_rddata_we;
reg           main_sdram_phaseinjector2_wrdata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector2_wrdata_storage = 128'd0;
reg           main_sdram_phaseinjector3_address_re = 1'd0;
reg    [14:0] main_sdram_phaseinjector3_address_storage = 15'd0;
reg           main_sdram_phaseinjector3_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector3_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector3_command_issue_r;
reg           main_sdram_phaseinjector3_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector3_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector3_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector3_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector3_command_storage = 8'd0;
wire          main_sdram_phaseinjector3_csrfield_cas;
wire          main_sdram_phaseinjector3_csrfield_cs;
wire          main_sdram_phaseinjector3_csrfield_cs_bottom;
wire          main_sdram_phaseinjector3_csrfield_cs_top;
wire          main_sdram_phaseinjector3_csrfield_ras;
wire          main_sdram_phaseinjector3_csrfield_rden;
wire          main_sdram_phaseinjector3_csrfield_we;
wire          main_sdram_phaseinjector3_csrfield_wren;
reg           main_sdram_phaseinjector3_rddata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector3_rddata_status = 128'd0;
wire          main_sdram_phaseinjector3_rddata_we;
reg           main_sdram_phaseinjector3_wrdata_re = 1'd0;
reg   [127:0] main_sdram_phaseinjector3_wrdata_storage = 128'd0;
reg           main_sdram_postponer_count = 1'd0;
wire          main_sdram_postponer_req_i;
reg           main_sdram_postponer_req_o = 1'd0;
wire          main_sdram_ras_allowed;
wire    [1:0] main_sdram_rdcmdphase;
reg           main_sdram_re = 1'd0;
wire          main_sdram_read_available;
wire          main_sdram_reset_n;
wire          main_sdram_sel;
reg           main_sdram_sequencer_count = 1'd0;
reg     [4:0] main_sdram_sequencer_counter = 5'd0;
wire          main_sdram_sequencer_done0;
reg           main_sdram_sequencer_done1 = 1'd0;
reg           main_sdram_sequencer_start0 = 1'd0;
wire          main_sdram_sequencer_start1;
wire          main_sdram_slave_p0_act_n;
wire   [14:0] main_sdram_slave_p0_address;
wire    [2:0] main_sdram_slave_p0_bank;
wire          main_sdram_slave_p0_cas_n;
wire          main_sdram_slave_p0_cke;
wire          main_sdram_slave_p0_cs_n;
wire          main_sdram_slave_p0_odt;
wire          main_sdram_slave_p0_ras_n;
reg   [127:0] main_sdram_slave_p0_rddata = 128'd0;
wire          main_sdram_slave_p0_rddata_en;
reg           main_sdram_slave_p0_rddata_valid = 1'd0;
wire          main_sdram_slave_p0_reset_n;
wire          main_sdram_slave_p0_we_n;
wire  [127:0] main_sdram_slave_p0_wrdata;
wire          main_sdram_slave_p0_wrdata_en;
wire   [15:0] main_sdram_slave_p0_wrdata_mask;
wire          main_sdram_slave_p1_act_n;
wire   [14:0] main_sdram_slave_p1_address;
wire    [2:0] main_sdram_slave_p1_bank;
wire          main_sdram_slave_p1_cas_n;
wire          main_sdram_slave_p1_cke;
wire          main_sdram_slave_p1_cs_n;
wire          main_sdram_slave_p1_odt;
wire          main_sdram_slave_p1_ras_n;
reg   [127:0] main_sdram_slave_p1_rddata = 128'd0;
wire          main_sdram_slave_p1_rddata_en;
reg           main_sdram_slave_p1_rddata_valid = 1'd0;
wire          main_sdram_slave_p1_reset_n;
wire          main_sdram_slave_p1_we_n;
wire  [127:0] main_sdram_slave_p1_wrdata;
wire          main_sdram_slave_p1_wrdata_en;
wire   [15:0] main_sdram_slave_p1_wrdata_mask;
wire          main_sdram_slave_p2_act_n;
wire   [14:0] main_sdram_slave_p2_address;
wire    [2:0] main_sdram_slave_p2_bank;
wire          main_sdram_slave_p2_cas_n;
wire          main_sdram_slave_p2_cke;
wire          main_sdram_slave_p2_cs_n;
wire          main_sdram_slave_p2_odt;
wire          main_sdram_slave_p2_ras_n;
reg   [127:0] main_sdram_slave_p2_rddata = 128'd0;
wire          main_sdram_slave_p2_rddata_en;
reg           main_sdram_slave_p2_rddata_valid = 1'd0;
wire          main_sdram_slave_p2_reset_n;
wire          main_sdram_slave_p2_we_n;
wire  [127:0] main_sdram_slave_p2_wrdata;
wire          main_sdram_slave_p2_wrdata_en;
wire   [15:0] main_sdram_slave_p2_wrdata_mask;
wire          main_sdram_slave_p3_act_n;
wire   [14:0] main_sdram_slave_p3_address;
wire    [2:0] main_sdram_slave_p3_bank;
wire          main_sdram_slave_p3_cas_n;
wire          main_sdram_slave_p3_cke;
wire          main_sdram_slave_p3_cs_n;
wire          main_sdram_slave_p3_odt;
wire          main_sdram_slave_p3_ras_n;
reg   [127:0] main_sdram_slave_p3_rddata = 128'd0;
wire          main_sdram_slave_p3_rddata_en;
reg           main_sdram_slave_p3_rddata_valid = 1'd0;
wire          main_sdram_slave_p3_reset_n;
wire          main_sdram_slave_p3_we_n;
wire  [127:0] main_sdram_slave_p3_wrdata;
wire          main_sdram_slave_p3_wrdata_en;
wire   [15:0] main_sdram_slave_p3_wrdata_mask;
reg           main_sdram_steerer0 = 1'd1;
reg           main_sdram_steerer1 = 1'd1;
reg           main_sdram_steerer2 = 1'd1;
reg           main_sdram_steerer3 = 1'd1;
reg           main_sdram_steerer4 = 1'd1;
reg           main_sdram_steerer5 = 1'd1;
reg           main_sdram_steerer6 = 1'd1;
reg           main_sdram_steerer7 = 1'd1;
reg     [1:0] main_sdram_steerer_sel0 = 2'd0;
reg     [1:0] main_sdram_steerer_sel1 = 2'd0;
reg     [1:0] main_sdram_steerer_sel2 = 2'd0;
reg     [1:0] main_sdram_steerer_sel3 = 2'd0;
reg     [3:0] main_sdram_storage = 4'd1;
reg           main_sdram_tccdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           main_sdram_tccdcon_ready = 1'd0;
wire          main_sdram_tccdcon_valid;
wire    [2:0] main_sdram_tfawcon_count;
(* dont_touch = "true" *)
reg           main_sdram_tfawcon_ready = 1'd1;
wire          main_sdram_tfawcon_valid;
reg     [6:0] main_sdram_tfawcon_window = 7'd0;
reg     [4:0] main_sdram_time0 = 5'd0;
reg     [3:0] main_sdram_time1 = 4'd0;
wire    [9:0] main_sdram_timer_count0;
reg     [9:0] main_sdram_timer_count1 = 10'd781;
wire          main_sdram_timer_done0;
wire          main_sdram_timer_done1;
wire          main_sdram_timer_wait;
reg           main_sdram_trrdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           main_sdram_trrdcon_ready = 1'd0;
wire          main_sdram_trrdcon_valid;
reg     [2:0] main_sdram_twtrcon_count = 3'd0;
(* dont_touch = "true" *)
reg           main_sdram_twtrcon_ready = 1'd0;
wire          main_sdram_twtrcon_valid;
wire          main_sdram_wants_refresh;
wire          main_sdram_wants_zqcs;
wire    [1:0] main_sdram_wrcmdphase;
wire          main_sdram_write_available;
reg     [5:0] main_sdram_zqcs_executer_counter = 6'd0;
reg           main_sdram_zqcs_executer_done = 1'd0;
reg           main_sdram_zqcs_executer_start = 1'd0;
wire   [26:0] main_sdram_zqcs_timer_count0;
reg    [26:0] main_sdram_zqcs_timer_count1 = 27'd99999999;
wire          main_sdram_zqcs_timer_done0;
wire          main_sdram_zqcs_timer_done1;
wire          main_sdram_zqcs_timer_wait;
reg           main_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           main_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           main_soc_rst = 1'd0;
wire          main_socbushandler_adapted_interface_ack;
wire   [29:0] main_socbushandler_adapted_interface_adr;
reg     [1:0] main_socbushandler_adapted_interface_bte = 2'd0;
reg     [2:0] main_socbushandler_adapted_interface_cti = 3'd0;
reg           main_socbushandler_adapted_interface_cyc = 1'd0;
wire   [31:0] main_socbushandler_adapted_interface_dat_r;
reg    [31:0] main_socbushandler_adapted_interface_dat_w = 32'd0;
wire          main_socbushandler_adapted_interface_err;
reg     [3:0] main_socbushandler_adapted_interface_sel = 4'd0;
reg           main_socbushandler_adapted_interface_stb = 1'd0;
reg           main_socbushandler_adapted_interface_we = 1'd0;
reg           main_socbushandler_count = 1'd0;
reg    [63:0] main_socbushandler_dat_r = 64'd0;
wire          main_socbushandler_done;
reg           main_socbushandler_skip = 1'd0;
reg     [7:0] main_storage = 8'd0;
reg           main_timer_en_re = 1'd0;
reg           main_timer_en_storage = 1'd0;
reg           main_timer_enable_re = 1'd0;
reg           main_timer_enable_storage = 1'd0;
wire          main_timer_irq;
reg           main_timer_load_re = 1'd0;
reg    [31:0] main_timer_load_storage = 32'd0;
reg           main_timer_pending_r = 1'd0;
reg           main_timer_pending_re = 1'd0;
wire          main_timer_pending_status;
wire          main_timer_pending_we;
reg           main_timer_reload_re = 1'd0;
reg    [31:0] main_timer_reload_storage = 32'd0;
reg           main_timer_status_re = 1'd0;
wire          main_timer_status_status;
wire          main_timer_status_we;
reg           main_timer_update_value_re = 1'd0;
reg           main_timer_update_value_storage = 1'd0;
reg    [31:0] main_timer_value = 32'd0;
reg           main_timer_value_re = 1'd0;
reg    [31:0] main_timer_value_status = 32'd0;
wire          main_timer_value_we;
wire          main_timer_zero0;
wire          main_timer_zero1;
wire          main_timer_zero2;
reg           main_timer_zero_clear = 1'd0;
reg           main_timer_zero_pending = 1'd0;
wire          main_timer_zero_status;
wire          main_timer_zero_trigger;
reg           main_timer_zero_trigger_d = 1'd0;
reg     [3:0] main_tx_count = 4'd0;
reg     [3:0] main_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] main_tx_data = 8'd0;
reg     [7:0] main_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           main_tx_enable = 1'd0;
reg    [31:0] main_tx_phase = 32'd0;
wire          main_tx_sink_first;
wire          main_tx_sink_last;
wire    [7:0] main_tx_sink_payload_data;
reg           main_tx_sink_ready = 1'd0;
wire          main_tx_sink_valid;
reg           main_tx_tick = 1'd0;
reg           main_uart_enable_re = 1'd0;
reg     [1:0] main_uart_enable_storage = 2'd0;
wire          main_uart_irq;
reg     [1:0] main_uart_pending_r = 2'd0;
reg           main_uart_pending_re = 1'd0;
reg     [1:0] main_uart_pending_status = 2'd0;
wire          main_uart_pending_we;
wire          main_uart_rx0;
wire          main_uart_rx1;
wire          main_uart_rx2;
reg           main_uart_rx_clear = 1'd0;
reg     [3:0] main_uart_rx_fifo_consume = 4'd0;
wire          main_uart_rx_fifo_do_read;
wire          main_uart_rx_fifo_fifo_in_first;
wire          main_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_uart_rx_fifo_fifo_in_payload_data;
wire          main_uart_rx_fifo_fifo_out_first;
wire          main_uart_rx_fifo_fifo_out_last;
wire    [7:0] main_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] main_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] main_uart_rx_fifo_level1;
reg     [3:0] main_uart_rx_fifo_produce = 4'd0;
wire    [3:0] main_uart_rx_fifo_rdport_adr;
wire    [9:0] main_uart_rx_fifo_rdport_dat_r;
wire          main_uart_rx_fifo_rdport_re;
wire          main_uart_rx_fifo_re;
reg           main_uart_rx_fifo_readable = 1'd0;
reg           main_uart_rx_fifo_replace = 1'd0;
wire          main_uart_rx_fifo_sink_first;
wire          main_uart_rx_fifo_sink_last;
wire    [7:0] main_uart_rx_fifo_sink_payload_data;
wire          main_uart_rx_fifo_sink_ready;
wire          main_uart_rx_fifo_sink_valid;
wire          main_uart_rx_fifo_source_first;
wire          main_uart_rx_fifo_source_last;
wire    [7:0] main_uart_rx_fifo_source_payload_data;
wire          main_uart_rx_fifo_source_ready;
wire          main_uart_rx_fifo_source_valid;
wire    [9:0] main_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_uart_rx_fifo_syncfifo_dout;
wire          main_uart_rx_fifo_syncfifo_re;
wire          main_uart_rx_fifo_syncfifo_readable;
wire          main_uart_rx_fifo_syncfifo_we;
wire          main_uart_rx_fifo_syncfifo_writable;
reg     [3:0] main_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_uart_rx_fifo_wrport_dat_r;
wire    [9:0] main_uart_rx_fifo_wrport_dat_w;
wire          main_uart_rx_fifo_wrport_we;
reg           main_uart_rx_pending = 1'd0;
wire          main_uart_rx_status;
wire          main_uart_rx_trigger;
reg           main_uart_rx_trigger_d = 1'd0;
reg           main_uart_rxempty_re = 1'd0;
wire          main_uart_rxempty_status;
wire          main_uart_rxempty_we;
reg           main_uart_rxfull_re = 1'd0;
wire          main_uart_rxfull_status;
wire          main_uart_rxfull_we;
wire    [7:0] main_uart_rxtx_r;
reg           main_uart_rxtx_re = 1'd0;
wire    [7:0] main_uart_rxtx_w;
reg           main_uart_rxtx_we = 1'd0;
reg           main_uart_status_re = 1'd0;
reg     [1:0] main_uart_status_status = 2'd0;
wire          main_uart_status_we;
wire          main_uart_tx0;
wire          main_uart_tx1;
wire          main_uart_tx2;
reg           main_uart_tx_clear = 1'd0;
reg     [3:0] main_uart_tx_fifo_consume = 4'd0;
wire          main_uart_tx_fifo_do_read;
wire          main_uart_tx_fifo_fifo_in_first;
wire          main_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_uart_tx_fifo_fifo_in_payload_data;
wire          main_uart_tx_fifo_fifo_out_first;
wire          main_uart_tx_fifo_fifo_out_last;
wire    [7:0] main_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] main_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] main_uart_tx_fifo_level1;
reg     [3:0] main_uart_tx_fifo_produce = 4'd0;
wire    [3:0] main_uart_tx_fifo_rdport_adr;
wire    [9:0] main_uart_tx_fifo_rdport_dat_r;
wire          main_uart_tx_fifo_rdport_re;
wire          main_uart_tx_fifo_re;
reg           main_uart_tx_fifo_readable = 1'd0;
reg           main_uart_tx_fifo_replace = 1'd0;
reg           main_uart_tx_fifo_sink_first = 1'd0;
reg           main_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_uart_tx_fifo_sink_payload_data;
wire          main_uart_tx_fifo_sink_ready;
wire          main_uart_tx_fifo_sink_valid;
wire          main_uart_tx_fifo_source_first;
wire          main_uart_tx_fifo_source_last;
wire    [7:0] main_uart_tx_fifo_source_payload_data;
wire          main_uart_tx_fifo_source_ready;
wire          main_uart_tx_fifo_source_valid;
wire    [9:0] main_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_uart_tx_fifo_syncfifo_dout;
wire          main_uart_tx_fifo_syncfifo_re;
wire          main_uart_tx_fifo_syncfifo_readable;
wire          main_uart_tx_fifo_syncfifo_we;
wire          main_uart_tx_fifo_syncfifo_writable;
reg     [3:0] main_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_uart_tx_fifo_wrport_dat_r;
wire    [9:0] main_uart_tx_fifo_wrport_dat_w;
wire          main_uart_tx_fifo_wrport_we;
reg           main_uart_tx_pending = 1'd0;
wire          main_uart_tx_status;
wire          main_uart_tx_trigger;
reg           main_uart_tx_trigger_d = 1'd0;
reg           main_uart_txempty_re = 1'd0;
wire          main_uart_txempty_status;
wire          main_uart_txempty_we;
reg           main_uart_txfull_re = 1'd0;
wire          main_uart_txfull_status;
wire          main_uart_txfull_we;
wire          main_uart_uart_sink_first;
wire          main_uart_uart_sink_last;
wire    [7:0] main_uart_uart_sink_payload_data;
wire          main_uart_uart_sink_ready;
wire          main_uart_uart_sink_valid;
wire          main_uart_uart_source_first;
wire          main_uart_uart_source_last;
wire    [7:0] main_uart_uart_source_payload_data;
wire          main_uart_uart_source_ready;
wire          main_uart_uart_source_valid;
wire          main_usddrphy0;
wire          main_usddrphy1;
wire          main_usddrphy2;
wire          main_usddrphy3;
wire          main_usddrphy4;
wire          main_usddrphy5;
wire          main_usddrphy6;
reg     [7:0] main_usddrphy_bitslip00 = 8'd0;
reg     [7:0] main_usddrphy_bitslip01 = 8'd0;
reg     [7:0] main_usddrphy_bitslip02 = 8'd0;
wire    [7:0] main_usddrphy_bitslip03;
reg     [7:0] main_usddrphy_bitslip04 = 8'd0;
reg    [15:0] main_usddrphy_bitslip0_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip0_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip0_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip0_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip0_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip0_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip0_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip0_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip10 = 8'd0;
reg     [7:0] main_usddrphy_bitslip100 = 8'd0;
wire    [7:0] main_usddrphy_bitslip101;
reg     [7:0] main_usddrphy_bitslip102 = 8'd0;
reg    [15:0] main_usddrphy_bitslip10_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip10_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip10_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip10_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip11 = 8'd0;
reg     [7:0] main_usddrphy_bitslip110 = 8'd0;
wire    [7:0] main_usddrphy_bitslip111;
reg     [7:0] main_usddrphy_bitslip112 = 8'd0;
reg    [15:0] main_usddrphy_bitslip11_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip11_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip11_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip11_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip12 = 8'd0;
reg     [7:0] main_usddrphy_bitslip120 = 8'd0;
wire    [7:0] main_usddrphy_bitslip121;
reg     [7:0] main_usddrphy_bitslip122 = 8'd0;
reg    [15:0] main_usddrphy_bitslip12_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip12_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip12_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip12_value1 = 3'd7;
wire    [7:0] main_usddrphy_bitslip13;
reg     [7:0] main_usddrphy_bitslip130 = 8'd0;
wire    [7:0] main_usddrphy_bitslip131;
reg     [7:0] main_usddrphy_bitslip132 = 8'd0;
reg    [15:0] main_usddrphy_bitslip13_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip13_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip13_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip13_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip14 = 8'd0;
reg     [7:0] main_usddrphy_bitslip140 = 8'd0;
wire    [7:0] main_usddrphy_bitslip141;
reg     [7:0] main_usddrphy_bitslip142 = 8'd0;
reg    [15:0] main_usddrphy_bitslip14_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip14_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip14_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip14_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip150 = 8'd0;
wire    [7:0] main_usddrphy_bitslip151;
reg     [7:0] main_usddrphy_bitslip152 = 8'd0;
reg    [15:0] main_usddrphy_bitslip15_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip15_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip15_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip15_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip160 = 8'd0;
wire    [7:0] main_usddrphy_bitslip161;
reg     [7:0] main_usddrphy_bitslip162 = 8'd0;
reg    [15:0] main_usddrphy_bitslip16_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip16_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip16_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip16_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip170 = 8'd0;
wire    [7:0] main_usddrphy_bitslip171;
reg     [7:0] main_usddrphy_bitslip172 = 8'd0;
reg    [15:0] main_usddrphy_bitslip17_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip17_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip17_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip17_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip180 = 8'd0;
wire    [7:0] main_usddrphy_bitslip181;
reg     [7:0] main_usddrphy_bitslip182 = 8'd0;
reg    [15:0] main_usddrphy_bitslip18_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip18_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip18_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip18_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip190 = 8'd0;
wire    [7:0] main_usddrphy_bitslip191;
reg     [7:0] main_usddrphy_bitslip192 = 8'd0;
reg    [15:0] main_usddrphy_bitslip19_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip19_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip19_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip19_value1 = 3'd7;
reg    [15:0] main_usddrphy_bitslip1_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip1_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip1_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip1_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip1_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip1_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip1_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip1_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip20 = 8'd0;
reg     [7:0] main_usddrphy_bitslip200 = 8'd0;
wire    [7:0] main_usddrphy_bitslip201;
reg     [7:0] main_usddrphy_bitslip202 = 8'd0;
reg    [15:0] main_usddrphy_bitslip20_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip20_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip20_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip20_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip21 = 8'd0;
reg     [7:0] main_usddrphy_bitslip210 = 8'd0;
wire    [7:0] main_usddrphy_bitslip211;
reg     [7:0] main_usddrphy_bitslip212 = 8'd0;
reg    [15:0] main_usddrphy_bitslip21_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip21_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip21_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip21_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip22 = 8'd0;
reg     [7:0] main_usddrphy_bitslip220 = 8'd0;
wire    [7:0] main_usddrphy_bitslip221;
reg     [7:0] main_usddrphy_bitslip222 = 8'd0;
reg    [15:0] main_usddrphy_bitslip22_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip22_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip22_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip22_value1 = 3'd7;
wire    [7:0] main_usddrphy_bitslip23;
reg     [7:0] main_usddrphy_bitslip230 = 8'd0;
wire    [7:0] main_usddrphy_bitslip231;
reg     [7:0] main_usddrphy_bitslip232 = 8'd0;
reg    [15:0] main_usddrphy_bitslip23_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip23_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip23_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip23_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip24 = 8'd0;
reg     [7:0] main_usddrphy_bitslip240 = 8'd0;
wire    [7:0] main_usddrphy_bitslip241;
reg     [7:0] main_usddrphy_bitslip242 = 8'd0;
reg    [15:0] main_usddrphy_bitslip24_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip24_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip24_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip24_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip250 = 8'd0;
wire    [7:0] main_usddrphy_bitslip251;
reg     [7:0] main_usddrphy_bitslip252 = 8'd0;
reg    [15:0] main_usddrphy_bitslip25_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip25_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip25_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip25_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip260 = 8'd0;
wire    [7:0] main_usddrphy_bitslip261;
reg     [7:0] main_usddrphy_bitslip262 = 8'd0;
reg    [15:0] main_usddrphy_bitslip26_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip26_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip26_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip26_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip270 = 8'd0;
wire    [7:0] main_usddrphy_bitslip271;
reg     [7:0] main_usddrphy_bitslip272 = 8'd0;
reg    [15:0] main_usddrphy_bitslip27_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip27_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip27_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip27_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip280 = 8'd0;
wire    [7:0] main_usddrphy_bitslip281;
reg     [7:0] main_usddrphy_bitslip282 = 8'd0;
reg    [15:0] main_usddrphy_bitslip28_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip28_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip28_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip28_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip290 = 8'd0;
wire    [7:0] main_usddrphy_bitslip291;
reg     [7:0] main_usddrphy_bitslip292 = 8'd0;
reg    [15:0] main_usddrphy_bitslip29_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip29_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip29_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip29_value1 = 3'd7;
reg    [15:0] main_usddrphy_bitslip2_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip2_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip2_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip2_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip2_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip2_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip2_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip2_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip30 = 8'd0;
reg     [7:0] main_usddrphy_bitslip300 = 8'd0;
wire    [7:0] main_usddrphy_bitslip301;
reg     [7:0] main_usddrphy_bitslip302 = 8'd0;
reg    [15:0] main_usddrphy_bitslip30_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip30_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip30_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip30_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip31 = 8'd0;
reg     [7:0] main_usddrphy_bitslip310 = 8'd0;
wire    [7:0] main_usddrphy_bitslip311;
reg     [7:0] main_usddrphy_bitslip312 = 8'd0;
reg    [15:0] main_usddrphy_bitslip31_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip31_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip31_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip31_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip32 = 8'd0;
reg     [7:0] main_usddrphy_bitslip320 = 8'd0;
wire    [7:0] main_usddrphy_bitslip321;
reg     [7:0] main_usddrphy_bitslip322 = 8'd0;
reg    [15:0] main_usddrphy_bitslip32_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip32_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip32_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip32_value1 = 3'd7;
wire    [7:0] main_usddrphy_bitslip33;
reg     [7:0] main_usddrphy_bitslip330 = 8'd0;
wire    [7:0] main_usddrphy_bitslip331;
reg     [7:0] main_usddrphy_bitslip332 = 8'd0;
reg    [15:0] main_usddrphy_bitslip33_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip33_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip33_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip33_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip34 = 8'd0;
reg     [7:0] main_usddrphy_bitslip340 = 8'd0;
wire    [7:0] main_usddrphy_bitslip341;
reg     [7:0] main_usddrphy_bitslip342 = 8'd0;
reg    [15:0] main_usddrphy_bitslip34_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip34_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip34_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip34_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip350 = 8'd0;
wire    [7:0] main_usddrphy_bitslip351;
reg     [7:0] main_usddrphy_bitslip352 = 8'd0;
reg    [15:0] main_usddrphy_bitslip35_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip35_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip35_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip35_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip360 = 8'd0;
wire    [7:0] main_usddrphy_bitslip361;
reg     [7:0] main_usddrphy_bitslip362 = 8'd0;
reg    [15:0] main_usddrphy_bitslip36_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip36_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip36_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip36_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip370 = 8'd0;
wire    [7:0] main_usddrphy_bitslip371;
reg     [7:0] main_usddrphy_bitslip372 = 8'd0;
reg    [15:0] main_usddrphy_bitslip37_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip37_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip37_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip37_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip380 = 8'd0;
wire    [7:0] main_usddrphy_bitslip381;
reg     [7:0] main_usddrphy_bitslip382 = 8'd0;
reg    [15:0] main_usddrphy_bitslip38_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip38_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip38_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip38_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip390 = 8'd0;
wire    [7:0] main_usddrphy_bitslip391;
reg     [7:0] main_usddrphy_bitslip392 = 8'd0;
reg    [15:0] main_usddrphy_bitslip39_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip39_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip39_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip39_value1 = 3'd7;
reg    [15:0] main_usddrphy_bitslip3_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip3_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip3_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip3_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip3_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip3_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip3_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip3_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip40 = 8'd0;
reg     [7:0] main_usddrphy_bitslip400 = 8'd0;
wire    [7:0] main_usddrphy_bitslip401;
reg     [7:0] main_usddrphy_bitslip402 = 8'd0;
reg    [15:0] main_usddrphy_bitslip40_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip40_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip40_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip40_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip41 = 8'd0;
reg     [7:0] main_usddrphy_bitslip410 = 8'd0;
wire    [7:0] main_usddrphy_bitslip411;
reg     [7:0] main_usddrphy_bitslip412 = 8'd0;
reg    [15:0] main_usddrphy_bitslip41_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip41_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip41_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip41_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip42 = 8'd0;
reg     [7:0] main_usddrphy_bitslip420 = 8'd0;
wire    [7:0] main_usddrphy_bitslip421;
reg     [7:0] main_usddrphy_bitslip422 = 8'd0;
reg    [15:0] main_usddrphy_bitslip42_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip42_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip42_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip42_value1 = 3'd7;
wire    [7:0] main_usddrphy_bitslip43;
reg     [7:0] main_usddrphy_bitslip430 = 8'd0;
wire    [7:0] main_usddrphy_bitslip431;
reg     [7:0] main_usddrphy_bitslip432 = 8'd0;
reg    [15:0] main_usddrphy_bitslip43_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip43_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip43_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip43_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip44 = 8'd0;
reg     [7:0] main_usddrphy_bitslip440 = 8'd0;
wire    [7:0] main_usddrphy_bitslip441;
reg     [7:0] main_usddrphy_bitslip442 = 8'd0;
reg    [15:0] main_usddrphy_bitslip44_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip44_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip44_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip44_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip450 = 8'd0;
wire    [7:0] main_usddrphy_bitslip451;
reg     [7:0] main_usddrphy_bitslip452 = 8'd0;
reg    [15:0] main_usddrphy_bitslip45_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip45_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip45_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip45_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip460 = 8'd0;
wire    [7:0] main_usddrphy_bitslip461;
reg     [7:0] main_usddrphy_bitslip462 = 8'd0;
reg    [15:0] main_usddrphy_bitslip46_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip46_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip46_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip46_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip470 = 8'd0;
wire    [7:0] main_usddrphy_bitslip471;
reg     [7:0] main_usddrphy_bitslip472 = 8'd0;
reg    [15:0] main_usddrphy_bitslip47_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip47_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip47_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip47_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip480 = 8'd0;
wire    [7:0] main_usddrphy_bitslip481;
reg     [7:0] main_usddrphy_bitslip482 = 8'd0;
reg    [15:0] main_usddrphy_bitslip48_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip48_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip48_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip48_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip490 = 8'd0;
wire    [7:0] main_usddrphy_bitslip491;
reg     [7:0] main_usddrphy_bitslip492 = 8'd0;
reg    [15:0] main_usddrphy_bitslip49_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip49_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip49_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip49_value1 = 3'd7;
reg    [15:0] main_usddrphy_bitslip4_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip4_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip4_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip4_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip4_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip4_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip4_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip4_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip50 = 8'd0;
reg     [7:0] main_usddrphy_bitslip500 = 8'd0;
wire    [7:0] main_usddrphy_bitslip501;
reg     [7:0] main_usddrphy_bitslip502 = 8'd0;
reg    [15:0] main_usddrphy_bitslip50_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip50_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip50_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip50_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip51 = 8'd0;
reg     [7:0] main_usddrphy_bitslip510 = 8'd0;
wire    [7:0] main_usddrphy_bitslip511;
reg     [7:0] main_usddrphy_bitslip512 = 8'd0;
reg    [15:0] main_usddrphy_bitslip51_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip51_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip51_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip51_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip52 = 8'd0;
reg     [7:0] main_usddrphy_bitslip520 = 8'd0;
wire    [7:0] main_usddrphy_bitslip521;
reg     [7:0] main_usddrphy_bitslip522 = 8'd0;
reg    [15:0] main_usddrphy_bitslip52_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip52_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip52_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip52_value1 = 3'd7;
wire    [7:0] main_usddrphy_bitslip53;
reg     [7:0] main_usddrphy_bitslip530 = 8'd0;
wire    [7:0] main_usddrphy_bitslip531;
reg     [7:0] main_usddrphy_bitslip532 = 8'd0;
reg    [15:0] main_usddrphy_bitslip53_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip53_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip53_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip53_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip54 = 8'd0;
reg     [7:0] main_usddrphy_bitslip540 = 8'd0;
wire    [7:0] main_usddrphy_bitslip541;
reg     [7:0] main_usddrphy_bitslip542 = 8'd0;
reg    [15:0] main_usddrphy_bitslip54_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip54_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip54_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip54_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip550 = 8'd0;
wire    [7:0] main_usddrphy_bitslip551;
reg     [7:0] main_usddrphy_bitslip552 = 8'd0;
reg    [15:0] main_usddrphy_bitslip55_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip55_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip55_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip55_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip560 = 8'd0;
wire    [7:0] main_usddrphy_bitslip561;
reg     [7:0] main_usddrphy_bitslip562 = 8'd0;
reg    [15:0] main_usddrphy_bitslip56_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip56_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip56_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip56_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip570 = 8'd0;
wire    [7:0] main_usddrphy_bitslip571;
reg     [7:0] main_usddrphy_bitslip572 = 8'd0;
reg    [15:0] main_usddrphy_bitslip57_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip57_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip57_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip57_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip580 = 8'd0;
wire    [7:0] main_usddrphy_bitslip581;
reg     [7:0] main_usddrphy_bitslip582 = 8'd0;
reg    [15:0] main_usddrphy_bitslip58_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip58_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip58_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip58_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip590 = 8'd0;
wire    [7:0] main_usddrphy_bitslip591;
reg     [7:0] main_usddrphy_bitslip592 = 8'd0;
reg    [15:0] main_usddrphy_bitslip59_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip59_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip59_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip59_value1 = 3'd7;
reg    [15:0] main_usddrphy_bitslip5_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip5_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip5_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip5_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip5_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip5_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip5_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip5_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip60 = 8'd0;
reg     [7:0] main_usddrphy_bitslip600 = 8'd0;
wire    [7:0] main_usddrphy_bitslip601;
reg     [7:0] main_usddrphy_bitslip602 = 8'd0;
reg    [15:0] main_usddrphy_bitslip60_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip60_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip60_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip60_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip61 = 8'd0;
reg     [7:0] main_usddrphy_bitslip610 = 8'd0;
wire    [7:0] main_usddrphy_bitslip611;
reg     [7:0] main_usddrphy_bitslip612 = 8'd0;
reg    [15:0] main_usddrphy_bitslip61_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip61_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip61_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip61_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip62 = 8'd0;
reg     [7:0] main_usddrphy_bitslip620 = 8'd0;
wire    [7:0] main_usddrphy_bitslip621;
reg     [7:0] main_usddrphy_bitslip622 = 8'd0;
reg    [15:0] main_usddrphy_bitslip62_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip62_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip62_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip62_value1 = 3'd7;
wire    [7:0] main_usddrphy_bitslip63;
reg     [7:0] main_usddrphy_bitslip630 = 8'd0;
wire    [7:0] main_usddrphy_bitslip631;
reg     [7:0] main_usddrphy_bitslip632 = 8'd0;
reg    [15:0] main_usddrphy_bitslip63_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip63_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip63_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip63_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip64 = 8'd0;
reg    [15:0] main_usddrphy_bitslip6_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip6_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip6_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip6_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip6_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip6_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip6_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip6_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip70 = 8'd0;
reg     [7:0] main_usddrphy_bitslip71 = 8'd0;
reg     [7:0] main_usddrphy_bitslip72 = 8'd0;
wire    [7:0] main_usddrphy_bitslip73;
reg     [7:0] main_usddrphy_bitslip74 = 8'd0;
reg    [15:0] main_usddrphy_bitslip7_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip7_r1 = 16'd0;
reg    [15:0] main_usddrphy_bitslip7_r2 = 16'd0;
reg    [15:0] main_usddrphy_bitslip7_r3 = 16'd0;
reg     [2:0] main_usddrphy_bitslip7_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip7_value1 = 3'd7;
reg     [2:0] main_usddrphy_bitslip7_value2 = 3'd7;
reg     [2:0] main_usddrphy_bitslip7_value3 = 3'd7;
reg     [7:0] main_usddrphy_bitslip80 = 8'd0;
wire    [7:0] main_usddrphy_bitslip81;
reg     [7:0] main_usddrphy_bitslip82 = 8'd0;
reg    [15:0] main_usddrphy_bitslip8_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip8_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip8_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip8_value1 = 3'd7;
reg     [7:0] main_usddrphy_bitslip90 = 8'd0;
wire    [7:0] main_usddrphy_bitslip91;
reg     [7:0] main_usddrphy_bitslip92 = 8'd0;
reg    [15:0] main_usddrphy_bitslip9_r0 = 16'd0;
reg    [15:0] main_usddrphy_bitslip9_r1 = 16'd0;
reg     [2:0] main_usddrphy_bitslip9_value0 = 3'd7;
reg     [2:0] main_usddrphy_bitslip9_value1 = 3'd7;
wire          main_usddrphy_cdly_inc_r;
reg           main_usddrphy_cdly_inc_re = 1'd0;
reg           main_usddrphy_cdly_inc_w = 1'd0;
reg           main_usddrphy_cdly_inc_we = 1'd0;
wire          main_usddrphy_cdly_rst_r;
reg           main_usddrphy_cdly_rst_re = 1'd0;
reg           main_usddrphy_cdly_rst_w = 1'd0;
reg           main_usddrphy_cdly_rst_we = 1'd0;
reg           main_usddrphy_cdly_value_re = 1'd0;
wire    [8:0] main_usddrphy_cdly_value_status;
wire          main_usddrphy_cdly_value_we;
wire          main_usddrphy_clk_o_delayed;
wire          main_usddrphy_clk_o_nodelay;
reg           main_usddrphy_dly_sel_re = 1'd0;
reg     [7:0] main_usddrphy_dly_sel_storage = 8'd0;
wire          main_usddrphy_dm_o_nodelay0;
wire          main_usddrphy_dm_o_nodelay1;
wire          main_usddrphy_dm_o_nodelay2;
wire          main_usddrphy_dm_o_nodelay3;
wire          main_usddrphy_dm_o_nodelay4;
wire          main_usddrphy_dm_o_nodelay5;
wire          main_usddrphy_dm_o_nodelay6;
wire          main_usddrphy_dm_o_nodelay7;
wire          main_usddrphy_dq_i_delayed0;
wire          main_usddrphy_dq_i_delayed1;
wire          main_usddrphy_dq_i_delayed10;
wire          main_usddrphy_dq_i_delayed11;
wire          main_usddrphy_dq_i_delayed12;
wire          main_usddrphy_dq_i_delayed13;
wire          main_usddrphy_dq_i_delayed14;
wire          main_usddrphy_dq_i_delayed15;
wire          main_usddrphy_dq_i_delayed16;
wire          main_usddrphy_dq_i_delayed17;
wire          main_usddrphy_dq_i_delayed18;
wire          main_usddrphy_dq_i_delayed19;
wire          main_usddrphy_dq_i_delayed2;
wire          main_usddrphy_dq_i_delayed20;
wire          main_usddrphy_dq_i_delayed21;
wire          main_usddrphy_dq_i_delayed22;
wire          main_usddrphy_dq_i_delayed23;
wire          main_usddrphy_dq_i_delayed24;
wire          main_usddrphy_dq_i_delayed25;
wire          main_usddrphy_dq_i_delayed26;
wire          main_usddrphy_dq_i_delayed27;
wire          main_usddrphy_dq_i_delayed28;
wire          main_usddrphy_dq_i_delayed29;
wire          main_usddrphy_dq_i_delayed3;
wire          main_usddrphy_dq_i_delayed30;
wire          main_usddrphy_dq_i_delayed31;
wire          main_usddrphy_dq_i_delayed32;
wire          main_usddrphy_dq_i_delayed33;
wire          main_usddrphy_dq_i_delayed34;
wire          main_usddrphy_dq_i_delayed35;
wire          main_usddrphy_dq_i_delayed36;
wire          main_usddrphy_dq_i_delayed37;
wire          main_usddrphy_dq_i_delayed38;
wire          main_usddrphy_dq_i_delayed39;
wire          main_usddrphy_dq_i_delayed4;
wire          main_usddrphy_dq_i_delayed40;
wire          main_usddrphy_dq_i_delayed41;
wire          main_usddrphy_dq_i_delayed42;
wire          main_usddrphy_dq_i_delayed43;
wire          main_usddrphy_dq_i_delayed44;
wire          main_usddrphy_dq_i_delayed45;
wire          main_usddrphy_dq_i_delayed46;
wire          main_usddrphy_dq_i_delayed47;
wire          main_usddrphy_dq_i_delayed48;
wire          main_usddrphy_dq_i_delayed49;
wire          main_usddrphy_dq_i_delayed5;
wire          main_usddrphy_dq_i_delayed50;
wire          main_usddrphy_dq_i_delayed51;
wire          main_usddrphy_dq_i_delayed52;
wire          main_usddrphy_dq_i_delayed53;
wire          main_usddrphy_dq_i_delayed54;
wire          main_usddrphy_dq_i_delayed55;
wire          main_usddrphy_dq_i_delayed56;
wire          main_usddrphy_dq_i_delayed57;
wire          main_usddrphy_dq_i_delayed58;
wire          main_usddrphy_dq_i_delayed59;
wire          main_usddrphy_dq_i_delayed6;
wire          main_usddrphy_dq_i_delayed60;
wire          main_usddrphy_dq_i_delayed61;
wire          main_usddrphy_dq_i_delayed62;
wire          main_usddrphy_dq_i_delayed63;
wire          main_usddrphy_dq_i_delayed7;
wire          main_usddrphy_dq_i_delayed8;
wire          main_usddrphy_dq_i_delayed9;
wire          main_usddrphy_dq_i_nodelay0;
wire          main_usddrphy_dq_i_nodelay1;
wire          main_usddrphy_dq_i_nodelay10;
wire          main_usddrphy_dq_i_nodelay11;
wire          main_usddrphy_dq_i_nodelay12;
wire          main_usddrphy_dq_i_nodelay13;
wire          main_usddrphy_dq_i_nodelay14;
wire          main_usddrphy_dq_i_nodelay15;
wire          main_usddrphy_dq_i_nodelay16;
wire          main_usddrphy_dq_i_nodelay17;
wire          main_usddrphy_dq_i_nodelay18;
wire          main_usddrphy_dq_i_nodelay19;
wire          main_usddrphy_dq_i_nodelay2;
wire          main_usddrphy_dq_i_nodelay20;
wire          main_usddrphy_dq_i_nodelay21;
wire          main_usddrphy_dq_i_nodelay22;
wire          main_usddrphy_dq_i_nodelay23;
wire          main_usddrphy_dq_i_nodelay24;
wire          main_usddrphy_dq_i_nodelay25;
wire          main_usddrphy_dq_i_nodelay26;
wire          main_usddrphy_dq_i_nodelay27;
wire          main_usddrphy_dq_i_nodelay28;
wire          main_usddrphy_dq_i_nodelay29;
wire          main_usddrphy_dq_i_nodelay3;
wire          main_usddrphy_dq_i_nodelay30;
wire          main_usddrphy_dq_i_nodelay31;
wire          main_usddrphy_dq_i_nodelay32;
wire          main_usddrphy_dq_i_nodelay33;
wire          main_usddrphy_dq_i_nodelay34;
wire          main_usddrphy_dq_i_nodelay35;
wire          main_usddrphy_dq_i_nodelay36;
wire          main_usddrphy_dq_i_nodelay37;
wire          main_usddrphy_dq_i_nodelay38;
wire          main_usddrphy_dq_i_nodelay39;
wire          main_usddrphy_dq_i_nodelay4;
wire          main_usddrphy_dq_i_nodelay40;
wire          main_usddrphy_dq_i_nodelay41;
wire          main_usddrphy_dq_i_nodelay42;
wire          main_usddrphy_dq_i_nodelay43;
wire          main_usddrphy_dq_i_nodelay44;
wire          main_usddrphy_dq_i_nodelay45;
wire          main_usddrphy_dq_i_nodelay46;
wire          main_usddrphy_dq_i_nodelay47;
wire          main_usddrphy_dq_i_nodelay48;
wire          main_usddrphy_dq_i_nodelay49;
wire          main_usddrphy_dq_i_nodelay5;
wire          main_usddrphy_dq_i_nodelay50;
wire          main_usddrphy_dq_i_nodelay51;
wire          main_usddrphy_dq_i_nodelay52;
wire          main_usddrphy_dq_i_nodelay53;
wire          main_usddrphy_dq_i_nodelay54;
wire          main_usddrphy_dq_i_nodelay55;
wire          main_usddrphy_dq_i_nodelay56;
wire          main_usddrphy_dq_i_nodelay57;
wire          main_usddrphy_dq_i_nodelay58;
wire          main_usddrphy_dq_i_nodelay59;
wire          main_usddrphy_dq_i_nodelay6;
wire          main_usddrphy_dq_i_nodelay60;
wire          main_usddrphy_dq_i_nodelay61;
wire          main_usddrphy_dq_i_nodelay62;
wire          main_usddrphy_dq_i_nodelay63;
wire          main_usddrphy_dq_i_nodelay7;
wire          main_usddrphy_dq_i_nodelay8;
wire          main_usddrphy_dq_i_nodelay9;
wire          main_usddrphy_dq_o_delayed0;
wire          main_usddrphy_dq_o_delayed1;
wire          main_usddrphy_dq_o_delayed10;
wire          main_usddrphy_dq_o_delayed11;
wire          main_usddrphy_dq_o_delayed12;
wire          main_usddrphy_dq_o_delayed13;
wire          main_usddrphy_dq_o_delayed14;
wire          main_usddrphy_dq_o_delayed15;
wire          main_usddrphy_dq_o_delayed16;
wire          main_usddrphy_dq_o_delayed17;
wire          main_usddrphy_dq_o_delayed18;
wire          main_usddrphy_dq_o_delayed19;
wire          main_usddrphy_dq_o_delayed2;
wire          main_usddrphy_dq_o_delayed20;
wire          main_usddrphy_dq_o_delayed21;
wire          main_usddrphy_dq_o_delayed22;
wire          main_usddrphy_dq_o_delayed23;
wire          main_usddrphy_dq_o_delayed24;
wire          main_usddrphy_dq_o_delayed25;
wire          main_usddrphy_dq_o_delayed26;
wire          main_usddrphy_dq_o_delayed27;
wire          main_usddrphy_dq_o_delayed28;
wire          main_usddrphy_dq_o_delayed29;
wire          main_usddrphy_dq_o_delayed3;
wire          main_usddrphy_dq_o_delayed30;
wire          main_usddrphy_dq_o_delayed31;
wire          main_usddrphy_dq_o_delayed32;
wire          main_usddrphy_dq_o_delayed33;
wire          main_usddrphy_dq_o_delayed34;
wire          main_usddrphy_dq_o_delayed35;
wire          main_usddrphy_dq_o_delayed36;
wire          main_usddrphy_dq_o_delayed37;
wire          main_usddrphy_dq_o_delayed38;
wire          main_usddrphy_dq_o_delayed39;
wire          main_usddrphy_dq_o_delayed4;
wire          main_usddrphy_dq_o_delayed40;
wire          main_usddrphy_dq_o_delayed41;
wire          main_usddrphy_dq_o_delayed42;
wire          main_usddrphy_dq_o_delayed43;
wire          main_usddrphy_dq_o_delayed44;
wire          main_usddrphy_dq_o_delayed45;
wire          main_usddrphy_dq_o_delayed46;
wire          main_usddrphy_dq_o_delayed47;
wire          main_usddrphy_dq_o_delayed48;
wire          main_usddrphy_dq_o_delayed49;
wire          main_usddrphy_dq_o_delayed5;
wire          main_usddrphy_dq_o_delayed50;
wire          main_usddrphy_dq_o_delayed51;
wire          main_usddrphy_dq_o_delayed52;
wire          main_usddrphy_dq_o_delayed53;
wire          main_usddrphy_dq_o_delayed54;
wire          main_usddrphy_dq_o_delayed55;
wire          main_usddrphy_dq_o_delayed56;
wire          main_usddrphy_dq_o_delayed57;
wire          main_usddrphy_dq_o_delayed58;
wire          main_usddrphy_dq_o_delayed59;
wire          main_usddrphy_dq_o_delayed6;
wire          main_usddrphy_dq_o_delayed60;
wire          main_usddrphy_dq_o_delayed61;
wire          main_usddrphy_dq_o_delayed62;
wire          main_usddrphy_dq_o_delayed63;
wire          main_usddrphy_dq_o_delayed7;
wire          main_usddrphy_dq_o_delayed8;
wire          main_usddrphy_dq_o_delayed9;
wire          main_usddrphy_dq_o_nodelay0;
wire          main_usddrphy_dq_o_nodelay1;
wire          main_usddrphy_dq_o_nodelay10;
wire          main_usddrphy_dq_o_nodelay11;
wire          main_usddrphy_dq_o_nodelay12;
wire          main_usddrphy_dq_o_nodelay13;
wire          main_usddrphy_dq_o_nodelay14;
wire          main_usddrphy_dq_o_nodelay15;
wire          main_usddrphy_dq_o_nodelay16;
wire          main_usddrphy_dq_o_nodelay17;
wire          main_usddrphy_dq_o_nodelay18;
wire          main_usddrphy_dq_o_nodelay19;
wire          main_usddrphy_dq_o_nodelay2;
wire          main_usddrphy_dq_o_nodelay20;
wire          main_usddrphy_dq_o_nodelay21;
wire          main_usddrphy_dq_o_nodelay22;
wire          main_usddrphy_dq_o_nodelay23;
wire          main_usddrphy_dq_o_nodelay24;
wire          main_usddrphy_dq_o_nodelay25;
wire          main_usddrphy_dq_o_nodelay26;
wire          main_usddrphy_dq_o_nodelay27;
wire          main_usddrphy_dq_o_nodelay28;
wire          main_usddrphy_dq_o_nodelay29;
wire          main_usddrphy_dq_o_nodelay3;
wire          main_usddrphy_dq_o_nodelay30;
wire          main_usddrphy_dq_o_nodelay31;
wire          main_usddrphy_dq_o_nodelay32;
wire          main_usddrphy_dq_o_nodelay33;
wire          main_usddrphy_dq_o_nodelay34;
wire          main_usddrphy_dq_o_nodelay35;
wire          main_usddrphy_dq_o_nodelay36;
wire          main_usddrphy_dq_o_nodelay37;
wire          main_usddrphy_dq_o_nodelay38;
wire          main_usddrphy_dq_o_nodelay39;
wire          main_usddrphy_dq_o_nodelay4;
wire          main_usddrphy_dq_o_nodelay40;
wire          main_usddrphy_dq_o_nodelay41;
wire          main_usddrphy_dq_o_nodelay42;
wire          main_usddrphy_dq_o_nodelay43;
wire          main_usddrphy_dq_o_nodelay44;
wire          main_usddrphy_dq_o_nodelay45;
wire          main_usddrphy_dq_o_nodelay46;
wire          main_usddrphy_dq_o_nodelay47;
wire          main_usddrphy_dq_o_nodelay48;
wire          main_usddrphy_dq_o_nodelay49;
wire          main_usddrphy_dq_o_nodelay5;
wire          main_usddrphy_dq_o_nodelay50;
wire          main_usddrphy_dq_o_nodelay51;
wire          main_usddrphy_dq_o_nodelay52;
wire          main_usddrphy_dq_o_nodelay53;
wire          main_usddrphy_dq_o_nodelay54;
wire          main_usddrphy_dq_o_nodelay55;
wire          main_usddrphy_dq_o_nodelay56;
wire          main_usddrphy_dq_o_nodelay57;
wire          main_usddrphy_dq_o_nodelay58;
wire          main_usddrphy_dq_o_nodelay59;
wire          main_usddrphy_dq_o_nodelay6;
wire          main_usddrphy_dq_o_nodelay60;
wire          main_usddrphy_dq_o_nodelay61;
wire          main_usddrphy_dq_o_nodelay62;
wire          main_usddrphy_dq_o_nodelay63;
wire          main_usddrphy_dq_o_nodelay7;
wire          main_usddrphy_dq_o_nodelay8;
wire          main_usddrphy_dq_o_nodelay9;
wire          main_usddrphy_dq_oe;
wire          main_usddrphy_dq_oe_delay_tappeddelayline;
reg           main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
wire          main_usddrphy_dq_t0;
wire          main_usddrphy_dq_t1;
wire          main_usddrphy_dq_t10;
wire          main_usddrphy_dq_t11;
wire          main_usddrphy_dq_t12;
wire          main_usddrphy_dq_t13;
wire          main_usddrphy_dq_t14;
wire          main_usddrphy_dq_t15;
wire          main_usddrphy_dq_t16;
wire          main_usddrphy_dq_t17;
wire          main_usddrphy_dq_t18;
wire          main_usddrphy_dq_t19;
wire          main_usddrphy_dq_t2;
wire          main_usddrphy_dq_t20;
wire          main_usddrphy_dq_t21;
wire          main_usddrphy_dq_t22;
wire          main_usddrphy_dq_t23;
wire          main_usddrphy_dq_t24;
wire          main_usddrphy_dq_t25;
wire          main_usddrphy_dq_t26;
wire          main_usddrphy_dq_t27;
wire          main_usddrphy_dq_t28;
wire          main_usddrphy_dq_t29;
wire          main_usddrphy_dq_t3;
wire          main_usddrphy_dq_t30;
wire          main_usddrphy_dq_t31;
wire          main_usddrphy_dq_t32;
wire          main_usddrphy_dq_t33;
wire          main_usddrphy_dq_t34;
wire          main_usddrphy_dq_t35;
wire          main_usddrphy_dq_t36;
wire          main_usddrphy_dq_t37;
wire          main_usddrphy_dq_t38;
wire          main_usddrphy_dq_t39;
wire          main_usddrphy_dq_t4;
wire          main_usddrphy_dq_t40;
wire          main_usddrphy_dq_t41;
wire          main_usddrphy_dq_t42;
wire          main_usddrphy_dq_t43;
wire          main_usddrphy_dq_t44;
wire          main_usddrphy_dq_t45;
wire          main_usddrphy_dq_t46;
wire          main_usddrphy_dq_t47;
wire          main_usddrphy_dq_t48;
wire          main_usddrphy_dq_t49;
wire          main_usddrphy_dq_t5;
wire          main_usddrphy_dq_t50;
wire          main_usddrphy_dq_t51;
wire          main_usddrphy_dq_t52;
wire          main_usddrphy_dq_t53;
wire          main_usddrphy_dq_t54;
wire          main_usddrphy_dq_t55;
wire          main_usddrphy_dq_t56;
wire          main_usddrphy_dq_t57;
wire          main_usddrphy_dq_t58;
wire          main_usddrphy_dq_t59;
wire          main_usddrphy_dq_t6;
wire          main_usddrphy_dq_t60;
wire          main_usddrphy_dq_t61;
wire          main_usddrphy_dq_t62;
wire          main_usddrphy_dq_t63;
wire          main_usddrphy_dq_t7;
wire          main_usddrphy_dq_t8;
wire          main_usddrphy_dq_t9;
wire          main_usddrphy_dqs_delayed0;
wire          main_usddrphy_dqs_delayed1;
wire          main_usddrphy_dqs_delayed2;
wire          main_usddrphy_dqs_delayed3;
wire          main_usddrphy_dqs_delayed4;
wire          main_usddrphy_dqs_delayed5;
wire          main_usddrphy_dqs_delayed6;
wire          main_usddrphy_dqs_delayed7;
wire          main_usddrphy_dqs_nodelay0;
wire          main_usddrphy_dqs_nodelay1;
wire          main_usddrphy_dqs_nodelay2;
wire          main_usddrphy_dqs_nodelay3;
wire          main_usddrphy_dqs_nodelay4;
wire          main_usddrphy_dqs_nodelay5;
wire          main_usddrphy_dqs_nodelay6;
wire          main_usddrphy_dqs_nodelay7;
reg           main_usddrphy_dqs_oe = 1'd0;
wire          main_usddrphy_dqs_oe_delay_tappeddelayline;
reg           main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
wire          main_usddrphy_dqs_postamble;
wire          main_usddrphy_dqs_preamble;
wire          main_usddrphy_dqs_t0;
wire          main_usddrphy_dqs_t1;
wire          main_usddrphy_dqs_t2;
wire          main_usddrphy_dqs_t3;
wire          main_usddrphy_dqs_t4;
wire          main_usddrphy_dqs_t5;
wire          main_usddrphy_dqs_t6;
wire          main_usddrphy_dqs_t7;
reg           main_usddrphy_dqspattern0 = 1'd0;
reg           main_usddrphy_dqspattern1 = 1'd0;
reg     [7:0] main_usddrphy_dqspattern_o = 8'd0;
reg           main_usddrphy_en_vtc_re = 1'd0;
reg           main_usddrphy_en_vtc_storage = 1'd1;
reg           main_usddrphy_half_sys8x_taps_re = 1'd0;
wire    [8:0] main_usddrphy_half_sys8x_taps_status;
wire          main_usddrphy_half_sys8x_taps_we;
wire          main_usddrphy_interface0_dfi_p0_act_n;
wire   [16:0] main_usddrphy_interface0_dfi_p0_address;
wire    [2:0] main_usddrphy_interface0_dfi_p0_bank;
wire          main_usddrphy_interface0_dfi_p0_cas_n;
wire          main_usddrphy_interface0_dfi_p0_cke;
wire          main_usddrphy_interface0_dfi_p0_cs_n;
wire          main_usddrphy_interface0_dfi_p0_odt;
wire          main_usddrphy_interface0_dfi_p0_ras_n;
wire  [127:0] main_usddrphy_interface0_dfi_p0_rddata;
wire          main_usddrphy_interface0_dfi_p0_rddata_en;
wire          main_usddrphy_interface0_dfi_p0_rddata_valid;
wire          main_usddrphy_interface0_dfi_p0_reset_n;
wire          main_usddrphy_interface0_dfi_p0_we_n;
wire  [127:0] main_usddrphy_interface0_dfi_p0_wrdata;
wire          main_usddrphy_interface0_dfi_p0_wrdata_en;
wire   [15:0] main_usddrphy_interface0_dfi_p0_wrdata_mask;
wire          main_usddrphy_interface0_dfi_p1_act_n;
wire   [16:0] main_usddrphy_interface0_dfi_p1_address;
wire    [2:0] main_usddrphy_interface0_dfi_p1_bank;
wire          main_usddrphy_interface0_dfi_p1_cas_n;
wire          main_usddrphy_interface0_dfi_p1_cke;
wire          main_usddrphy_interface0_dfi_p1_cs_n;
wire          main_usddrphy_interface0_dfi_p1_odt;
wire          main_usddrphy_interface0_dfi_p1_ras_n;
wire  [127:0] main_usddrphy_interface0_dfi_p1_rddata;
wire          main_usddrphy_interface0_dfi_p1_rddata_en;
wire          main_usddrphy_interface0_dfi_p1_rddata_valid;
wire          main_usddrphy_interface0_dfi_p1_reset_n;
wire          main_usddrphy_interface0_dfi_p1_we_n;
wire  [127:0] main_usddrphy_interface0_dfi_p1_wrdata;
wire          main_usddrphy_interface0_dfi_p1_wrdata_en;
wire   [15:0] main_usddrphy_interface0_dfi_p1_wrdata_mask;
wire          main_usddrphy_interface0_dfi_p2_act_n;
wire   [16:0] main_usddrphy_interface0_dfi_p2_address;
wire    [2:0] main_usddrphy_interface0_dfi_p2_bank;
wire          main_usddrphy_interface0_dfi_p2_cas_n;
wire          main_usddrphy_interface0_dfi_p2_cke;
wire          main_usddrphy_interface0_dfi_p2_cs_n;
wire          main_usddrphy_interface0_dfi_p2_odt;
wire          main_usddrphy_interface0_dfi_p2_ras_n;
wire  [127:0] main_usddrphy_interface0_dfi_p2_rddata;
wire          main_usddrphy_interface0_dfi_p2_rddata_en;
wire          main_usddrphy_interface0_dfi_p2_rddata_valid;
wire          main_usddrphy_interface0_dfi_p2_reset_n;
wire          main_usddrphy_interface0_dfi_p2_we_n;
wire  [127:0] main_usddrphy_interface0_dfi_p2_wrdata;
wire          main_usddrphy_interface0_dfi_p2_wrdata_en;
wire   [15:0] main_usddrphy_interface0_dfi_p2_wrdata_mask;
wire          main_usddrphy_interface0_dfi_p3_act_n;
wire   [16:0] main_usddrphy_interface0_dfi_p3_address;
wire    [2:0] main_usddrphy_interface0_dfi_p3_bank;
wire          main_usddrphy_interface0_dfi_p3_cas_n;
wire          main_usddrphy_interface0_dfi_p3_cke;
wire          main_usddrphy_interface0_dfi_p3_cs_n;
wire          main_usddrphy_interface0_dfi_p3_odt;
wire          main_usddrphy_interface0_dfi_p3_ras_n;
wire  [127:0] main_usddrphy_interface0_dfi_p3_rddata;
wire          main_usddrphy_interface0_dfi_p3_rddata_en;
wire          main_usddrphy_interface0_dfi_p3_rddata_valid;
wire          main_usddrphy_interface0_dfi_p3_reset_n;
wire          main_usddrphy_interface0_dfi_p3_we_n;
wire  [127:0] main_usddrphy_interface0_dfi_p3_wrdata;
wire          main_usddrphy_interface0_dfi_p3_wrdata_en;
wire   [15:0] main_usddrphy_interface0_dfi_p3_wrdata_mask;
reg           main_usddrphy_interface1_dfi_p0_act_n = 1'd1;
wire   [16:0] main_usddrphy_interface1_dfi_p0_address;
wire    [2:0] main_usddrphy_interface1_dfi_p0_bank;
reg           main_usddrphy_interface1_dfi_p0_cas_n = 1'd1;
wire          main_usddrphy_interface1_dfi_p0_cke;
wire          main_usddrphy_interface1_dfi_p0_cs_n;
wire          main_usddrphy_interface1_dfi_p0_odt;
reg           main_usddrphy_interface1_dfi_p0_ras_n = 1'd1;
reg   [127:0] main_usddrphy_interface1_dfi_p0_rddata = 128'd0;
wire          main_usddrphy_interface1_dfi_p0_rddata_en;
wire          main_usddrphy_interface1_dfi_p0_rddata_valid;
wire          main_usddrphy_interface1_dfi_p0_reset_n;
reg           main_usddrphy_interface1_dfi_p0_we_n = 1'd1;
wire  [127:0] main_usddrphy_interface1_dfi_p0_wrdata;
wire          main_usddrphy_interface1_dfi_p0_wrdata_en;
wire   [15:0] main_usddrphy_interface1_dfi_p0_wrdata_mask;
reg           main_usddrphy_interface1_dfi_p1_act_n = 1'd1;
wire   [16:0] main_usddrphy_interface1_dfi_p1_address;
wire    [2:0] main_usddrphy_interface1_dfi_p1_bank;
reg           main_usddrphy_interface1_dfi_p1_cas_n = 1'd1;
wire          main_usddrphy_interface1_dfi_p1_cke;
wire          main_usddrphy_interface1_dfi_p1_cs_n;
wire          main_usddrphy_interface1_dfi_p1_odt;
reg           main_usddrphy_interface1_dfi_p1_ras_n = 1'd1;
reg   [127:0] main_usddrphy_interface1_dfi_p1_rddata = 128'd0;
wire          main_usddrphy_interface1_dfi_p1_rddata_en;
wire          main_usddrphy_interface1_dfi_p1_rddata_valid;
wire          main_usddrphy_interface1_dfi_p1_reset_n;
reg           main_usddrphy_interface1_dfi_p1_we_n = 1'd1;
wire  [127:0] main_usddrphy_interface1_dfi_p1_wrdata;
wire          main_usddrphy_interface1_dfi_p1_wrdata_en;
wire   [15:0] main_usddrphy_interface1_dfi_p1_wrdata_mask;
reg           main_usddrphy_interface1_dfi_p2_act_n = 1'd1;
wire   [16:0] main_usddrphy_interface1_dfi_p2_address;
wire    [2:0] main_usddrphy_interface1_dfi_p2_bank;
reg           main_usddrphy_interface1_dfi_p2_cas_n = 1'd1;
wire          main_usddrphy_interface1_dfi_p2_cke;
wire          main_usddrphy_interface1_dfi_p2_cs_n;
wire          main_usddrphy_interface1_dfi_p2_odt;
reg           main_usddrphy_interface1_dfi_p2_ras_n = 1'd1;
reg   [127:0] main_usddrphy_interface1_dfi_p2_rddata = 128'd0;
wire          main_usddrphy_interface1_dfi_p2_rddata_en;
wire          main_usddrphy_interface1_dfi_p2_rddata_valid;
wire          main_usddrphy_interface1_dfi_p2_reset_n;
reg           main_usddrphy_interface1_dfi_p2_we_n = 1'd1;
wire  [127:0] main_usddrphy_interface1_dfi_p2_wrdata;
wire          main_usddrphy_interface1_dfi_p2_wrdata_en;
wire   [15:0] main_usddrphy_interface1_dfi_p2_wrdata_mask;
reg           main_usddrphy_interface1_dfi_p3_act_n = 1'd1;
wire   [16:0] main_usddrphy_interface1_dfi_p3_address;
wire    [2:0] main_usddrphy_interface1_dfi_p3_bank;
reg           main_usddrphy_interface1_dfi_p3_cas_n = 1'd1;
wire          main_usddrphy_interface1_dfi_p3_cke;
wire          main_usddrphy_interface1_dfi_p3_cs_n;
wire          main_usddrphy_interface1_dfi_p3_odt;
reg           main_usddrphy_interface1_dfi_p3_ras_n = 1'd1;
reg   [127:0] main_usddrphy_interface1_dfi_p3_rddata = 128'd0;
wire          main_usddrphy_interface1_dfi_p3_rddata_en;
wire          main_usddrphy_interface1_dfi_p3_rddata_valid;
wire          main_usddrphy_interface1_dfi_p3_reset_n;
reg           main_usddrphy_interface1_dfi_p3_we_n = 1'd1;
wire  [127:0] main_usddrphy_interface1_dfi_p3_wrdata;
wire          main_usddrphy_interface1_dfi_p3_wrdata_en;
wire   [15:0] main_usddrphy_interface1_dfi_p3_wrdata_mask;
wire          main_usddrphy_o_nodelay0;
wire          main_usddrphy_o_nodelay1;
wire          main_usddrphy_o_nodelay10;
wire          main_usddrphy_o_nodelay11;
wire          main_usddrphy_o_nodelay12;
wire          main_usddrphy_o_nodelay13;
wire          main_usddrphy_o_nodelay14;
wire          main_usddrphy_o_nodelay15;
wire          main_usddrphy_o_nodelay16;
wire          main_usddrphy_o_nodelay17;
wire          main_usddrphy_o_nodelay18;
wire          main_usddrphy_o_nodelay19;
wire          main_usddrphy_o_nodelay2;
wire          main_usddrphy_o_nodelay20;
wire          main_usddrphy_o_nodelay21;
wire          main_usddrphy_o_nodelay22;
wire          main_usddrphy_o_nodelay23;
wire          main_usddrphy_o_nodelay24;
wire          main_usddrphy_o_nodelay3;
wire          main_usddrphy_o_nodelay4;
wire          main_usddrphy_o_nodelay5;
wire          main_usddrphy_o_nodelay6;
wire          main_usddrphy_o_nodelay7;
wire          main_usddrphy_o_nodelay8;
wire          main_usddrphy_o_nodelay9;
wire    [2:0] main_usddrphy_pads_ba;
reg           main_usddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           main_usddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           main_usddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           main_usddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           main_usddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           main_usddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           main_usddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           main_usddrphy_rddata_en_tappeddelayline7 = 1'd0;
wire          main_usddrphy_rdly_dq_bitslip_r;
reg           main_usddrphy_rdly_dq_bitslip_re = 1'd0;
wire          main_usddrphy_rdly_dq_bitslip_rst_r;
reg           main_usddrphy_rdly_dq_bitslip_rst_re = 1'd0;
reg           main_usddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           main_usddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           main_usddrphy_rdly_dq_bitslip_w = 1'd0;
reg           main_usddrphy_rdly_dq_bitslip_we = 1'd0;
wire          main_usddrphy_rdly_dq_inc_r;
reg           main_usddrphy_rdly_dq_inc_re = 1'd0;
reg           main_usddrphy_rdly_dq_inc_w = 1'd0;
reg           main_usddrphy_rdly_dq_inc_we = 1'd0;
wire          main_usddrphy_rdly_dq_rst_r;
reg           main_usddrphy_rdly_dq_rst_re = 1'd0;
reg           main_usddrphy_rdly_dq_rst_w = 1'd0;
reg           main_usddrphy_rdly_dq_rst_we = 1'd0;
reg           main_usddrphy_rdphase_re = 1'd0;
reg     [1:0] main_usddrphy_rdphase_storage = 2'd3;
reg           main_usddrphy_rst_re = 1'd0;
reg           main_usddrphy_rst_storage = 1'd0;
wire          main_usddrphy_wdly_dq_bitslip_r;
reg           main_usddrphy_wdly_dq_bitslip_re = 1'd0;
wire          main_usddrphy_wdly_dq_bitslip_rst_r;
reg           main_usddrphy_wdly_dq_bitslip_rst_re = 1'd0;
reg           main_usddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           main_usddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           main_usddrphy_wdly_dq_bitslip_w = 1'd0;
reg           main_usddrphy_wdly_dq_bitslip_we = 1'd0;
wire          main_usddrphy_wdly_dq_inc_r;
reg           main_usddrphy_wdly_dq_inc_re = 1'd0;
reg           main_usddrphy_wdly_dq_inc_w = 1'd0;
reg           main_usddrphy_wdly_dq_inc_we = 1'd0;
wire          main_usddrphy_wdly_dq_rst_r;
reg           main_usddrphy_wdly_dq_rst_re = 1'd0;
reg           main_usddrphy_wdly_dq_rst_w = 1'd0;
reg           main_usddrphy_wdly_dq_rst_we = 1'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count0 = 9'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count1 = 9'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count2 = 9'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count3 = 9'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count4 = 9'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count5 = 9'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count6 = 9'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count7 = 9'd0;
reg           main_usddrphy_wdly_dqs_inc_count_re = 1'd0;
reg     [8:0] main_usddrphy_wdly_dqs_inc_count_status = 9'd0;
wire          main_usddrphy_wdly_dqs_inc_count_we;
wire          main_usddrphy_wdly_dqs_inc_r;
reg           main_usddrphy_wdly_dqs_inc_re = 1'd0;
reg           main_usddrphy_wdly_dqs_inc_w = 1'd0;
reg           main_usddrphy_wdly_dqs_inc_we = 1'd0;
wire          main_usddrphy_wdly_dqs_rst_r;
reg           main_usddrphy_wdly_dqs_rst_re = 1'd0;
reg           main_usddrphy_wdly_dqs_rst_w = 1'd0;
reg           main_usddrphy_wdly_dqs_rst_we = 1'd0;
reg           main_usddrphy_wlevel_en_re = 1'd0;
reg           main_usddrphy_wlevel_en_storage = 1'd0;
wire          main_usddrphy_wlevel_strobe_r;
reg           main_usddrphy_wlevel_strobe_re = 1'd0;
reg           main_usddrphy_wlevel_strobe_w = 1'd0;
reg           main_usddrphy_wlevel_strobe_we = 1'd0;
reg           main_usddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           main_usddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           main_usddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg           main_usddrphy_wrdata_en_tappeddelayline3 = 1'd0;
reg           main_usddrphy_wrphase_re = 1'd0;
reg     [1:0] main_usddrphy_wrphase_storage = 2'd3;
reg     [2:0] main_w_converter_converter_demux = 3'd0;
wire          main_w_converter_converter_load_part;
wire          main_w_converter_converter_sink_first;
wire          main_w_converter_converter_sink_last;
wire   [71:0] main_w_converter_converter_sink_payload_data;
wire          main_w_converter_converter_sink_ready;
wire          main_w_converter_converter_sink_valid;
reg           main_w_converter_converter_source_first = 1'd0;
reg           main_w_converter_converter_source_last = 1'd0;
reg   [575:0] main_w_converter_converter_source_payload_data = 576'd0;
reg     [3:0] main_w_converter_converter_source_payload_valid_token_count = 4'd0;
wire          main_w_converter_converter_source_ready;
wire          main_w_converter_converter_source_valid;
reg           main_w_converter_converter_strobe_all = 1'd0;
wire          main_w_converter_sink_first;
wire          main_w_converter_sink_last;
wire   [63:0] main_w_converter_sink_payload_data;
wire    [7:0] main_w_converter_sink_payload_strb;
wire          main_w_converter_sink_ready;
wire          main_w_converter_sink_valid;
wire          main_w_converter_source_first;
wire          main_w_converter_source_last;
reg   [511:0] main_w_converter_source_payload_data = 512'd0;
reg    [63:0] main_w_converter_source_payload_strb = 64'd0;
wire          main_w_converter_source_ready;
wire          main_w_converter_source_source_first;
wire          main_w_converter_source_source_last;
wire  [575:0] main_w_converter_source_source_payload_data;
wire          main_w_converter_source_source_ready;
wire          main_w_converter_source_source_valid;
wire          main_w_converter_source_valid;
wire          main_w_first;
wire          main_w_last;
wire          main_w_param_dest;
wire          main_w_param_id;
wire          main_w_param_user;
wire  [511:0] main_w_payload_data;
wire   [63:0] main_w_payload_strb;
reg           main_w_ready = 1'd0;
wire          main_w_valid;
wire          main_wait;
wire          main_write_aw_first;
wire          main_write_aw_last;
wire    [3:0] main_write_aw_param_id;
wire   [31:0] main_write_aw_payload_addr;
reg           main_write_aw_ready = 1'd0;
wire          main_write_aw_valid;
reg           main_write_axi_w_connect = 1'd1;
reg     [7:0] main_write_beat_count = 8'd0;
reg  signed  [12:0] main_write_beat_offset = 13'd0;
wire   [11:0] main_write_beat_size;
wire   [11:0] main_write_beat_wrap;
wire          main_write_can_write;
wire          main_write_cmd_grant;
wire          main_write_cmd_request;
reg     [3:0] main_write_id_buffer_consume = 4'd0;
wire          main_write_id_buffer_do_read;
wire          main_write_id_buffer_fifo_in_first;
wire          main_write_id_buffer_fifo_in_last;
wire    [3:0] main_write_id_buffer_fifo_in_payload_id;
wire          main_write_id_buffer_fifo_out_first;
wire          main_write_id_buffer_fifo_out_last;
wire    [3:0] main_write_id_buffer_fifo_out_payload_id;
reg     [4:0] main_write_id_buffer_level = 5'd0;
reg     [3:0] main_write_id_buffer_produce = 4'd0;
wire    [3:0] main_write_id_buffer_rdport_adr;
wire    [5:0] main_write_id_buffer_rdport_dat_r;
reg           main_write_id_buffer_replace = 1'd0;
reg           main_write_id_buffer_sink_first = 1'd0;
reg           main_write_id_buffer_sink_last = 1'd0;
wire    [3:0] main_write_id_buffer_sink_payload_id;
wire          main_write_id_buffer_sink_ready;
wire          main_write_id_buffer_sink_valid;
wire          main_write_id_buffer_source_first;
wire          main_write_id_buffer_source_last;
wire    [3:0] main_write_id_buffer_source_payload_id;
reg           main_write_id_buffer_source_ready = 1'd0;
wire          main_write_id_buffer_source_valid;
wire    [5:0] main_write_id_buffer_syncfifo_din;
wire    [5:0] main_write_id_buffer_syncfifo_dout;
wire          main_write_id_buffer_syncfifo_re;
wire          main_write_id_buffer_syncfifo_readable;
wire          main_write_id_buffer_syncfifo_we;
wire          main_write_id_buffer_syncfifo_writable;
reg     [3:0] main_write_id_buffer_wrport_adr = 4'd0;
wire    [5:0] main_write_id_buffer_wrport_dat_r;
wire    [5:0] main_write_id_buffer_wrport_dat_w;
wire          main_write_id_buffer_wrport_we;
wire          main_write_pipe_valid_sink_first;
wire          main_write_pipe_valid_sink_last;
wire          main_write_pipe_valid_sink_param_dest;
wire    [3:0] main_write_pipe_valid_sink_param_id;
wire          main_write_pipe_valid_sink_param_user;
wire   [31:0] main_write_pipe_valid_sink_payload_addr;
wire    [1:0] main_write_pipe_valid_sink_payload_burst;
wire    [3:0] main_write_pipe_valid_sink_payload_cache;
wire    [7:0] main_write_pipe_valid_sink_payload_len;
wire          main_write_pipe_valid_sink_payload_lock;
wire    [2:0] main_write_pipe_valid_sink_payload_prot;
wire    [3:0] main_write_pipe_valid_sink_payload_qos;
wire    [3:0] main_write_pipe_valid_sink_payload_region;
wire    [2:0] main_write_pipe_valid_sink_payload_size;
wire          main_write_pipe_valid_sink_ready;
wire          main_write_pipe_valid_sink_valid;
reg           main_write_pipe_valid_source_first = 1'd0;
reg           main_write_pipe_valid_source_last = 1'd0;
reg           main_write_pipe_valid_source_param_dest = 1'd0;
reg     [3:0] main_write_pipe_valid_source_param_id = 4'd0;
reg           main_write_pipe_valid_source_param_user = 1'd0;
reg    [31:0] main_write_pipe_valid_source_payload_addr = 32'd0;
reg     [1:0] main_write_pipe_valid_source_payload_burst = 2'd0;
reg     [3:0] main_write_pipe_valid_source_payload_cache = 4'd0;
reg     [7:0] main_write_pipe_valid_source_payload_len = 8'd0;
reg           main_write_pipe_valid_source_payload_lock = 1'd0;
reg     [2:0] main_write_pipe_valid_source_payload_prot = 3'd0;
reg     [3:0] main_write_pipe_valid_source_payload_qos = 4'd0;
reg     [3:0] main_write_pipe_valid_source_payload_region = 4'd0;
reg     [2:0] main_write_pipe_valid_source_payload_size = 3'd0;
wire          main_write_pipe_valid_source_ready;
reg           main_write_pipe_valid_source_valid = 1'd0;
reg     [3:0] main_write_resp_buffer_consume = 4'd0;
wire          main_write_resp_buffer_do_read;
wire          main_write_resp_buffer_fifo_in_first;
wire          main_write_resp_buffer_fifo_in_last;
wire    [3:0] main_write_resp_buffer_fifo_in_payload_id;
wire    [1:0] main_write_resp_buffer_fifo_in_payload_resp;
wire          main_write_resp_buffer_fifo_out_first;
wire          main_write_resp_buffer_fifo_out_last;
wire    [3:0] main_write_resp_buffer_fifo_out_payload_id;
wire    [1:0] main_write_resp_buffer_fifo_out_payload_resp;
reg     [4:0] main_write_resp_buffer_level = 5'd0;
reg     [3:0] main_write_resp_buffer_produce = 4'd0;
wire    [3:0] main_write_resp_buffer_rdport_adr;
wire    [7:0] main_write_resp_buffer_rdport_dat_r;
reg           main_write_resp_buffer_replace = 1'd0;
reg           main_write_resp_buffer_sink_first = 1'd0;
reg           main_write_resp_buffer_sink_last = 1'd0;
reg     [3:0] main_write_resp_buffer_sink_payload_id = 4'd0;
reg     [1:0] main_write_resp_buffer_sink_payload_resp = 2'd0;
wire          main_write_resp_buffer_sink_ready;
reg           main_write_resp_buffer_sink_valid = 1'd0;
wire          main_write_resp_buffer_source_first;
wire          main_write_resp_buffer_source_last;
wire    [3:0] main_write_resp_buffer_source_payload_id;
wire    [1:0] main_write_resp_buffer_source_payload_resp;
wire          main_write_resp_buffer_source_ready;
wire          main_write_resp_buffer_source_valid;
wire    [7:0] main_write_resp_buffer_syncfifo_din;
wire    [7:0] main_write_resp_buffer_syncfifo_dout;
wire          main_write_resp_buffer_syncfifo_re;
wire          main_write_resp_buffer_syncfifo_readable;
wire          main_write_resp_buffer_syncfifo_we;
wire          main_write_resp_buffer_syncfifo_writable;
reg     [3:0] main_write_resp_buffer_wrport_adr = 4'd0;
wire    [7:0] main_write_resp_buffer_wrport_dat_r;
wire    [7:0] main_write_resp_buffer_wrport_dat_w;
wire          main_write_resp_buffer_wrport_we;
wire          main_write_sink_sink_first;
wire          main_write_sink_sink_last;
wire          main_write_sink_sink_param_dest;
wire    [3:0] main_write_sink_sink_param_id;
wire          main_write_sink_sink_param_user;
wire   [31:0] main_write_sink_sink_payload_addr;
wire    [1:0] main_write_sink_sink_payload_burst;
wire    [3:0] main_write_sink_sink_payload_cache;
wire    [7:0] main_write_sink_sink_payload_len;
wire          main_write_sink_sink_payload_lock;
wire    [2:0] main_write_sink_sink_payload_prot;
wire    [3:0] main_write_sink_sink_payload_qos;
wire    [3:0] main_write_sink_sink_payload_region;
wire    [2:0] main_write_sink_sink_payload_size;
wire          main_write_sink_sink_ready;
wire          main_write_sink_sink_valid;
wire          main_write_source_source_first;
wire          main_write_source_source_last;
wire          main_write_source_source_param_dest;
wire    [3:0] main_write_source_source_param_id;
wire          main_write_source_source_param_user;
wire   [31:0] main_write_source_source_payload_addr;
wire    [1:0] main_write_source_source_payload_burst;
wire    [3:0] main_write_source_source_payload_cache;
wire    [7:0] main_write_source_source_payload_len;
wire          main_write_source_source_payload_lock;
wire    [2:0] main_write_source_source_payload_prot;
wire    [3:0] main_write_source_source_payload_qos;
wire    [3:0] main_write_source_source_payload_region;
wire    [2:0] main_write_source_source_payload_size;
reg           main_write_source_source_ready = 1'd0;
wire          main_write_source_source_valid;
reg     [3:0] main_write_w_buffer_consume = 4'd0;
wire          main_write_w_buffer_dequeue;
wire          main_write_w_buffer_do_read;
wire          main_write_w_buffer_fifo_in_first;
wire          main_write_w_buffer_fifo_in_last;
wire          main_write_w_buffer_fifo_in_param_dest;
wire    [3:0] main_write_w_buffer_fifo_in_param_id;
wire          main_write_w_buffer_fifo_in_param_user;
wire  [511:0] main_write_w_buffer_fifo_in_payload_data;
wire   [63:0] main_write_w_buffer_fifo_in_payload_strb;
wire          main_write_w_buffer_fifo_out_first;
wire          main_write_w_buffer_fifo_out_last;
wire          main_write_w_buffer_fifo_out_param_dest;
wire    [3:0] main_write_w_buffer_fifo_out_param_id;
wire          main_write_w_buffer_fifo_out_param_user;
wire  [511:0] main_write_w_buffer_fifo_out_payload_data;
wire   [63:0] main_write_w_buffer_fifo_out_payload_strb;
reg     [4:0] main_write_w_buffer_level0 = 5'd0;
wire    [4:0] main_write_w_buffer_level1;
reg     [4:0] main_write_w_buffer_level2 = 5'd0;
reg     [3:0] main_write_w_buffer_produce = 4'd0;
wire          main_write_w_buffer_queue;
wire    [3:0] main_write_w_buffer_rdport_adr;
wire  [583:0] main_write_w_buffer_rdport_dat_r;
wire          main_write_w_buffer_rdport_re;
wire          main_write_w_buffer_re;
reg           main_write_w_buffer_readable = 1'd0;
reg           main_write_w_buffer_replace = 1'd0;
reg           main_write_w_buffer_sink_first = 1'd0;
reg           main_write_w_buffer_sink_last = 1'd0;
reg           main_write_w_buffer_sink_param_dest = 1'd0;
reg     [3:0] main_write_w_buffer_sink_param_id = 4'd0;
reg           main_write_w_buffer_sink_param_user = 1'd0;
reg   [511:0] main_write_w_buffer_sink_payload_data = 512'd0;
reg    [63:0] main_write_w_buffer_sink_payload_strb = 64'd0;
wire          main_write_w_buffer_sink_ready;
reg           main_write_w_buffer_sink_valid = 1'd0;
wire          main_write_w_buffer_source_first;
wire          main_write_w_buffer_source_last;
wire          main_write_w_buffer_source_param_dest;
wire    [3:0] main_write_w_buffer_source_param_id;
wire          main_write_w_buffer_source_param_user;
wire  [511:0] main_write_w_buffer_source_payload_data;
wire   [63:0] main_write_w_buffer_source_payload_strb;
wire          main_write_w_buffer_source_ready;
wire          main_write_w_buffer_source_valid;
wire  [583:0] main_write_w_buffer_syncfifo_din;
wire  [583:0] main_write_w_buffer_syncfifo_dout;
wire          main_write_w_buffer_syncfifo_re;
wire          main_write_w_buffer_syncfifo_readable;
wire          main_write_w_buffer_syncfifo_we;
wire          main_write_w_buffer_syncfifo_writable;
reg     [3:0] main_write_w_buffer_wrport_adr = 4'd0;
wire  [583:0] main_write_w_buffer_wrport_dat_r;
wire  [583:0] main_write_w_buffer_wrport_dat_w;
wire          main_write_w_buffer_wrport_we;
wire          pll4x_clk;
wire          sys4x_clk;
(* dont_touch = "true" *)
wire          sys_clk;
reg           sys_rst = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_rocket_reset = (main_soc_rst | main_cpu_rst);
always @(*) begin
    main_crg_rst <= 1'd0;
    if (main_soc_rst) begin
        main_crg_rst <= 1'd1;
    end
end
assign main_bus_error = builder_error;
always @(*) begin
    main_rocket_interrupt <= 8'd0;
    main_rocket_interrupt[1] <= main_timer_irq;
    main_rocket_interrupt[0] <= main_uart_irq;
end
assign main_crg_reset = (cpu_reset | main_crg_rst);
assign pll4x_clk = main_crg_clkout0;
assign idelay_clk = main_crg_clkout_buf0;
assign eth_clk = main_crg_clkout_buf1;
assign ic_clk = sys_clk;
assign main_socbushandler_done = (main_socbushandler_count == 1'd1);
always @(*) begin
    main_socbushandler_adapted_interface_cti <= 3'd0;
    case (main_rocket_mmio_wb_cti)
        2'd2: begin
            main_socbushandler_adapted_interface_cti <= 2'd2;
        end
        3'd7: begin
            main_socbushandler_adapted_interface_cti <= (main_socbushandler_done ? 3'd7 : 2'd2);
        end
        default: begin
            main_socbushandler_adapted_interface_cti <= 1'd0;
        end
    endcase
    if ((main_rocket_mmio_wb_bte != 1'd0)) begin
        main_socbushandler_adapted_interface_cti <= 1'd0;
    end
end
always @(*) begin
    main_rocket_mmio_wb_ack <= 1'd0;
    main_socbushandler_adapted_interface_cyc <= 1'd0;
    main_socbushandler_adapted_interface_stb <= 1'd0;
    main_socbushandler_adapted_interface_we <= 1'd0;
    main_socbushandler_skip <= 1'd0;
    if ((main_rocket_mmio_wb_stb & main_rocket_mmio_wb_cyc)) begin
        main_socbushandler_skip <= ((main_socbushandler_adapted_interface_sel == 1'd0) & (main_socbushandler_adapted_interface_cti == 1'd0));
        main_socbushandler_adapted_interface_cyc <= (~main_socbushandler_skip);
        main_socbushandler_adapted_interface_stb <= (~main_socbushandler_skip);
        main_socbushandler_adapted_interface_we <= main_rocket_mmio_wb_we;
        if ((main_socbushandler_adapted_interface_ack | main_socbushandler_skip)) begin
            main_rocket_mmio_wb_ack <= main_socbushandler_done;
        end
    end
end
assign main_socbushandler_adapted_interface_adr = {main_rocket_mmio_wb_adr, main_socbushandler_count};
always @(*) begin
    main_socbushandler_adapted_interface_dat_w <= 32'd0;
    case (main_socbushandler_count)
        1'd0: begin
            main_socbushandler_adapted_interface_dat_w <= main_rocket_mmio_wb_dat_w;
        end
        1'd1: begin
            main_socbushandler_adapted_interface_dat_w <= main_rocket_mmio_wb_dat_w[63:32];
        end
    endcase
end
always @(*) begin
    main_socbushandler_adapted_interface_sel <= 4'd0;
    case (main_socbushandler_count)
        1'd0: begin
            main_socbushandler_adapted_interface_sel <= main_rocket_mmio_wb_sel;
        end
        1'd1: begin
            main_socbushandler_adapted_interface_sel <= main_rocket_mmio_wb_sel[7:4];
        end
    endcase
end
assign main_rocket_mmio_wb_dat_r = {main_socbushandler_adapted_interface_dat_r, main_socbushandler_dat_r[63:32]};
assign builder_shared_adr = builder_rhs_array_muxed0;
assign builder_shared_dat_w = builder_rhs_array_muxed1;
assign builder_shared_sel = builder_rhs_array_muxed2;
assign builder_shared_cyc = builder_rhs_array_muxed3;
assign builder_shared_stb = builder_rhs_array_muxed4;
assign builder_shared_we = builder_rhs_array_muxed5;
assign builder_shared_cti = builder_rhs_array_muxed6;
assign builder_shared_bte = builder_rhs_array_muxed7;
assign main_socbushandler_adapted_interface_dat_r = builder_shared_dat_r;
assign main_socbushandler_adapted_interface_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign main_socbushandler_adapted_interface_err = (builder_shared_err & (builder_grant == 1'd0));
assign builder_request = {main_socbushandler_adapted_interface_cyc};
assign builder_grant = 1'd0;
always @(*) begin
    builder_slave_sel <= 3'd0;
    builder_slave_sel[0] <= (builder_shared_adr[29:15] == 12'd2048);
    builder_slave_sel[1] <= (builder_shared_adr[29:11] == 16'd34816);
    builder_slave_sel[2] <= (builder_shared_adr[29:14] == 13'd4608);
end
assign main_basesoc_ram_bus_adr = builder_shared_adr;
assign main_basesoc_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_ram_bus_sel = builder_shared_sel;
assign main_basesoc_ram_bus_stb = builder_shared_stb;
assign main_basesoc_ram_bus_we = builder_shared_we;
assign main_basesoc_ram_bus_cti = builder_shared_cti;
assign main_basesoc_ram_bus_bte = builder_shared_bte;
assign main_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_ram_bus_ram_bus_we = builder_shared_we;
assign main_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_ram_bus_ram_bus_bte = builder_shared_bte;
assign builder_interface0_adr = builder_shared_adr;
assign builder_interface0_dat_w = builder_shared_dat_w;
assign builder_interface0_sel = builder_shared_sel;
assign builder_interface0_stb = builder_shared_stb;
assign builder_interface0_we = builder_shared_we;
assign builder_interface0_cti = builder_shared_cti;
assign builder_interface0_bte = builder_shared_bte;
assign main_basesoc_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign main_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign builder_interface0_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign builder_shared_err = ((main_basesoc_ram_bus_err | main_ram_bus_ram_bus_err) | builder_interface0_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_error <= 1'd0;
    builder_shared_ack <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= ((main_basesoc_ram_bus_ack | main_ram_bus_ram_bus_ack) | builder_interface0_ack);
    builder_shared_dat_r <= ((({32{builder_slave_sel_r[0]}} & main_basesoc_ram_bus_dat_r) | ({32{builder_slave_sel_r[1]}} & main_ram_bus_ram_bus_dat_r)) | ({32{builder_slave_sel_r[2]}} & builder_interface0_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign main_bus_errors_status = main_bus_errors;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_valid = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_valid;
assign main_rocket_mmio_a2w_axi2axi_lite_ax_burst_ready = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_ready;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_first = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_first;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_last = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_last;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_addr = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_addr;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_burst = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_burst;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_len = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_len;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_size = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_size;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_lock = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_lock;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_prot = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_prot;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_cache = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_cache;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_qos = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_qos;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_region = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_region;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_id = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_id;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_dest = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_dest;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_user = main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_user;
assign main_rocket_mmio_a2w_b_ready = 1'd1;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_ready = ((~main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_valid) | main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_ready);
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_valid = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_valid;
assign main_rocket_mmio_a2w_axi2axi_lite_sink_sink_ready = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_ready;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_first = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_first;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_last = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_last;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_addr = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_addr;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_burst = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_burst;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_len = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_len;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_size = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_size;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_lock = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_lock;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_prot = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_prot;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_cache = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_cache;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_qos = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_qos;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_region = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_payload_region;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_id = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_id;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_dest = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_dest;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_user = main_rocket_mmio_a2w_axi2axi_lite_sink_sink_param_user;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_valid = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_valid;
assign main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_ready = main_rocket_mmio_a2w_axi2axi_lite_source_source_ready;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_first = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_first;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_last = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_last;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_addr = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_addr;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_burst = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_burst;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_len = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_len;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_size = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_size;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_lock = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_lock;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_prot = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_prot;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_cache = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_cache;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_qos = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_qos;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_region = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_region;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_param_id = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_id;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_param_dest = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_dest;
assign main_rocket_mmio_a2w_axi2axi_lite_source_source_param_user = main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_user;
assign main_rocket_mmio_a2w_axi2axi_lite_beat_size = (1'd1 <<< main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_size);
assign main_rocket_mmio_a2w_axi2axi_lite_beat_wrap = (main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_len <<< main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_size);
assign main_rocket_mmio_a2w_axi2axi_lite_ax_beat_valid = (main_rocket_mmio_a2w_axi2axi_lite_source_source_valid | (~main_rocket_mmio_a2w_axi2axi_lite_ax_beat_first));
assign main_rocket_mmio_a2w_axi2axi_lite_ax_beat_first = (main_rocket_mmio_a2w_axi2axi_lite_beat_count == 1'd0);
assign main_rocket_mmio_a2w_axi2axi_lite_ax_beat_last = (main_rocket_mmio_a2w_axi2axi_lite_beat_count == main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_len);
assign main_rocket_mmio_a2w_axi2axi_lite_ax_beat_payload_addr = ($signed({1'd0, main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_addr}) + main_rocket_mmio_a2w_axi2axi_lite_beat_offset);
assign main_rocket_mmio_a2w_axi2axi_lite_ax_beat_param_id = main_rocket_mmio_a2w_axi2axi_lite_source_source_param_id;
always @(*) begin
    main_rocket_mmio_a2w_axi2axi_lite_source_source_ready <= 1'd0;
    if (main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready) begin
        if (main_rocket_mmio_a2w_axi2axi_lite_ax_beat_last) begin
            main_rocket_mmio_a2w_axi2axi_lite_source_source_ready <= 1'd1;
        end
    end
end
always @(*) begin
    builder_rocket_axi2axilite_next_state <= 2'd0;
    main_rocket_mmio_a2w_ar_payload_addr <= 32'd0;
    main_rocket_mmio_a2w_ar_valid <= 1'd0;
    main_rocket_mmio_a2w_aw_payload_addr <= 32'd0;
    main_rocket_mmio_a2w_aw_valid <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_first <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_last <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_dest <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_id <= 4'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_user <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_addr <= 32'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_burst <= 2'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_cache <= 4'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_len <= 8'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_lock <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_prot <= 3'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_qos <= 4'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_region <= 4'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_size <= 3'd0;
    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_valid <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value0 <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value_ce0 <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value1 <= 1'd0;
    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value_ce1 <= 1'd0;
    main_rocket_mmio_a2w_r_ready <= 1'd0;
    main_rocket_mmio_a2w_w_payload_data <= 64'd0;
    main_rocket_mmio_a2w_w_payload_strb <= 8'd0;
    main_rocket_mmio_a2w_w_valid <= 1'd0;
    main_rocket_mmio_axi_ar_ready <= 1'd0;
    main_rocket_mmio_axi_aw_ready <= 1'd0;
    main_rocket_mmio_axi_b_param_id <= 4'd0;
    main_rocket_mmio_axi_b_payload_resp <= 2'd0;
    main_rocket_mmio_axi_b_valid <= 1'd0;
    main_rocket_mmio_axi_r_last <= 1'd0;
    main_rocket_mmio_axi_r_param_id <= 4'd0;
    main_rocket_mmio_axi_r_payload_data <= 64'd0;
    main_rocket_mmio_axi_r_payload_resp <= 2'd0;
    main_rocket_mmio_axi_r_valid <= 1'd0;
    main_rocket_mmio_axi_w_ready <= 1'd0;
    builder_rocket_axi2axilite_next_state <= builder_rocket_axi2axilite_state;
    case (builder_rocket_axi2axilite_state)
        1'd1: begin
            main_rocket_mmio_a2w_ar_valid <= (main_rocket_mmio_a2w_axi2axi_lite_ax_beat_valid & (~main_rocket_mmio_a2w_axi2axi_lite_cmd_done));
            main_rocket_mmio_a2w_ar_payload_addr <= main_rocket_mmio_a2w_axi2axi_lite_ax_beat_payload_addr;
            main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready <= (main_rocket_mmio_a2w_ar_ready & (~main_rocket_mmio_a2w_axi2axi_lite_cmd_done));
            if ((main_rocket_mmio_a2w_axi2axi_lite_ax_beat_valid & main_rocket_mmio_a2w_axi2axi_lite_ax_beat_last)) begin
                if (main_rocket_mmio_a2w_ar_ready) begin
                    main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready <= 1'd0;
                    main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value0 <= 1'd1;
                    main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value_ce0 <= 1'd1;
                end
            end
            main_rocket_mmio_axi_r_valid <= main_rocket_mmio_a2w_r_valid;
            main_rocket_mmio_axi_r_last <= main_rocket_mmio_a2w_axi2axi_lite_cmd_done;
            main_rocket_mmio_axi_r_payload_resp <= 1'd0;
            main_rocket_mmio_axi_r_param_id <= main_rocket_mmio_a2w_axi2axi_lite_ax_beat_param_id;
            main_rocket_mmio_axi_r_payload_data <= main_rocket_mmio_a2w_r_payload_data;
            main_rocket_mmio_a2w_r_ready <= main_rocket_mmio_axi_r_ready;
            if (((main_rocket_mmio_axi_r_valid & main_rocket_mmio_axi_r_last) & main_rocket_mmio_axi_r_ready)) begin
                main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready <= 1'd1;
                builder_rocket_axi2axilite_next_state <= 1'd0;
            end
        end
        2'd2: begin
            main_rocket_mmio_a2w_aw_valid <= (main_rocket_mmio_a2w_axi2axi_lite_ax_beat_valid & (~main_rocket_mmio_a2w_axi2axi_lite_cmd_done));
            main_rocket_mmio_a2w_aw_payload_addr <= main_rocket_mmio_a2w_axi2axi_lite_ax_beat_payload_addr;
            main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready <= (main_rocket_mmio_a2w_aw_ready & (~main_rocket_mmio_a2w_axi2axi_lite_cmd_done));
            if ((main_rocket_mmio_a2w_axi2axi_lite_ax_beat_valid & main_rocket_mmio_a2w_axi2axi_lite_ax_beat_last)) begin
                if (main_rocket_mmio_a2w_aw_ready) begin
                    main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready <= 1'd0;
                    main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value0 <= 1'd1;
                    main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value_ce0 <= 1'd1;
                end
            end
            main_rocket_mmio_a2w_w_valid <= main_rocket_mmio_axi_w_valid;
            main_rocket_mmio_a2w_w_payload_data <= main_rocket_mmio_axi_w_payload_data;
            main_rocket_mmio_a2w_w_payload_strb <= main_rocket_mmio_axi_w_payload_strb;
            main_rocket_mmio_axi_w_ready <= main_rocket_mmio_a2w_w_ready;
            if (((main_rocket_mmio_axi_w_valid & main_rocket_mmio_axi_w_last) & main_rocket_mmio_axi_w_ready)) begin
                builder_rocket_axi2axilite_next_state <= 2'd3;
            end
        end
        2'd3: begin
            main_rocket_mmio_axi_b_valid <= 1'd1;
            main_rocket_mmio_axi_b_payload_resp <= 1'd0;
            main_rocket_mmio_axi_b_param_id <= main_rocket_mmio_a2w_axi2axi_lite_ax_beat_param_id;
            if (main_rocket_mmio_axi_b_ready) begin
                main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready <= 1'd1;
                builder_rocket_axi2axilite_next_state <= 1'd0;
            end
        end
        default: begin
            main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value0 <= 1'd0;
            main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value_ce0 <= 1'd1;
            if ((main_rocket_mmio_axi_ar_valid & main_rocket_mmio_axi_aw_valid)) begin
                if (main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n) begin
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_valid <= main_rocket_mmio_axi_aw_valid;
                    main_rocket_mmio_axi_aw_ready <= main_rocket_mmio_a2w_axi2axi_lite_ax_burst_ready;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_first <= main_rocket_mmio_axi_aw_first;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_last <= main_rocket_mmio_axi_aw_last;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_addr <= main_rocket_mmio_axi_aw_payload_addr;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_burst <= main_rocket_mmio_axi_aw_payload_burst;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_len <= main_rocket_mmio_axi_aw_payload_len;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_size <= main_rocket_mmio_axi_aw_payload_size;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_lock <= main_rocket_mmio_axi_aw_payload_lock;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_prot <= main_rocket_mmio_axi_aw_payload_prot;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_cache <= main_rocket_mmio_axi_aw_payload_cache;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_qos <= main_rocket_mmio_axi_aw_payload_qos;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_region <= main_rocket_mmio_axi_aw_payload_region;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_id <= main_rocket_mmio_axi_aw_param_id;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_dest <= main_rocket_mmio_axi_aw_param_dest;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_user <= main_rocket_mmio_axi_aw_param_user;
                    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value1 <= 1'd0;
                    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value_ce1 <= 1'd1;
                    builder_rocket_axi2axilite_next_state <= 2'd2;
                end else begin
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_valid <= main_rocket_mmio_axi_ar_valid;
                    main_rocket_mmio_axi_ar_ready <= main_rocket_mmio_a2w_axi2axi_lite_ax_burst_ready;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_first <= main_rocket_mmio_axi_ar_first;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_last <= main_rocket_mmio_axi_ar_last;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_addr <= main_rocket_mmio_axi_ar_payload_addr;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_burst <= main_rocket_mmio_axi_ar_payload_burst;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_len <= main_rocket_mmio_axi_ar_payload_len;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_size <= main_rocket_mmio_axi_ar_payload_size;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_lock <= main_rocket_mmio_axi_ar_payload_lock;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_prot <= main_rocket_mmio_axi_ar_payload_prot;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_cache <= main_rocket_mmio_axi_ar_payload_cache;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_qos <= main_rocket_mmio_axi_ar_payload_qos;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_region <= main_rocket_mmio_axi_ar_payload_region;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_id <= main_rocket_mmio_axi_ar_param_id;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_dest <= main_rocket_mmio_axi_ar_param_dest;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_user <= main_rocket_mmio_axi_ar_param_user;
                    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value1 <= 1'd1;
                    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value_ce1 <= 1'd1;
                    builder_rocket_axi2axilite_next_state <= 1'd1;
                end
            end else begin
                if (main_rocket_mmio_axi_ar_valid) begin
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_valid <= main_rocket_mmio_axi_ar_valid;
                    main_rocket_mmio_axi_ar_ready <= main_rocket_mmio_a2w_axi2axi_lite_ax_burst_ready;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_first <= main_rocket_mmio_axi_ar_first;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_last <= main_rocket_mmio_axi_ar_last;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_addr <= main_rocket_mmio_axi_ar_payload_addr;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_burst <= main_rocket_mmio_axi_ar_payload_burst;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_len <= main_rocket_mmio_axi_ar_payload_len;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_size <= main_rocket_mmio_axi_ar_payload_size;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_lock <= main_rocket_mmio_axi_ar_payload_lock;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_prot <= main_rocket_mmio_axi_ar_payload_prot;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_cache <= main_rocket_mmio_axi_ar_payload_cache;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_qos <= main_rocket_mmio_axi_ar_payload_qos;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_region <= main_rocket_mmio_axi_ar_payload_region;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_id <= main_rocket_mmio_axi_ar_param_id;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_dest <= main_rocket_mmio_axi_ar_param_dest;
                    main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_user <= main_rocket_mmio_axi_ar_param_user;
                    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value1 <= 1'd1;
                    main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value_ce1 <= 1'd1;
                    builder_rocket_axi2axilite_next_state <= 1'd1;
                end else begin
                    if (main_rocket_mmio_axi_aw_valid) begin
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_valid <= main_rocket_mmio_axi_aw_valid;
                        main_rocket_mmio_axi_aw_ready <= main_rocket_mmio_a2w_axi2axi_lite_ax_burst_ready;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_first <= main_rocket_mmio_axi_aw_first;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_last <= main_rocket_mmio_axi_aw_last;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_addr <= main_rocket_mmio_axi_aw_payload_addr;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_burst <= main_rocket_mmio_axi_aw_payload_burst;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_len <= main_rocket_mmio_axi_aw_payload_len;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_size <= main_rocket_mmio_axi_aw_payload_size;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_lock <= main_rocket_mmio_axi_aw_payload_lock;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_prot <= main_rocket_mmio_axi_aw_payload_prot;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_cache <= main_rocket_mmio_axi_aw_payload_cache;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_qos <= main_rocket_mmio_axi_aw_payload_qos;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_payload_region <= main_rocket_mmio_axi_aw_payload_region;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_id <= main_rocket_mmio_axi_aw_param_id;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_dest <= main_rocket_mmio_axi_aw_param_dest;
                        main_rocket_mmio_a2w_axi2axi_lite_ax_burst_param_user <= main_rocket_mmio_axi_aw_param_user;
                        main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value1 <= 1'd0;
                        main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value_ce1 <= 1'd1;
                        builder_rocket_axi2axilite_next_state <= 2'd2;
                    end
                end
            end
        end
    endcase
end
assign main_rocket_mmio_a2w_axi_lite2wishbone_r_addr = (main_rocket_mmio_a2w_ar_payload_addr - 1'd0);
assign main_rocket_mmio_a2w_axi_lite2wishbone_w_addr = (main_rocket_mmio_a2w_aw_payload_addr - 1'd0);
always @(*) begin
    builder_rocket_axilite2wishbone_next_state <= 3'd0;
    main_rocket_mmio_a2w_ar_ready <= 1'd0;
    main_rocket_mmio_a2w_aw_ready <= 1'd0;
    main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value1 <= 64'd0;
    main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value_ce1 <= 1'd0;
    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value0 <= 1'd0;
    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value_ce0 <= 1'd0;
    main_rocket_mmio_a2w_b_payload_resp <= 2'd0;
    main_rocket_mmio_a2w_b_valid <= 1'd0;
    main_rocket_mmio_a2w_r_payload_data <= 64'd0;
    main_rocket_mmio_a2w_r_payload_resp <= 2'd0;
    main_rocket_mmio_a2w_r_valid <= 1'd0;
    main_rocket_mmio_a2w_w_ready <= 1'd0;
    main_rocket_mmio_wb_adr <= 29'd0;
    main_rocket_mmio_wb_cyc <= 1'd0;
    main_rocket_mmio_wb_dat_w <= 64'd0;
    main_rocket_mmio_wb_sel <= 8'd0;
    main_rocket_mmio_wb_stb <= 1'd0;
    main_rocket_mmio_wb_we <= 1'd0;
    builder_rocket_axilite2wishbone_next_state <= builder_rocket_axilite2wishbone_state;
    case (builder_rocket_axilite2wishbone_state)
        1'd1: begin
            main_rocket_mmio_wb_stb <= 1'd1;
            main_rocket_mmio_wb_cyc <= 1'd1;
            main_rocket_mmio_wb_adr <= main_rocket_mmio_a2w_axi_lite2wishbone_r_addr[31:3];
            main_rocket_mmio_wb_sel <= 8'd255;
            if (main_rocket_mmio_wb_ack) begin
                main_rocket_mmio_a2w_ar_ready <= 1'd1;
                main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value1 <= main_rocket_mmio_wb_dat_r;
                main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value_ce1 <= 1'd1;
                builder_rocket_axilite2wishbone_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_rocket_mmio_a2w_r_valid <= 1'd1;
            main_rocket_mmio_a2w_r_payload_resp <= 1'd0;
            main_rocket_mmio_a2w_r_payload_data <= main_rocket_mmio_a2w_axi_lite2wishbone_data;
            if (main_rocket_mmio_a2w_r_ready) begin
                builder_rocket_axilite2wishbone_next_state <= 1'd0;
            end
        end
        2'd3: begin
            main_rocket_mmio_wb_stb <= main_rocket_mmio_a2w_w_valid;
            main_rocket_mmio_wb_cyc <= main_rocket_mmio_a2w_w_valid;
            main_rocket_mmio_wb_we <= 1'd1;
            main_rocket_mmio_wb_adr <= main_rocket_mmio_a2w_axi_lite2wishbone_w_addr[31:3];
            main_rocket_mmio_wb_sel <= main_rocket_mmio_a2w_w_payload_strb;
            main_rocket_mmio_wb_dat_w <= main_rocket_mmio_a2w_w_payload_data;
            if (main_rocket_mmio_wb_ack) begin
                main_rocket_mmio_a2w_aw_ready <= 1'd1;
                main_rocket_mmio_a2w_w_ready <= 1'd1;
                builder_rocket_axilite2wishbone_next_state <= 3'd4;
            end
        end
        3'd4: begin
            main_rocket_mmio_a2w_b_valid <= 1'd1;
            main_rocket_mmio_a2w_b_payload_resp <= 1'd0;
            if (main_rocket_mmio_a2w_b_ready) begin
                builder_rocket_axilite2wishbone_next_state <= 1'd0;
            end
        end
        default: begin
            if ((main_rocket_mmio_a2w_ar_valid & main_rocket_mmio_a2w_aw_valid)) begin
                if (main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n) begin
                    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value0 <= 1'd0;
                    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value_ce0 <= 1'd1;
                    builder_rocket_axilite2wishbone_next_state <= 2'd3;
                end else begin
                    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value0 <= 1'd1;
                    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value_ce0 <= 1'd1;
                    builder_rocket_axilite2wishbone_next_state <= 1'd1;
                end
            end else begin
                if (main_rocket_mmio_a2w_ar_valid) begin
                    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value0 <= 1'd1;
                    main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value_ce0 <= 1'd1;
                    builder_rocket_axilite2wishbone_next_state <= 1'd1;
                end else begin
                    if (main_rocket_mmio_a2w_aw_valid) begin
                        main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value0 <= 1'd0;
                        main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value_ce0 <= 1'd1;
                        builder_rocket_axilite2wishbone_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_rocket_l2fb_a2w_addr = (main_rocket_l2fb_wb_adr - 1'd0);
always @(*) begin
    builder_rocket_next_state <= 2'd0;
    main_rocket_l2fb_a2w_ar_payload_addr <= 32'd0;
    main_rocket_l2fb_a2w_ar_valid <= 1'd0;
    main_rocket_l2fb_a2w_aw_payload_addr <= 32'd0;
    main_rocket_l2fb_a2w_aw_valid <= 1'd0;
    main_rocket_l2fb_a2w_b_ready <= 1'd0;
    main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 <= 1'd0;
    main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 <= 1'd0;
    main_rocket_l2fb_a2w_data_done_rocket_next_value1 <= 1'd0;
    main_rocket_l2fb_a2w_data_done_rocket_next_value_ce1 <= 1'd0;
    main_rocket_l2fb_a2w_r_ready <= 1'd0;
    main_rocket_l2fb_a2w_w_payload_data <= 64'd0;
    main_rocket_l2fb_a2w_w_payload_strb <= 8'd0;
    main_rocket_l2fb_a2w_w_valid <= 1'd0;
    main_rocket_l2fb_wb_ack <= 1'd0;
    main_rocket_l2fb_wb_dat_r <= 64'd0;
    main_rocket_l2fb_wb_err <= 1'd0;
    builder_rocket_next_state <= builder_rocket_state;
    case (builder_rocket_state)
        1'd1: begin
            main_rocket_l2fb_a2w_aw_valid <= (~main_rocket_l2fb_a2w_cmd_done);
            main_rocket_l2fb_a2w_aw_payload_addr[31:3] <= main_rocket_l2fb_a2w_addr;
            if ((main_rocket_l2fb_a2w_aw_valid & main_rocket_l2fb_a2w_aw_ready)) begin
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 <= 1'd1;
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 <= 1'd1;
            end
            main_rocket_l2fb_a2w_w_valid <= (~main_rocket_l2fb_a2w_data_done);
            main_rocket_l2fb_a2w_w_payload_data <= main_rocket_l2fb_wb_dat_w;
            main_rocket_l2fb_a2w_w_payload_strb <= main_rocket_l2fb_wb_sel;
            if ((main_rocket_l2fb_a2w_w_valid & main_rocket_l2fb_a2w_w_ready)) begin
                main_rocket_l2fb_a2w_data_done_rocket_next_value1 <= 1'd1;
                main_rocket_l2fb_a2w_data_done_rocket_next_value_ce1 <= 1'd1;
            end
            main_rocket_l2fb_a2w_b_ready <= (main_rocket_l2fb_a2w_cmd_done & main_rocket_l2fb_a2w_data_done);
            if ((main_rocket_l2fb_a2w_b_valid & main_rocket_l2fb_a2w_b_ready)) begin
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 <= 1'd0;
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 <= 1'd1;
                main_rocket_l2fb_a2w_data_done_rocket_next_value1 <= 1'd0;
                main_rocket_l2fb_a2w_data_done_rocket_next_value_ce1 <= 1'd1;
                if ((main_rocket_l2fb_a2w_b_payload_resp == 1'd0)) begin
                    main_rocket_l2fb_wb_ack <= 1'd1;
                    builder_rocket_next_state <= 1'd0;
                end else begin
                    builder_rocket_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            main_rocket_l2fb_a2w_ar_valid <= (~main_rocket_l2fb_a2w_cmd_done);
            main_rocket_l2fb_a2w_ar_payload_addr[31:3] <= main_rocket_l2fb_a2w_addr;
            if ((main_rocket_l2fb_a2w_ar_valid & main_rocket_l2fb_a2w_ar_ready)) begin
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 <= 1'd1;
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 <= 1'd1;
            end
            main_rocket_l2fb_a2w_r_ready <= main_rocket_l2fb_a2w_cmd_done;
            if ((main_rocket_l2fb_a2w_r_valid & main_rocket_l2fb_a2w_r_ready)) begin
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 <= 1'd0;
                main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 <= 1'd1;
                if ((main_rocket_l2fb_a2w_r_payload_resp == 1'd0)) begin
                    main_rocket_l2fb_wb_dat_r <= main_rocket_l2fb_a2w_r_payload_data;
                    main_rocket_l2fb_wb_ack <= 1'd1;
                    builder_rocket_next_state <= 1'd0;
                end else begin
                    builder_rocket_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            main_rocket_l2fb_wb_ack <= 1'd1;
            main_rocket_l2fb_wb_err <= 1'd1;
            builder_rocket_next_state <= 1'd0;
        end
        default: begin
            if ((main_rocket_l2fb_wb_stb & main_rocket_l2fb_wb_cyc)) begin
                if (main_rocket_l2fb_wb_we) begin
                    main_rocket_l2fb_a2w_aw_valid <= 1'd1;
                    main_rocket_l2fb_a2w_aw_payload_addr[31:3] <= main_rocket_l2fb_a2w_addr;
                    if (main_rocket_l2fb_a2w_aw_ready) begin
                        main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 <= 1'd1;
                        main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 <= 1'd1;
                    end
                    main_rocket_l2fb_a2w_w_valid <= 1'd1;
                    main_rocket_l2fb_a2w_w_payload_data <= main_rocket_l2fb_wb_dat_w;
                    main_rocket_l2fb_a2w_w_payload_strb <= main_rocket_l2fb_wb_sel;
                    if (main_rocket_l2fb_a2w_w_ready) begin
                        main_rocket_l2fb_a2w_data_done_rocket_next_value1 <= 1'd1;
                        main_rocket_l2fb_a2w_data_done_rocket_next_value_ce1 <= 1'd1;
                    end
                    builder_rocket_next_state <= 1'd1;
                end else begin
                    main_rocket_l2fb_a2w_ar_valid <= 1'd1;
                    main_rocket_l2fb_a2w_ar_payload_addr[31:3] <= main_rocket_l2fb_a2w_addr;
                    if (main_rocket_l2fb_a2w_ar_ready) begin
                        main_rocket_l2fb_a2w_cmd_done_rocket_next_value0 <= 1'd1;
                        main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0 <= 1'd1;
                    end
                    builder_rocket_next_state <= 2'd2;
                end
            end
        end
    endcase
end
assign main_rocket_l2fb_axi_aw_valid = main_rocket_l2fb_a2w_aw_valid;
assign main_rocket_l2fb_a2w_aw_ready = main_rocket_l2fb_axi_aw_ready;
assign main_rocket_l2fb_axi_aw_payload_addr = main_rocket_l2fb_a2w_aw_payload_addr;
assign main_rocket_l2fb_axi_aw_payload_burst = 1'd1;
assign main_rocket_l2fb_axi_aw_payload_len = 1'd0;
assign main_rocket_l2fb_axi_aw_payload_size = 2'd3;
assign main_rocket_l2fb_axi_aw_payload_lock = 1'd0;
assign main_rocket_l2fb_axi_aw_payload_prot = 1'd0;
assign main_rocket_l2fb_axi_aw_payload_cache = 2'd3;
assign main_rocket_l2fb_axi_aw_payload_qos = 1'd0;
assign main_rocket_l2fb_axi_aw_param_id = 1'd0;
assign main_rocket_l2fb_axi_w_valid = main_rocket_l2fb_a2w_w_valid;
assign main_rocket_l2fb_a2w_w_ready = main_rocket_l2fb_axi_w_ready;
assign main_rocket_l2fb_axi_w_payload_data = main_rocket_l2fb_a2w_w_payload_data;
assign main_rocket_l2fb_axi_w_payload_strb = main_rocket_l2fb_a2w_w_payload_strb;
assign main_rocket_l2fb_axi_w_last = 1'd1;
assign main_rocket_l2fb_a2w_b_valid = main_rocket_l2fb_axi_b_valid;
assign main_rocket_l2fb_a2w_b_payload_resp = main_rocket_l2fb_axi_b_payload_resp;
assign main_rocket_l2fb_axi_b_ready = main_rocket_l2fb_a2w_b_ready;
assign main_rocket_l2fb_axi_ar_valid = main_rocket_l2fb_a2w_ar_valid;
assign main_rocket_l2fb_a2w_ar_ready = main_rocket_l2fb_axi_ar_ready;
assign main_rocket_l2fb_axi_ar_payload_addr = main_rocket_l2fb_a2w_ar_payload_addr;
assign main_rocket_l2fb_axi_ar_payload_burst = 1'd1;
assign main_rocket_l2fb_axi_ar_payload_len = 1'd0;
assign main_rocket_l2fb_axi_ar_payload_size = 2'd3;
assign main_rocket_l2fb_axi_ar_payload_lock = 1'd0;
assign main_rocket_l2fb_axi_ar_payload_prot = 1'd0;
assign main_rocket_l2fb_axi_ar_payload_cache = 2'd3;
assign main_rocket_l2fb_axi_ar_payload_qos = 1'd0;
assign main_rocket_l2fb_axi_ar_param_id = 1'd0;
assign main_rocket_l2fb_a2w_r_valid = main_rocket_l2fb_axi_r_valid;
assign main_rocket_l2fb_a2w_r_payload_resp = main_rocket_l2fb_axi_r_payload_resp;
assign main_rocket_l2fb_a2w_r_payload_data = main_rocket_l2fb_axi_r_payload_data;
assign main_rocket_l2fb_axi_r_ready = main_rocket_l2fb_a2w_r_ready;
assign main_basesoc_adr = main_basesoc_ram_bus_adr[14:0];
assign main_basesoc_ram_bus_dat_r = main_basesoc_dat_r;
always @(*) begin
    main_ram_we <= 4'd0;
    main_ram_we[0] <= (((main_ram_bus_ram_bus_cyc & main_ram_bus_ram_bus_stb) & main_ram_bus_ram_bus_we) & main_ram_bus_ram_bus_sel[0]);
    main_ram_we[1] <= (((main_ram_bus_ram_bus_cyc & main_ram_bus_ram_bus_stb) & main_ram_bus_ram_bus_we) & main_ram_bus_ram_bus_sel[1]);
    main_ram_we[2] <= (((main_ram_bus_ram_bus_cyc & main_ram_bus_ram_bus_stb) & main_ram_bus_ram_bus_we) & main_ram_bus_ram_bus_sel[2]);
    main_ram_we[3] <= (((main_ram_bus_ram_bus_cyc & main_ram_bus_ram_bus_stb) & main_ram_bus_ram_bus_we) & main_ram_bus_ram_bus_sel[3]);
end
assign main_ram_adr = main_ram_bus_ram_bus_adr[10:0];
assign main_ram_bus_ram_bus_dat_r = main_ram_dat_r;
assign main_ram_dat_w = main_ram_bus_ram_bus_dat_w;
always @(*) begin
    builder_rs232phytx_next_state <= 1'd0;
    main_serial_tx_rs232phytx_next_value1 <= 1'd0;
    main_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    main_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    main_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    main_tx_enable <= 1'd0;
    main_tx_sink_ready <= 1'd0;
    builder_rs232phytx_next_state <= builder_rs232phytx_state;
    case (builder_rs232phytx_state)
        1'd1: begin
            main_tx_enable <= 1'd1;
            if (main_tx_tick) begin
                main_serial_tx_rs232phytx_next_value1 <= main_tx_data[0];
                main_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_tx_count_rs232phytx_next_value0 <= (main_tx_count + 1'd1);
                main_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_tx_data_rs232phytx_next_value2 <= {1'd1, main_tx_data[7:1]};
                main_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_tx_count == 4'd9)) begin
                    main_tx_sink_ready <= 1'd1;
                    builder_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_serial_tx_rs232phytx_next_value1 <= 1'd1;
            main_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_tx_sink_valid) begin
                main_serial_tx_rs232phytx_next_value1 <= 1'd0;
                main_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_tx_data_rs232phytx_next_value2 <= main_tx_sink_payload_data;
                main_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_rs232phyrx_next_state <= 1'd0;
    main_rx_count_rs232phyrx_next_value0 <= 4'd0;
    main_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_rx_enable <= 1'd0;
    main_rx_source_payload_data <= 8'd0;
    main_rx_source_valid <= 1'd0;
    builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
    case (builder_rs232phyrx_state)
        1'd1: begin
            main_rx_enable <= 1'd1;
            if (main_rx_tick) begin
                main_rx_count_rs232phyrx_next_value0 <= (main_rx_count + 1'd1);
                main_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_rx_data_rs232phyrx_next_value1 <= {main_rx_rx, main_rx_data[7:1]};
                main_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_rx_count == 4'd9)) begin
                    main_rx_source_valid <= (main_rx_rx == 1'd1);
                    main_rx_source_payload_data <= main_rx_data;
                    builder_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_rx_rx == 1'd0) & (main_rx_rx_d == 1'd1))) begin
                builder_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_uart_uart_sink_valid = main_rx_source_valid;
assign main_rx_source_ready = main_uart_uart_sink_ready;
assign main_uart_uart_sink_first = main_rx_source_first;
assign main_uart_uart_sink_last = main_rx_source_last;
assign main_uart_uart_sink_payload_data = main_rx_source_payload_data;
assign main_tx_sink_valid = main_uart_uart_source_valid;
assign main_uart_uart_source_ready = main_tx_sink_ready;
assign main_tx_sink_first = main_uart_uart_source_first;
assign main_tx_sink_last = main_uart_uart_source_last;
assign main_tx_sink_payload_data = main_uart_uart_source_payload_data;
assign main_uart_tx_fifo_sink_valid = main_uart_rxtx_re;
assign main_uart_tx_fifo_sink_payload_data = main_uart_rxtx_r;
assign main_uart_uart_source_valid = main_uart_tx_fifo_source_valid;
assign main_uart_tx_fifo_source_ready = main_uart_uart_source_ready;
assign main_uart_uart_source_first = main_uart_tx_fifo_source_first;
assign main_uart_uart_source_last = main_uart_tx_fifo_source_last;
assign main_uart_uart_source_payload_data = main_uart_tx_fifo_source_payload_data;
assign main_uart_txfull_status = (~main_uart_tx_fifo_sink_ready);
assign main_uart_txempty_status = (~main_uart_tx_fifo_source_valid);
assign main_uart_tx_trigger = main_uart_tx_fifo_sink_ready;
assign main_uart_rx_fifo_sink_valid = main_uart_uart_sink_valid;
assign main_uart_uart_sink_ready = main_uart_rx_fifo_sink_ready;
assign main_uart_rx_fifo_sink_first = main_uart_uart_sink_first;
assign main_uart_rx_fifo_sink_last = main_uart_uart_sink_last;
assign main_uart_rx_fifo_sink_payload_data = main_uart_uart_sink_payload_data;
assign main_uart_rxtx_w = main_uart_rx_fifo_source_payload_data;
assign main_uart_rx_fifo_source_ready = (main_uart_rx_clear | (1'd0 & main_uart_rxtx_we));
assign main_uart_rxempty_status = (~main_uart_rx_fifo_source_valid);
assign main_uart_rxfull_status = (~main_uart_rx_fifo_sink_ready);
assign main_uart_rx_trigger = main_uart_rx_fifo_source_valid;
assign main_uart_tx0 = main_uart_tx_status;
assign main_uart_tx1 = main_uart_tx_pending;
always @(*) begin
    main_uart_tx_clear <= 1'd0;
    if ((main_uart_pending_re & main_uart_pending_r[0])) begin
        main_uart_tx_clear <= 1'd1;
    end
end
assign main_uart_rx0 = main_uart_rx_status;
assign main_uart_rx1 = main_uart_rx_pending;
always @(*) begin
    main_uart_rx_clear <= 1'd0;
    if ((main_uart_pending_re & main_uart_pending_r[1])) begin
        main_uart_rx_clear <= 1'd1;
    end
end
assign main_uart_irq = ((main_uart_pending_status[0] & main_uart_enable_storage[0]) | (main_uart_pending_status[1] & main_uart_enable_storage[1]));
assign main_uart_tx_status = main_uart_tx_trigger;
assign main_uart_rx_status = main_uart_rx_trigger;
assign main_uart_tx_fifo_syncfifo_din = {main_uart_tx_fifo_fifo_in_last, main_uart_tx_fifo_fifo_in_first, main_uart_tx_fifo_fifo_in_payload_data};
assign {main_uart_tx_fifo_fifo_out_last, main_uart_tx_fifo_fifo_out_first, main_uart_tx_fifo_fifo_out_payload_data} = main_uart_tx_fifo_syncfifo_dout;
assign main_uart_tx_fifo_sink_ready = main_uart_tx_fifo_syncfifo_writable;
assign main_uart_tx_fifo_syncfifo_we = main_uart_tx_fifo_sink_valid;
assign main_uart_tx_fifo_fifo_in_first = main_uart_tx_fifo_sink_first;
assign main_uart_tx_fifo_fifo_in_last = main_uart_tx_fifo_sink_last;
assign main_uart_tx_fifo_fifo_in_payload_data = main_uart_tx_fifo_sink_payload_data;
assign main_uart_tx_fifo_source_valid = main_uart_tx_fifo_readable;
assign main_uart_tx_fifo_source_first = main_uart_tx_fifo_fifo_out_first;
assign main_uart_tx_fifo_source_last = main_uart_tx_fifo_fifo_out_last;
assign main_uart_tx_fifo_source_payload_data = main_uart_tx_fifo_fifo_out_payload_data;
assign main_uart_tx_fifo_re = main_uart_tx_fifo_source_ready;
assign main_uart_tx_fifo_syncfifo_re = (main_uart_tx_fifo_syncfifo_readable & ((~main_uart_tx_fifo_readable) | main_uart_tx_fifo_re));
assign main_uart_tx_fifo_level1 = (main_uart_tx_fifo_level0 + main_uart_tx_fifo_readable);
always @(*) begin
    main_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_uart_tx_fifo_replace) begin
        main_uart_tx_fifo_wrport_adr <= (main_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_uart_tx_fifo_wrport_adr <= main_uart_tx_fifo_produce;
    end
end
assign main_uart_tx_fifo_wrport_dat_w = main_uart_tx_fifo_syncfifo_din;
assign main_uart_tx_fifo_wrport_we = (main_uart_tx_fifo_syncfifo_we & (main_uart_tx_fifo_syncfifo_writable | main_uart_tx_fifo_replace));
assign main_uart_tx_fifo_do_read = (main_uart_tx_fifo_syncfifo_readable & main_uart_tx_fifo_syncfifo_re);
assign main_uart_tx_fifo_rdport_adr = main_uart_tx_fifo_consume;
assign main_uart_tx_fifo_syncfifo_dout = main_uart_tx_fifo_rdport_dat_r;
assign main_uart_tx_fifo_rdport_re = main_uart_tx_fifo_do_read;
assign main_uart_tx_fifo_syncfifo_writable = (main_uart_tx_fifo_level0 != 5'd16);
assign main_uart_tx_fifo_syncfifo_readable = (main_uart_tx_fifo_level0 != 1'd0);
assign main_uart_rx_fifo_syncfifo_din = {main_uart_rx_fifo_fifo_in_last, main_uart_rx_fifo_fifo_in_first, main_uart_rx_fifo_fifo_in_payload_data};
assign {main_uart_rx_fifo_fifo_out_last, main_uart_rx_fifo_fifo_out_first, main_uart_rx_fifo_fifo_out_payload_data} = main_uart_rx_fifo_syncfifo_dout;
assign main_uart_rx_fifo_sink_ready = main_uart_rx_fifo_syncfifo_writable;
assign main_uart_rx_fifo_syncfifo_we = main_uart_rx_fifo_sink_valid;
assign main_uart_rx_fifo_fifo_in_first = main_uart_rx_fifo_sink_first;
assign main_uart_rx_fifo_fifo_in_last = main_uart_rx_fifo_sink_last;
assign main_uart_rx_fifo_fifo_in_payload_data = main_uart_rx_fifo_sink_payload_data;
assign main_uart_rx_fifo_source_valid = main_uart_rx_fifo_readable;
assign main_uart_rx_fifo_source_first = main_uart_rx_fifo_fifo_out_first;
assign main_uart_rx_fifo_source_last = main_uart_rx_fifo_fifo_out_last;
assign main_uart_rx_fifo_source_payload_data = main_uart_rx_fifo_fifo_out_payload_data;
assign main_uart_rx_fifo_re = main_uart_rx_fifo_source_ready;
assign main_uart_rx_fifo_syncfifo_re = (main_uart_rx_fifo_syncfifo_readable & ((~main_uart_rx_fifo_readable) | main_uart_rx_fifo_re));
assign main_uart_rx_fifo_level1 = (main_uart_rx_fifo_level0 + main_uart_rx_fifo_readable);
always @(*) begin
    main_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_uart_rx_fifo_replace) begin
        main_uart_rx_fifo_wrport_adr <= (main_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_uart_rx_fifo_wrport_adr <= main_uart_rx_fifo_produce;
    end
end
assign main_uart_rx_fifo_wrport_dat_w = main_uart_rx_fifo_syncfifo_din;
assign main_uart_rx_fifo_wrport_we = (main_uart_rx_fifo_syncfifo_we & (main_uart_rx_fifo_syncfifo_writable | main_uart_rx_fifo_replace));
assign main_uart_rx_fifo_do_read = (main_uart_rx_fifo_syncfifo_readable & main_uart_rx_fifo_syncfifo_re);
assign main_uart_rx_fifo_rdport_adr = main_uart_rx_fifo_consume;
assign main_uart_rx_fifo_syncfifo_dout = main_uart_rx_fifo_rdport_dat_r;
assign main_uart_rx_fifo_rdport_re = main_uart_rx_fifo_do_read;
assign main_uart_rx_fifo_syncfifo_writable = (main_uart_rx_fifo_level0 != 5'd16);
assign main_uart_rx_fifo_syncfifo_readable = (main_uart_rx_fifo_level0 != 1'd0);
assign main_timer_zero_trigger = (main_timer_value == 1'd0);
assign main_timer_zero0 = main_timer_zero_status;
assign main_timer_zero1 = main_timer_zero_pending;
always @(*) begin
    main_timer_zero_clear <= 1'd0;
    if ((main_timer_pending_re & main_timer_pending_r)) begin
        main_timer_zero_clear <= 1'd1;
    end
end
assign main_timer_irq = (main_timer_pending_status & main_timer_enable_storage);
assign main_timer_zero_status = main_timer_zero_trigger;
assign ddram_ba = main_usddrphy_pads_ba;
assign ddram_bg = main_usddrphy_pads_ba[2];
assign main_usddrphy_dqs_oe_delay_tappeddelayline = ((main_usddrphy_dqs_preamble | main_usddrphy_dqs_oe) | main_usddrphy_dqs_postamble);
always @(*) begin
    main_usddrphy_wdly_dqs_inc_count_status <= 9'd0;
    if (main_usddrphy_dly_sel_storage[0]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count0;
    end
    if (main_usddrphy_dly_sel_storage[1]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count1;
    end
    if (main_usddrphy_dly_sel_storage[2]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count2;
    end
    if (main_usddrphy_dly_sel_storage[3]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count3;
    end
    if (main_usddrphy_dly_sel_storage[4]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count4;
    end
    if (main_usddrphy_dly_sel_storage[5]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count5;
    end
    if (main_usddrphy_dly_sel_storage[6]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count6;
    end
    if (main_usddrphy_dly_sel_storage[7]) begin
        main_usddrphy_wdly_dqs_inc_count_status <= main_usddrphy_wdly_dqs_inc_count7;
    end
end
assign main_usddrphy_dq_oe_delay_tappeddelayline = ((main_usddrphy_dqs_preamble | main_usddrphy_dq_oe) | main_usddrphy_dqs_postamble);
always @(*) begin
    main_usddrphy_interface1_dfi_p0_rddata <= 128'd0;
    main_usddrphy_interface1_dfi_p0_rddata[0] <= main_usddrphy_bitslip04[0];
    main_usddrphy_interface1_dfi_p0_rddata[64] <= main_usddrphy_bitslip04[1];
    main_usddrphy_interface1_dfi_p0_rddata[1] <= main_usddrphy_bitslip14[0];
    main_usddrphy_interface1_dfi_p0_rddata[65] <= main_usddrphy_bitslip14[1];
    main_usddrphy_interface1_dfi_p0_rddata[2] <= main_usddrphy_bitslip24[0];
    main_usddrphy_interface1_dfi_p0_rddata[66] <= main_usddrphy_bitslip24[1];
    main_usddrphy_interface1_dfi_p0_rddata[3] <= main_usddrphy_bitslip34[0];
    main_usddrphy_interface1_dfi_p0_rddata[67] <= main_usddrphy_bitslip34[1];
    main_usddrphy_interface1_dfi_p0_rddata[4] <= main_usddrphy_bitslip44[0];
    main_usddrphy_interface1_dfi_p0_rddata[68] <= main_usddrphy_bitslip44[1];
    main_usddrphy_interface1_dfi_p0_rddata[5] <= main_usddrphy_bitslip54[0];
    main_usddrphy_interface1_dfi_p0_rddata[69] <= main_usddrphy_bitslip54[1];
    main_usddrphy_interface1_dfi_p0_rddata[6] <= main_usddrphy_bitslip64[0];
    main_usddrphy_interface1_dfi_p0_rddata[70] <= main_usddrphy_bitslip64[1];
    main_usddrphy_interface1_dfi_p0_rddata[7] <= main_usddrphy_bitslip74[0];
    main_usddrphy_interface1_dfi_p0_rddata[71] <= main_usddrphy_bitslip74[1];
    main_usddrphy_interface1_dfi_p0_rddata[8] <= main_usddrphy_bitslip82[0];
    main_usddrphy_interface1_dfi_p0_rddata[72] <= main_usddrphy_bitslip82[1];
    main_usddrphy_interface1_dfi_p0_rddata[9] <= main_usddrphy_bitslip92[0];
    main_usddrphy_interface1_dfi_p0_rddata[73] <= main_usddrphy_bitslip92[1];
    main_usddrphy_interface1_dfi_p0_rddata[10] <= main_usddrphy_bitslip102[0];
    main_usddrphy_interface1_dfi_p0_rddata[74] <= main_usddrphy_bitslip102[1];
    main_usddrphy_interface1_dfi_p0_rddata[11] <= main_usddrphy_bitslip112[0];
    main_usddrphy_interface1_dfi_p0_rddata[75] <= main_usddrphy_bitslip112[1];
    main_usddrphy_interface1_dfi_p0_rddata[12] <= main_usddrphy_bitslip122[0];
    main_usddrphy_interface1_dfi_p0_rddata[76] <= main_usddrphy_bitslip122[1];
    main_usddrphy_interface1_dfi_p0_rddata[13] <= main_usddrphy_bitslip132[0];
    main_usddrphy_interface1_dfi_p0_rddata[77] <= main_usddrphy_bitslip132[1];
    main_usddrphy_interface1_dfi_p0_rddata[14] <= main_usddrphy_bitslip142[0];
    main_usddrphy_interface1_dfi_p0_rddata[78] <= main_usddrphy_bitslip142[1];
    main_usddrphy_interface1_dfi_p0_rddata[15] <= main_usddrphy_bitslip152[0];
    main_usddrphy_interface1_dfi_p0_rddata[79] <= main_usddrphy_bitslip152[1];
    main_usddrphy_interface1_dfi_p0_rddata[16] <= main_usddrphy_bitslip162[0];
    main_usddrphy_interface1_dfi_p0_rddata[80] <= main_usddrphy_bitslip162[1];
    main_usddrphy_interface1_dfi_p0_rddata[17] <= main_usddrphy_bitslip172[0];
    main_usddrphy_interface1_dfi_p0_rddata[81] <= main_usddrphy_bitslip172[1];
    main_usddrphy_interface1_dfi_p0_rddata[18] <= main_usddrphy_bitslip182[0];
    main_usddrphy_interface1_dfi_p0_rddata[82] <= main_usddrphy_bitslip182[1];
    main_usddrphy_interface1_dfi_p0_rddata[19] <= main_usddrphy_bitslip192[0];
    main_usddrphy_interface1_dfi_p0_rddata[83] <= main_usddrphy_bitslip192[1];
    main_usddrphy_interface1_dfi_p0_rddata[20] <= main_usddrphy_bitslip202[0];
    main_usddrphy_interface1_dfi_p0_rddata[84] <= main_usddrphy_bitslip202[1];
    main_usddrphy_interface1_dfi_p0_rddata[21] <= main_usddrphy_bitslip212[0];
    main_usddrphy_interface1_dfi_p0_rddata[85] <= main_usddrphy_bitslip212[1];
    main_usddrphy_interface1_dfi_p0_rddata[22] <= main_usddrphy_bitslip222[0];
    main_usddrphy_interface1_dfi_p0_rddata[86] <= main_usddrphy_bitslip222[1];
    main_usddrphy_interface1_dfi_p0_rddata[23] <= main_usddrphy_bitslip232[0];
    main_usddrphy_interface1_dfi_p0_rddata[87] <= main_usddrphy_bitslip232[1];
    main_usddrphy_interface1_dfi_p0_rddata[24] <= main_usddrphy_bitslip242[0];
    main_usddrphy_interface1_dfi_p0_rddata[88] <= main_usddrphy_bitslip242[1];
    main_usddrphy_interface1_dfi_p0_rddata[25] <= main_usddrphy_bitslip252[0];
    main_usddrphy_interface1_dfi_p0_rddata[89] <= main_usddrphy_bitslip252[1];
    main_usddrphy_interface1_dfi_p0_rddata[26] <= main_usddrphy_bitslip262[0];
    main_usddrphy_interface1_dfi_p0_rddata[90] <= main_usddrphy_bitslip262[1];
    main_usddrphy_interface1_dfi_p0_rddata[27] <= main_usddrphy_bitslip272[0];
    main_usddrphy_interface1_dfi_p0_rddata[91] <= main_usddrphy_bitslip272[1];
    main_usddrphy_interface1_dfi_p0_rddata[28] <= main_usddrphy_bitslip282[0];
    main_usddrphy_interface1_dfi_p0_rddata[92] <= main_usddrphy_bitslip282[1];
    main_usddrphy_interface1_dfi_p0_rddata[29] <= main_usddrphy_bitslip292[0];
    main_usddrphy_interface1_dfi_p0_rddata[93] <= main_usddrphy_bitslip292[1];
    main_usddrphy_interface1_dfi_p0_rddata[30] <= main_usddrphy_bitslip302[0];
    main_usddrphy_interface1_dfi_p0_rddata[94] <= main_usddrphy_bitslip302[1];
    main_usddrphy_interface1_dfi_p0_rddata[31] <= main_usddrphy_bitslip312[0];
    main_usddrphy_interface1_dfi_p0_rddata[95] <= main_usddrphy_bitslip312[1];
    main_usddrphy_interface1_dfi_p0_rddata[32] <= main_usddrphy_bitslip322[0];
    main_usddrphy_interface1_dfi_p0_rddata[96] <= main_usddrphy_bitslip322[1];
    main_usddrphy_interface1_dfi_p0_rddata[33] <= main_usddrphy_bitslip332[0];
    main_usddrphy_interface1_dfi_p0_rddata[97] <= main_usddrphy_bitslip332[1];
    main_usddrphy_interface1_dfi_p0_rddata[34] <= main_usddrphy_bitslip342[0];
    main_usddrphy_interface1_dfi_p0_rddata[98] <= main_usddrphy_bitslip342[1];
    main_usddrphy_interface1_dfi_p0_rddata[35] <= main_usddrphy_bitslip352[0];
    main_usddrphy_interface1_dfi_p0_rddata[99] <= main_usddrphy_bitslip352[1];
    main_usddrphy_interface1_dfi_p0_rddata[36] <= main_usddrphy_bitslip362[0];
    main_usddrphy_interface1_dfi_p0_rddata[100] <= main_usddrphy_bitslip362[1];
    main_usddrphy_interface1_dfi_p0_rddata[37] <= main_usddrphy_bitslip372[0];
    main_usddrphy_interface1_dfi_p0_rddata[101] <= main_usddrphy_bitslip372[1];
    main_usddrphy_interface1_dfi_p0_rddata[38] <= main_usddrphy_bitslip382[0];
    main_usddrphy_interface1_dfi_p0_rddata[102] <= main_usddrphy_bitslip382[1];
    main_usddrphy_interface1_dfi_p0_rddata[39] <= main_usddrphy_bitslip392[0];
    main_usddrphy_interface1_dfi_p0_rddata[103] <= main_usddrphy_bitslip392[1];
    main_usddrphy_interface1_dfi_p0_rddata[40] <= main_usddrphy_bitslip402[0];
    main_usddrphy_interface1_dfi_p0_rddata[104] <= main_usddrphy_bitslip402[1];
    main_usddrphy_interface1_dfi_p0_rddata[41] <= main_usddrphy_bitslip412[0];
    main_usddrphy_interface1_dfi_p0_rddata[105] <= main_usddrphy_bitslip412[1];
    main_usddrphy_interface1_dfi_p0_rddata[42] <= main_usddrphy_bitslip422[0];
    main_usddrphy_interface1_dfi_p0_rddata[106] <= main_usddrphy_bitslip422[1];
    main_usddrphy_interface1_dfi_p0_rddata[43] <= main_usddrphy_bitslip432[0];
    main_usddrphy_interface1_dfi_p0_rddata[107] <= main_usddrphy_bitslip432[1];
    main_usddrphy_interface1_dfi_p0_rddata[44] <= main_usddrphy_bitslip442[0];
    main_usddrphy_interface1_dfi_p0_rddata[108] <= main_usddrphy_bitslip442[1];
    main_usddrphy_interface1_dfi_p0_rddata[45] <= main_usddrphy_bitslip452[0];
    main_usddrphy_interface1_dfi_p0_rddata[109] <= main_usddrphy_bitslip452[1];
    main_usddrphy_interface1_dfi_p0_rddata[46] <= main_usddrphy_bitslip462[0];
    main_usddrphy_interface1_dfi_p0_rddata[110] <= main_usddrphy_bitslip462[1];
    main_usddrphy_interface1_dfi_p0_rddata[47] <= main_usddrphy_bitslip472[0];
    main_usddrphy_interface1_dfi_p0_rddata[111] <= main_usddrphy_bitslip472[1];
    main_usddrphy_interface1_dfi_p0_rddata[48] <= main_usddrphy_bitslip482[0];
    main_usddrphy_interface1_dfi_p0_rddata[112] <= main_usddrphy_bitslip482[1];
    main_usddrphy_interface1_dfi_p0_rddata[49] <= main_usddrphy_bitslip492[0];
    main_usddrphy_interface1_dfi_p0_rddata[113] <= main_usddrphy_bitslip492[1];
    main_usddrphy_interface1_dfi_p0_rddata[50] <= main_usddrphy_bitslip502[0];
    main_usddrphy_interface1_dfi_p0_rddata[114] <= main_usddrphy_bitslip502[1];
    main_usddrphy_interface1_dfi_p0_rddata[51] <= main_usddrphy_bitslip512[0];
    main_usddrphy_interface1_dfi_p0_rddata[115] <= main_usddrphy_bitslip512[1];
    main_usddrphy_interface1_dfi_p0_rddata[52] <= main_usddrphy_bitslip522[0];
    main_usddrphy_interface1_dfi_p0_rddata[116] <= main_usddrphy_bitslip522[1];
    main_usddrphy_interface1_dfi_p0_rddata[53] <= main_usddrphy_bitslip532[0];
    main_usddrphy_interface1_dfi_p0_rddata[117] <= main_usddrphy_bitslip532[1];
    main_usddrphy_interface1_dfi_p0_rddata[54] <= main_usddrphy_bitslip542[0];
    main_usddrphy_interface1_dfi_p0_rddata[118] <= main_usddrphy_bitslip542[1];
    main_usddrphy_interface1_dfi_p0_rddata[55] <= main_usddrphy_bitslip552[0];
    main_usddrphy_interface1_dfi_p0_rddata[119] <= main_usddrphy_bitslip552[1];
    main_usddrphy_interface1_dfi_p0_rddata[56] <= main_usddrphy_bitslip562[0];
    main_usddrphy_interface1_dfi_p0_rddata[120] <= main_usddrphy_bitslip562[1];
    main_usddrphy_interface1_dfi_p0_rddata[57] <= main_usddrphy_bitslip572[0];
    main_usddrphy_interface1_dfi_p0_rddata[121] <= main_usddrphy_bitslip572[1];
    main_usddrphy_interface1_dfi_p0_rddata[58] <= main_usddrphy_bitslip582[0];
    main_usddrphy_interface1_dfi_p0_rddata[122] <= main_usddrphy_bitslip582[1];
    main_usddrphy_interface1_dfi_p0_rddata[59] <= main_usddrphy_bitslip592[0];
    main_usddrphy_interface1_dfi_p0_rddata[123] <= main_usddrphy_bitslip592[1];
    main_usddrphy_interface1_dfi_p0_rddata[60] <= main_usddrphy_bitslip602[0];
    main_usddrphy_interface1_dfi_p0_rddata[124] <= main_usddrphy_bitslip602[1];
    main_usddrphy_interface1_dfi_p0_rddata[61] <= main_usddrphy_bitslip612[0];
    main_usddrphy_interface1_dfi_p0_rddata[125] <= main_usddrphy_bitslip612[1];
    main_usddrphy_interface1_dfi_p0_rddata[62] <= main_usddrphy_bitslip622[0];
    main_usddrphy_interface1_dfi_p0_rddata[126] <= main_usddrphy_bitslip622[1];
    main_usddrphy_interface1_dfi_p0_rddata[63] <= main_usddrphy_bitslip632[0];
    main_usddrphy_interface1_dfi_p0_rddata[127] <= main_usddrphy_bitslip632[1];
end
always @(*) begin
    main_usddrphy_interface1_dfi_p1_rddata <= 128'd0;
    main_usddrphy_interface1_dfi_p1_rddata[0] <= main_usddrphy_bitslip04[2];
    main_usddrphy_interface1_dfi_p1_rddata[64] <= main_usddrphy_bitslip04[3];
    main_usddrphy_interface1_dfi_p1_rddata[1] <= main_usddrphy_bitslip14[2];
    main_usddrphy_interface1_dfi_p1_rddata[65] <= main_usddrphy_bitslip14[3];
    main_usddrphy_interface1_dfi_p1_rddata[2] <= main_usddrphy_bitslip24[2];
    main_usddrphy_interface1_dfi_p1_rddata[66] <= main_usddrphy_bitslip24[3];
    main_usddrphy_interface1_dfi_p1_rddata[3] <= main_usddrphy_bitslip34[2];
    main_usddrphy_interface1_dfi_p1_rddata[67] <= main_usddrphy_bitslip34[3];
    main_usddrphy_interface1_dfi_p1_rddata[4] <= main_usddrphy_bitslip44[2];
    main_usddrphy_interface1_dfi_p1_rddata[68] <= main_usddrphy_bitslip44[3];
    main_usddrphy_interface1_dfi_p1_rddata[5] <= main_usddrphy_bitslip54[2];
    main_usddrphy_interface1_dfi_p1_rddata[69] <= main_usddrphy_bitslip54[3];
    main_usddrphy_interface1_dfi_p1_rddata[6] <= main_usddrphy_bitslip64[2];
    main_usddrphy_interface1_dfi_p1_rddata[70] <= main_usddrphy_bitslip64[3];
    main_usddrphy_interface1_dfi_p1_rddata[7] <= main_usddrphy_bitslip74[2];
    main_usddrphy_interface1_dfi_p1_rddata[71] <= main_usddrphy_bitslip74[3];
    main_usddrphy_interface1_dfi_p1_rddata[8] <= main_usddrphy_bitslip82[2];
    main_usddrphy_interface1_dfi_p1_rddata[72] <= main_usddrphy_bitslip82[3];
    main_usddrphy_interface1_dfi_p1_rddata[9] <= main_usddrphy_bitslip92[2];
    main_usddrphy_interface1_dfi_p1_rddata[73] <= main_usddrphy_bitslip92[3];
    main_usddrphy_interface1_dfi_p1_rddata[10] <= main_usddrphy_bitslip102[2];
    main_usddrphy_interface1_dfi_p1_rddata[74] <= main_usddrphy_bitslip102[3];
    main_usddrphy_interface1_dfi_p1_rddata[11] <= main_usddrphy_bitslip112[2];
    main_usddrphy_interface1_dfi_p1_rddata[75] <= main_usddrphy_bitslip112[3];
    main_usddrphy_interface1_dfi_p1_rddata[12] <= main_usddrphy_bitslip122[2];
    main_usddrphy_interface1_dfi_p1_rddata[76] <= main_usddrphy_bitslip122[3];
    main_usddrphy_interface1_dfi_p1_rddata[13] <= main_usddrphy_bitslip132[2];
    main_usddrphy_interface1_dfi_p1_rddata[77] <= main_usddrphy_bitslip132[3];
    main_usddrphy_interface1_dfi_p1_rddata[14] <= main_usddrphy_bitslip142[2];
    main_usddrphy_interface1_dfi_p1_rddata[78] <= main_usddrphy_bitslip142[3];
    main_usddrphy_interface1_dfi_p1_rddata[15] <= main_usddrphy_bitslip152[2];
    main_usddrphy_interface1_dfi_p1_rddata[79] <= main_usddrphy_bitslip152[3];
    main_usddrphy_interface1_dfi_p1_rddata[16] <= main_usddrphy_bitslip162[2];
    main_usddrphy_interface1_dfi_p1_rddata[80] <= main_usddrphy_bitslip162[3];
    main_usddrphy_interface1_dfi_p1_rddata[17] <= main_usddrphy_bitslip172[2];
    main_usddrphy_interface1_dfi_p1_rddata[81] <= main_usddrphy_bitslip172[3];
    main_usddrphy_interface1_dfi_p1_rddata[18] <= main_usddrphy_bitslip182[2];
    main_usddrphy_interface1_dfi_p1_rddata[82] <= main_usddrphy_bitslip182[3];
    main_usddrphy_interface1_dfi_p1_rddata[19] <= main_usddrphy_bitslip192[2];
    main_usddrphy_interface1_dfi_p1_rddata[83] <= main_usddrphy_bitslip192[3];
    main_usddrphy_interface1_dfi_p1_rddata[20] <= main_usddrphy_bitslip202[2];
    main_usddrphy_interface1_dfi_p1_rddata[84] <= main_usddrphy_bitslip202[3];
    main_usddrphy_interface1_dfi_p1_rddata[21] <= main_usddrphy_bitslip212[2];
    main_usddrphy_interface1_dfi_p1_rddata[85] <= main_usddrphy_bitslip212[3];
    main_usddrphy_interface1_dfi_p1_rddata[22] <= main_usddrphy_bitslip222[2];
    main_usddrphy_interface1_dfi_p1_rddata[86] <= main_usddrphy_bitslip222[3];
    main_usddrphy_interface1_dfi_p1_rddata[23] <= main_usddrphy_bitslip232[2];
    main_usddrphy_interface1_dfi_p1_rddata[87] <= main_usddrphy_bitslip232[3];
    main_usddrphy_interface1_dfi_p1_rddata[24] <= main_usddrphy_bitslip242[2];
    main_usddrphy_interface1_dfi_p1_rddata[88] <= main_usddrphy_bitslip242[3];
    main_usddrphy_interface1_dfi_p1_rddata[25] <= main_usddrphy_bitslip252[2];
    main_usddrphy_interface1_dfi_p1_rddata[89] <= main_usddrphy_bitslip252[3];
    main_usddrphy_interface1_dfi_p1_rddata[26] <= main_usddrphy_bitslip262[2];
    main_usddrphy_interface1_dfi_p1_rddata[90] <= main_usddrphy_bitslip262[3];
    main_usddrphy_interface1_dfi_p1_rddata[27] <= main_usddrphy_bitslip272[2];
    main_usddrphy_interface1_dfi_p1_rddata[91] <= main_usddrphy_bitslip272[3];
    main_usddrphy_interface1_dfi_p1_rddata[28] <= main_usddrphy_bitslip282[2];
    main_usddrphy_interface1_dfi_p1_rddata[92] <= main_usddrphy_bitslip282[3];
    main_usddrphy_interface1_dfi_p1_rddata[29] <= main_usddrphy_bitslip292[2];
    main_usddrphy_interface1_dfi_p1_rddata[93] <= main_usddrphy_bitslip292[3];
    main_usddrphy_interface1_dfi_p1_rddata[30] <= main_usddrphy_bitslip302[2];
    main_usddrphy_interface1_dfi_p1_rddata[94] <= main_usddrphy_bitslip302[3];
    main_usddrphy_interface1_dfi_p1_rddata[31] <= main_usddrphy_bitslip312[2];
    main_usddrphy_interface1_dfi_p1_rddata[95] <= main_usddrphy_bitslip312[3];
    main_usddrphy_interface1_dfi_p1_rddata[32] <= main_usddrphy_bitslip322[2];
    main_usddrphy_interface1_dfi_p1_rddata[96] <= main_usddrphy_bitslip322[3];
    main_usddrphy_interface1_dfi_p1_rddata[33] <= main_usddrphy_bitslip332[2];
    main_usddrphy_interface1_dfi_p1_rddata[97] <= main_usddrphy_bitslip332[3];
    main_usddrphy_interface1_dfi_p1_rddata[34] <= main_usddrphy_bitslip342[2];
    main_usddrphy_interface1_dfi_p1_rddata[98] <= main_usddrphy_bitslip342[3];
    main_usddrphy_interface1_dfi_p1_rddata[35] <= main_usddrphy_bitslip352[2];
    main_usddrphy_interface1_dfi_p1_rddata[99] <= main_usddrphy_bitslip352[3];
    main_usddrphy_interface1_dfi_p1_rddata[36] <= main_usddrphy_bitslip362[2];
    main_usddrphy_interface1_dfi_p1_rddata[100] <= main_usddrphy_bitslip362[3];
    main_usddrphy_interface1_dfi_p1_rddata[37] <= main_usddrphy_bitslip372[2];
    main_usddrphy_interface1_dfi_p1_rddata[101] <= main_usddrphy_bitslip372[3];
    main_usddrphy_interface1_dfi_p1_rddata[38] <= main_usddrphy_bitslip382[2];
    main_usddrphy_interface1_dfi_p1_rddata[102] <= main_usddrphy_bitslip382[3];
    main_usddrphy_interface1_dfi_p1_rddata[39] <= main_usddrphy_bitslip392[2];
    main_usddrphy_interface1_dfi_p1_rddata[103] <= main_usddrphy_bitslip392[3];
    main_usddrphy_interface1_dfi_p1_rddata[40] <= main_usddrphy_bitslip402[2];
    main_usddrphy_interface1_dfi_p1_rddata[104] <= main_usddrphy_bitslip402[3];
    main_usddrphy_interface1_dfi_p1_rddata[41] <= main_usddrphy_bitslip412[2];
    main_usddrphy_interface1_dfi_p1_rddata[105] <= main_usddrphy_bitslip412[3];
    main_usddrphy_interface1_dfi_p1_rddata[42] <= main_usddrphy_bitslip422[2];
    main_usddrphy_interface1_dfi_p1_rddata[106] <= main_usddrphy_bitslip422[3];
    main_usddrphy_interface1_dfi_p1_rddata[43] <= main_usddrphy_bitslip432[2];
    main_usddrphy_interface1_dfi_p1_rddata[107] <= main_usddrphy_bitslip432[3];
    main_usddrphy_interface1_dfi_p1_rddata[44] <= main_usddrphy_bitslip442[2];
    main_usddrphy_interface1_dfi_p1_rddata[108] <= main_usddrphy_bitslip442[3];
    main_usddrphy_interface1_dfi_p1_rddata[45] <= main_usddrphy_bitslip452[2];
    main_usddrphy_interface1_dfi_p1_rddata[109] <= main_usddrphy_bitslip452[3];
    main_usddrphy_interface1_dfi_p1_rddata[46] <= main_usddrphy_bitslip462[2];
    main_usddrphy_interface1_dfi_p1_rddata[110] <= main_usddrphy_bitslip462[3];
    main_usddrphy_interface1_dfi_p1_rddata[47] <= main_usddrphy_bitslip472[2];
    main_usddrphy_interface1_dfi_p1_rddata[111] <= main_usddrphy_bitslip472[3];
    main_usddrphy_interface1_dfi_p1_rddata[48] <= main_usddrphy_bitslip482[2];
    main_usddrphy_interface1_dfi_p1_rddata[112] <= main_usddrphy_bitslip482[3];
    main_usddrphy_interface1_dfi_p1_rddata[49] <= main_usddrphy_bitslip492[2];
    main_usddrphy_interface1_dfi_p1_rddata[113] <= main_usddrphy_bitslip492[3];
    main_usddrphy_interface1_dfi_p1_rddata[50] <= main_usddrphy_bitslip502[2];
    main_usddrphy_interface1_dfi_p1_rddata[114] <= main_usddrphy_bitslip502[3];
    main_usddrphy_interface1_dfi_p1_rddata[51] <= main_usddrphy_bitslip512[2];
    main_usddrphy_interface1_dfi_p1_rddata[115] <= main_usddrphy_bitslip512[3];
    main_usddrphy_interface1_dfi_p1_rddata[52] <= main_usddrphy_bitslip522[2];
    main_usddrphy_interface1_dfi_p1_rddata[116] <= main_usddrphy_bitslip522[3];
    main_usddrphy_interface1_dfi_p1_rddata[53] <= main_usddrphy_bitslip532[2];
    main_usddrphy_interface1_dfi_p1_rddata[117] <= main_usddrphy_bitslip532[3];
    main_usddrphy_interface1_dfi_p1_rddata[54] <= main_usddrphy_bitslip542[2];
    main_usddrphy_interface1_dfi_p1_rddata[118] <= main_usddrphy_bitslip542[3];
    main_usddrphy_interface1_dfi_p1_rddata[55] <= main_usddrphy_bitslip552[2];
    main_usddrphy_interface1_dfi_p1_rddata[119] <= main_usddrphy_bitslip552[3];
    main_usddrphy_interface1_dfi_p1_rddata[56] <= main_usddrphy_bitslip562[2];
    main_usddrphy_interface1_dfi_p1_rddata[120] <= main_usddrphy_bitslip562[3];
    main_usddrphy_interface1_dfi_p1_rddata[57] <= main_usddrphy_bitslip572[2];
    main_usddrphy_interface1_dfi_p1_rddata[121] <= main_usddrphy_bitslip572[3];
    main_usddrphy_interface1_dfi_p1_rddata[58] <= main_usddrphy_bitslip582[2];
    main_usddrphy_interface1_dfi_p1_rddata[122] <= main_usddrphy_bitslip582[3];
    main_usddrphy_interface1_dfi_p1_rddata[59] <= main_usddrphy_bitslip592[2];
    main_usddrphy_interface1_dfi_p1_rddata[123] <= main_usddrphy_bitslip592[3];
    main_usddrphy_interface1_dfi_p1_rddata[60] <= main_usddrphy_bitslip602[2];
    main_usddrphy_interface1_dfi_p1_rddata[124] <= main_usddrphy_bitslip602[3];
    main_usddrphy_interface1_dfi_p1_rddata[61] <= main_usddrphy_bitslip612[2];
    main_usddrphy_interface1_dfi_p1_rddata[125] <= main_usddrphy_bitslip612[3];
    main_usddrphy_interface1_dfi_p1_rddata[62] <= main_usddrphy_bitslip622[2];
    main_usddrphy_interface1_dfi_p1_rddata[126] <= main_usddrphy_bitslip622[3];
    main_usddrphy_interface1_dfi_p1_rddata[63] <= main_usddrphy_bitslip632[2];
    main_usddrphy_interface1_dfi_p1_rddata[127] <= main_usddrphy_bitslip632[3];
end
always @(*) begin
    main_usddrphy_interface1_dfi_p2_rddata <= 128'd0;
    main_usddrphy_interface1_dfi_p2_rddata[0] <= main_usddrphy_bitslip04[4];
    main_usddrphy_interface1_dfi_p2_rddata[64] <= main_usddrphy_bitslip04[5];
    main_usddrphy_interface1_dfi_p2_rddata[1] <= main_usddrphy_bitslip14[4];
    main_usddrphy_interface1_dfi_p2_rddata[65] <= main_usddrphy_bitslip14[5];
    main_usddrphy_interface1_dfi_p2_rddata[2] <= main_usddrphy_bitslip24[4];
    main_usddrphy_interface1_dfi_p2_rddata[66] <= main_usddrphy_bitslip24[5];
    main_usddrphy_interface1_dfi_p2_rddata[3] <= main_usddrphy_bitslip34[4];
    main_usddrphy_interface1_dfi_p2_rddata[67] <= main_usddrphy_bitslip34[5];
    main_usddrphy_interface1_dfi_p2_rddata[4] <= main_usddrphy_bitslip44[4];
    main_usddrphy_interface1_dfi_p2_rddata[68] <= main_usddrphy_bitslip44[5];
    main_usddrphy_interface1_dfi_p2_rddata[5] <= main_usddrphy_bitslip54[4];
    main_usddrphy_interface1_dfi_p2_rddata[69] <= main_usddrphy_bitslip54[5];
    main_usddrphy_interface1_dfi_p2_rddata[6] <= main_usddrphy_bitslip64[4];
    main_usddrphy_interface1_dfi_p2_rddata[70] <= main_usddrphy_bitslip64[5];
    main_usddrphy_interface1_dfi_p2_rddata[7] <= main_usddrphy_bitslip74[4];
    main_usddrphy_interface1_dfi_p2_rddata[71] <= main_usddrphy_bitslip74[5];
    main_usddrphy_interface1_dfi_p2_rddata[8] <= main_usddrphy_bitslip82[4];
    main_usddrphy_interface1_dfi_p2_rddata[72] <= main_usddrphy_bitslip82[5];
    main_usddrphy_interface1_dfi_p2_rddata[9] <= main_usddrphy_bitslip92[4];
    main_usddrphy_interface1_dfi_p2_rddata[73] <= main_usddrphy_bitslip92[5];
    main_usddrphy_interface1_dfi_p2_rddata[10] <= main_usddrphy_bitslip102[4];
    main_usddrphy_interface1_dfi_p2_rddata[74] <= main_usddrphy_bitslip102[5];
    main_usddrphy_interface1_dfi_p2_rddata[11] <= main_usddrphy_bitslip112[4];
    main_usddrphy_interface1_dfi_p2_rddata[75] <= main_usddrphy_bitslip112[5];
    main_usddrphy_interface1_dfi_p2_rddata[12] <= main_usddrphy_bitslip122[4];
    main_usddrphy_interface1_dfi_p2_rddata[76] <= main_usddrphy_bitslip122[5];
    main_usddrphy_interface1_dfi_p2_rddata[13] <= main_usddrphy_bitslip132[4];
    main_usddrphy_interface1_dfi_p2_rddata[77] <= main_usddrphy_bitslip132[5];
    main_usddrphy_interface1_dfi_p2_rddata[14] <= main_usddrphy_bitslip142[4];
    main_usddrphy_interface1_dfi_p2_rddata[78] <= main_usddrphy_bitslip142[5];
    main_usddrphy_interface1_dfi_p2_rddata[15] <= main_usddrphy_bitslip152[4];
    main_usddrphy_interface1_dfi_p2_rddata[79] <= main_usddrphy_bitslip152[5];
    main_usddrphy_interface1_dfi_p2_rddata[16] <= main_usddrphy_bitslip162[4];
    main_usddrphy_interface1_dfi_p2_rddata[80] <= main_usddrphy_bitslip162[5];
    main_usddrphy_interface1_dfi_p2_rddata[17] <= main_usddrphy_bitslip172[4];
    main_usddrphy_interface1_dfi_p2_rddata[81] <= main_usddrphy_bitslip172[5];
    main_usddrphy_interface1_dfi_p2_rddata[18] <= main_usddrphy_bitslip182[4];
    main_usddrphy_interface1_dfi_p2_rddata[82] <= main_usddrphy_bitslip182[5];
    main_usddrphy_interface1_dfi_p2_rddata[19] <= main_usddrphy_bitslip192[4];
    main_usddrphy_interface1_dfi_p2_rddata[83] <= main_usddrphy_bitslip192[5];
    main_usddrphy_interface1_dfi_p2_rddata[20] <= main_usddrphy_bitslip202[4];
    main_usddrphy_interface1_dfi_p2_rddata[84] <= main_usddrphy_bitslip202[5];
    main_usddrphy_interface1_dfi_p2_rddata[21] <= main_usddrphy_bitslip212[4];
    main_usddrphy_interface1_dfi_p2_rddata[85] <= main_usddrphy_bitslip212[5];
    main_usddrphy_interface1_dfi_p2_rddata[22] <= main_usddrphy_bitslip222[4];
    main_usddrphy_interface1_dfi_p2_rddata[86] <= main_usddrphy_bitslip222[5];
    main_usddrphy_interface1_dfi_p2_rddata[23] <= main_usddrphy_bitslip232[4];
    main_usddrphy_interface1_dfi_p2_rddata[87] <= main_usddrphy_bitslip232[5];
    main_usddrphy_interface1_dfi_p2_rddata[24] <= main_usddrphy_bitslip242[4];
    main_usddrphy_interface1_dfi_p2_rddata[88] <= main_usddrphy_bitslip242[5];
    main_usddrphy_interface1_dfi_p2_rddata[25] <= main_usddrphy_bitslip252[4];
    main_usddrphy_interface1_dfi_p2_rddata[89] <= main_usddrphy_bitslip252[5];
    main_usddrphy_interface1_dfi_p2_rddata[26] <= main_usddrphy_bitslip262[4];
    main_usddrphy_interface1_dfi_p2_rddata[90] <= main_usddrphy_bitslip262[5];
    main_usddrphy_interface1_dfi_p2_rddata[27] <= main_usddrphy_bitslip272[4];
    main_usddrphy_interface1_dfi_p2_rddata[91] <= main_usddrphy_bitslip272[5];
    main_usddrphy_interface1_dfi_p2_rddata[28] <= main_usddrphy_bitslip282[4];
    main_usddrphy_interface1_dfi_p2_rddata[92] <= main_usddrphy_bitslip282[5];
    main_usddrphy_interface1_dfi_p2_rddata[29] <= main_usddrphy_bitslip292[4];
    main_usddrphy_interface1_dfi_p2_rddata[93] <= main_usddrphy_bitslip292[5];
    main_usddrphy_interface1_dfi_p2_rddata[30] <= main_usddrphy_bitslip302[4];
    main_usddrphy_interface1_dfi_p2_rddata[94] <= main_usddrphy_bitslip302[5];
    main_usddrphy_interface1_dfi_p2_rddata[31] <= main_usddrphy_bitslip312[4];
    main_usddrphy_interface1_dfi_p2_rddata[95] <= main_usddrphy_bitslip312[5];
    main_usddrphy_interface1_dfi_p2_rddata[32] <= main_usddrphy_bitslip322[4];
    main_usddrphy_interface1_dfi_p2_rddata[96] <= main_usddrphy_bitslip322[5];
    main_usddrphy_interface1_dfi_p2_rddata[33] <= main_usddrphy_bitslip332[4];
    main_usddrphy_interface1_dfi_p2_rddata[97] <= main_usddrphy_bitslip332[5];
    main_usddrphy_interface1_dfi_p2_rddata[34] <= main_usddrphy_bitslip342[4];
    main_usddrphy_interface1_dfi_p2_rddata[98] <= main_usddrphy_bitslip342[5];
    main_usddrphy_interface1_dfi_p2_rddata[35] <= main_usddrphy_bitslip352[4];
    main_usddrphy_interface1_dfi_p2_rddata[99] <= main_usddrphy_bitslip352[5];
    main_usddrphy_interface1_dfi_p2_rddata[36] <= main_usddrphy_bitslip362[4];
    main_usddrphy_interface1_dfi_p2_rddata[100] <= main_usddrphy_bitslip362[5];
    main_usddrphy_interface1_dfi_p2_rddata[37] <= main_usddrphy_bitslip372[4];
    main_usddrphy_interface1_dfi_p2_rddata[101] <= main_usddrphy_bitslip372[5];
    main_usddrphy_interface1_dfi_p2_rddata[38] <= main_usddrphy_bitslip382[4];
    main_usddrphy_interface1_dfi_p2_rddata[102] <= main_usddrphy_bitslip382[5];
    main_usddrphy_interface1_dfi_p2_rddata[39] <= main_usddrphy_bitslip392[4];
    main_usddrphy_interface1_dfi_p2_rddata[103] <= main_usddrphy_bitslip392[5];
    main_usddrphy_interface1_dfi_p2_rddata[40] <= main_usddrphy_bitslip402[4];
    main_usddrphy_interface1_dfi_p2_rddata[104] <= main_usddrphy_bitslip402[5];
    main_usddrphy_interface1_dfi_p2_rddata[41] <= main_usddrphy_bitslip412[4];
    main_usddrphy_interface1_dfi_p2_rddata[105] <= main_usddrphy_bitslip412[5];
    main_usddrphy_interface1_dfi_p2_rddata[42] <= main_usddrphy_bitslip422[4];
    main_usddrphy_interface1_dfi_p2_rddata[106] <= main_usddrphy_bitslip422[5];
    main_usddrphy_interface1_dfi_p2_rddata[43] <= main_usddrphy_bitslip432[4];
    main_usddrphy_interface1_dfi_p2_rddata[107] <= main_usddrphy_bitslip432[5];
    main_usddrphy_interface1_dfi_p2_rddata[44] <= main_usddrphy_bitslip442[4];
    main_usddrphy_interface1_dfi_p2_rddata[108] <= main_usddrphy_bitslip442[5];
    main_usddrphy_interface1_dfi_p2_rddata[45] <= main_usddrphy_bitslip452[4];
    main_usddrphy_interface1_dfi_p2_rddata[109] <= main_usddrphy_bitslip452[5];
    main_usddrphy_interface1_dfi_p2_rddata[46] <= main_usddrphy_bitslip462[4];
    main_usddrphy_interface1_dfi_p2_rddata[110] <= main_usddrphy_bitslip462[5];
    main_usddrphy_interface1_dfi_p2_rddata[47] <= main_usddrphy_bitslip472[4];
    main_usddrphy_interface1_dfi_p2_rddata[111] <= main_usddrphy_bitslip472[5];
    main_usddrphy_interface1_dfi_p2_rddata[48] <= main_usddrphy_bitslip482[4];
    main_usddrphy_interface1_dfi_p2_rddata[112] <= main_usddrphy_bitslip482[5];
    main_usddrphy_interface1_dfi_p2_rddata[49] <= main_usddrphy_bitslip492[4];
    main_usddrphy_interface1_dfi_p2_rddata[113] <= main_usddrphy_bitslip492[5];
    main_usddrphy_interface1_dfi_p2_rddata[50] <= main_usddrphy_bitslip502[4];
    main_usddrphy_interface1_dfi_p2_rddata[114] <= main_usddrphy_bitslip502[5];
    main_usddrphy_interface1_dfi_p2_rddata[51] <= main_usddrphy_bitslip512[4];
    main_usddrphy_interface1_dfi_p2_rddata[115] <= main_usddrphy_bitslip512[5];
    main_usddrphy_interface1_dfi_p2_rddata[52] <= main_usddrphy_bitslip522[4];
    main_usddrphy_interface1_dfi_p2_rddata[116] <= main_usddrphy_bitslip522[5];
    main_usddrphy_interface1_dfi_p2_rddata[53] <= main_usddrphy_bitslip532[4];
    main_usddrphy_interface1_dfi_p2_rddata[117] <= main_usddrphy_bitslip532[5];
    main_usddrphy_interface1_dfi_p2_rddata[54] <= main_usddrphy_bitslip542[4];
    main_usddrphy_interface1_dfi_p2_rddata[118] <= main_usddrphy_bitslip542[5];
    main_usddrphy_interface1_dfi_p2_rddata[55] <= main_usddrphy_bitslip552[4];
    main_usddrphy_interface1_dfi_p2_rddata[119] <= main_usddrphy_bitslip552[5];
    main_usddrphy_interface1_dfi_p2_rddata[56] <= main_usddrphy_bitslip562[4];
    main_usddrphy_interface1_dfi_p2_rddata[120] <= main_usddrphy_bitslip562[5];
    main_usddrphy_interface1_dfi_p2_rddata[57] <= main_usddrphy_bitslip572[4];
    main_usddrphy_interface1_dfi_p2_rddata[121] <= main_usddrphy_bitslip572[5];
    main_usddrphy_interface1_dfi_p2_rddata[58] <= main_usddrphy_bitslip582[4];
    main_usddrphy_interface1_dfi_p2_rddata[122] <= main_usddrphy_bitslip582[5];
    main_usddrphy_interface1_dfi_p2_rddata[59] <= main_usddrphy_bitslip592[4];
    main_usddrphy_interface1_dfi_p2_rddata[123] <= main_usddrphy_bitslip592[5];
    main_usddrphy_interface1_dfi_p2_rddata[60] <= main_usddrphy_bitslip602[4];
    main_usddrphy_interface1_dfi_p2_rddata[124] <= main_usddrphy_bitslip602[5];
    main_usddrphy_interface1_dfi_p2_rddata[61] <= main_usddrphy_bitslip612[4];
    main_usddrphy_interface1_dfi_p2_rddata[125] <= main_usddrphy_bitslip612[5];
    main_usddrphy_interface1_dfi_p2_rddata[62] <= main_usddrphy_bitslip622[4];
    main_usddrphy_interface1_dfi_p2_rddata[126] <= main_usddrphy_bitslip622[5];
    main_usddrphy_interface1_dfi_p2_rddata[63] <= main_usddrphy_bitslip632[4];
    main_usddrphy_interface1_dfi_p2_rddata[127] <= main_usddrphy_bitslip632[5];
end
always @(*) begin
    main_usddrphy_interface1_dfi_p3_rddata <= 128'd0;
    main_usddrphy_interface1_dfi_p3_rddata[0] <= main_usddrphy_bitslip04[6];
    main_usddrphy_interface1_dfi_p3_rddata[64] <= main_usddrphy_bitslip04[7];
    main_usddrphy_interface1_dfi_p3_rddata[1] <= main_usddrphy_bitslip14[6];
    main_usddrphy_interface1_dfi_p3_rddata[65] <= main_usddrphy_bitslip14[7];
    main_usddrphy_interface1_dfi_p3_rddata[2] <= main_usddrphy_bitslip24[6];
    main_usddrphy_interface1_dfi_p3_rddata[66] <= main_usddrphy_bitslip24[7];
    main_usddrphy_interface1_dfi_p3_rddata[3] <= main_usddrphy_bitslip34[6];
    main_usddrphy_interface1_dfi_p3_rddata[67] <= main_usddrphy_bitslip34[7];
    main_usddrphy_interface1_dfi_p3_rddata[4] <= main_usddrphy_bitslip44[6];
    main_usddrphy_interface1_dfi_p3_rddata[68] <= main_usddrphy_bitslip44[7];
    main_usddrphy_interface1_dfi_p3_rddata[5] <= main_usddrphy_bitslip54[6];
    main_usddrphy_interface1_dfi_p3_rddata[69] <= main_usddrphy_bitslip54[7];
    main_usddrphy_interface1_dfi_p3_rddata[6] <= main_usddrphy_bitslip64[6];
    main_usddrphy_interface1_dfi_p3_rddata[70] <= main_usddrphy_bitslip64[7];
    main_usddrphy_interface1_dfi_p3_rddata[7] <= main_usddrphy_bitslip74[6];
    main_usddrphy_interface1_dfi_p3_rddata[71] <= main_usddrphy_bitslip74[7];
    main_usddrphy_interface1_dfi_p3_rddata[8] <= main_usddrphy_bitslip82[6];
    main_usddrphy_interface1_dfi_p3_rddata[72] <= main_usddrphy_bitslip82[7];
    main_usddrphy_interface1_dfi_p3_rddata[9] <= main_usddrphy_bitslip92[6];
    main_usddrphy_interface1_dfi_p3_rddata[73] <= main_usddrphy_bitslip92[7];
    main_usddrphy_interface1_dfi_p3_rddata[10] <= main_usddrphy_bitslip102[6];
    main_usddrphy_interface1_dfi_p3_rddata[74] <= main_usddrphy_bitslip102[7];
    main_usddrphy_interface1_dfi_p3_rddata[11] <= main_usddrphy_bitslip112[6];
    main_usddrphy_interface1_dfi_p3_rddata[75] <= main_usddrphy_bitslip112[7];
    main_usddrphy_interface1_dfi_p3_rddata[12] <= main_usddrphy_bitslip122[6];
    main_usddrphy_interface1_dfi_p3_rddata[76] <= main_usddrphy_bitslip122[7];
    main_usddrphy_interface1_dfi_p3_rddata[13] <= main_usddrphy_bitslip132[6];
    main_usddrphy_interface1_dfi_p3_rddata[77] <= main_usddrphy_bitslip132[7];
    main_usddrphy_interface1_dfi_p3_rddata[14] <= main_usddrphy_bitslip142[6];
    main_usddrphy_interface1_dfi_p3_rddata[78] <= main_usddrphy_bitslip142[7];
    main_usddrphy_interface1_dfi_p3_rddata[15] <= main_usddrphy_bitslip152[6];
    main_usddrphy_interface1_dfi_p3_rddata[79] <= main_usddrphy_bitslip152[7];
    main_usddrphy_interface1_dfi_p3_rddata[16] <= main_usddrphy_bitslip162[6];
    main_usddrphy_interface1_dfi_p3_rddata[80] <= main_usddrphy_bitslip162[7];
    main_usddrphy_interface1_dfi_p3_rddata[17] <= main_usddrphy_bitslip172[6];
    main_usddrphy_interface1_dfi_p3_rddata[81] <= main_usddrphy_bitslip172[7];
    main_usddrphy_interface1_dfi_p3_rddata[18] <= main_usddrphy_bitslip182[6];
    main_usddrphy_interface1_dfi_p3_rddata[82] <= main_usddrphy_bitslip182[7];
    main_usddrphy_interface1_dfi_p3_rddata[19] <= main_usddrphy_bitslip192[6];
    main_usddrphy_interface1_dfi_p3_rddata[83] <= main_usddrphy_bitslip192[7];
    main_usddrphy_interface1_dfi_p3_rddata[20] <= main_usddrphy_bitslip202[6];
    main_usddrphy_interface1_dfi_p3_rddata[84] <= main_usddrphy_bitslip202[7];
    main_usddrphy_interface1_dfi_p3_rddata[21] <= main_usddrphy_bitslip212[6];
    main_usddrphy_interface1_dfi_p3_rddata[85] <= main_usddrphy_bitslip212[7];
    main_usddrphy_interface1_dfi_p3_rddata[22] <= main_usddrphy_bitslip222[6];
    main_usddrphy_interface1_dfi_p3_rddata[86] <= main_usddrphy_bitslip222[7];
    main_usddrphy_interface1_dfi_p3_rddata[23] <= main_usddrphy_bitslip232[6];
    main_usddrphy_interface1_dfi_p3_rddata[87] <= main_usddrphy_bitslip232[7];
    main_usddrphy_interface1_dfi_p3_rddata[24] <= main_usddrphy_bitslip242[6];
    main_usddrphy_interface1_dfi_p3_rddata[88] <= main_usddrphy_bitslip242[7];
    main_usddrphy_interface1_dfi_p3_rddata[25] <= main_usddrphy_bitslip252[6];
    main_usddrphy_interface1_dfi_p3_rddata[89] <= main_usddrphy_bitslip252[7];
    main_usddrphy_interface1_dfi_p3_rddata[26] <= main_usddrphy_bitslip262[6];
    main_usddrphy_interface1_dfi_p3_rddata[90] <= main_usddrphy_bitslip262[7];
    main_usddrphy_interface1_dfi_p3_rddata[27] <= main_usddrphy_bitslip272[6];
    main_usddrphy_interface1_dfi_p3_rddata[91] <= main_usddrphy_bitslip272[7];
    main_usddrphy_interface1_dfi_p3_rddata[28] <= main_usddrphy_bitslip282[6];
    main_usddrphy_interface1_dfi_p3_rddata[92] <= main_usddrphy_bitslip282[7];
    main_usddrphy_interface1_dfi_p3_rddata[29] <= main_usddrphy_bitslip292[6];
    main_usddrphy_interface1_dfi_p3_rddata[93] <= main_usddrphy_bitslip292[7];
    main_usddrphy_interface1_dfi_p3_rddata[30] <= main_usddrphy_bitslip302[6];
    main_usddrphy_interface1_dfi_p3_rddata[94] <= main_usddrphy_bitslip302[7];
    main_usddrphy_interface1_dfi_p3_rddata[31] <= main_usddrphy_bitslip312[6];
    main_usddrphy_interface1_dfi_p3_rddata[95] <= main_usddrphy_bitslip312[7];
    main_usddrphy_interface1_dfi_p3_rddata[32] <= main_usddrphy_bitslip322[6];
    main_usddrphy_interface1_dfi_p3_rddata[96] <= main_usddrphy_bitslip322[7];
    main_usddrphy_interface1_dfi_p3_rddata[33] <= main_usddrphy_bitslip332[6];
    main_usddrphy_interface1_dfi_p3_rddata[97] <= main_usddrphy_bitslip332[7];
    main_usddrphy_interface1_dfi_p3_rddata[34] <= main_usddrphy_bitslip342[6];
    main_usddrphy_interface1_dfi_p3_rddata[98] <= main_usddrphy_bitslip342[7];
    main_usddrphy_interface1_dfi_p3_rddata[35] <= main_usddrphy_bitslip352[6];
    main_usddrphy_interface1_dfi_p3_rddata[99] <= main_usddrphy_bitslip352[7];
    main_usddrphy_interface1_dfi_p3_rddata[36] <= main_usddrphy_bitslip362[6];
    main_usddrphy_interface1_dfi_p3_rddata[100] <= main_usddrphy_bitslip362[7];
    main_usddrphy_interface1_dfi_p3_rddata[37] <= main_usddrphy_bitslip372[6];
    main_usddrphy_interface1_dfi_p3_rddata[101] <= main_usddrphy_bitslip372[7];
    main_usddrphy_interface1_dfi_p3_rddata[38] <= main_usddrphy_bitslip382[6];
    main_usddrphy_interface1_dfi_p3_rddata[102] <= main_usddrphy_bitslip382[7];
    main_usddrphy_interface1_dfi_p3_rddata[39] <= main_usddrphy_bitslip392[6];
    main_usddrphy_interface1_dfi_p3_rddata[103] <= main_usddrphy_bitslip392[7];
    main_usddrphy_interface1_dfi_p3_rddata[40] <= main_usddrphy_bitslip402[6];
    main_usddrphy_interface1_dfi_p3_rddata[104] <= main_usddrphy_bitslip402[7];
    main_usddrphy_interface1_dfi_p3_rddata[41] <= main_usddrphy_bitslip412[6];
    main_usddrphy_interface1_dfi_p3_rddata[105] <= main_usddrphy_bitslip412[7];
    main_usddrphy_interface1_dfi_p3_rddata[42] <= main_usddrphy_bitslip422[6];
    main_usddrphy_interface1_dfi_p3_rddata[106] <= main_usddrphy_bitslip422[7];
    main_usddrphy_interface1_dfi_p3_rddata[43] <= main_usddrphy_bitslip432[6];
    main_usddrphy_interface1_dfi_p3_rddata[107] <= main_usddrphy_bitslip432[7];
    main_usddrphy_interface1_dfi_p3_rddata[44] <= main_usddrphy_bitslip442[6];
    main_usddrphy_interface1_dfi_p3_rddata[108] <= main_usddrphy_bitslip442[7];
    main_usddrphy_interface1_dfi_p3_rddata[45] <= main_usddrphy_bitslip452[6];
    main_usddrphy_interface1_dfi_p3_rddata[109] <= main_usddrphy_bitslip452[7];
    main_usddrphy_interface1_dfi_p3_rddata[46] <= main_usddrphy_bitslip462[6];
    main_usddrphy_interface1_dfi_p3_rddata[110] <= main_usddrphy_bitslip462[7];
    main_usddrphy_interface1_dfi_p3_rddata[47] <= main_usddrphy_bitslip472[6];
    main_usddrphy_interface1_dfi_p3_rddata[111] <= main_usddrphy_bitslip472[7];
    main_usddrphy_interface1_dfi_p3_rddata[48] <= main_usddrphy_bitslip482[6];
    main_usddrphy_interface1_dfi_p3_rddata[112] <= main_usddrphy_bitslip482[7];
    main_usddrphy_interface1_dfi_p3_rddata[49] <= main_usddrphy_bitslip492[6];
    main_usddrphy_interface1_dfi_p3_rddata[113] <= main_usddrphy_bitslip492[7];
    main_usddrphy_interface1_dfi_p3_rddata[50] <= main_usddrphy_bitslip502[6];
    main_usddrphy_interface1_dfi_p3_rddata[114] <= main_usddrphy_bitslip502[7];
    main_usddrphy_interface1_dfi_p3_rddata[51] <= main_usddrphy_bitslip512[6];
    main_usddrphy_interface1_dfi_p3_rddata[115] <= main_usddrphy_bitslip512[7];
    main_usddrphy_interface1_dfi_p3_rddata[52] <= main_usddrphy_bitslip522[6];
    main_usddrphy_interface1_dfi_p3_rddata[116] <= main_usddrphy_bitslip522[7];
    main_usddrphy_interface1_dfi_p3_rddata[53] <= main_usddrphy_bitslip532[6];
    main_usddrphy_interface1_dfi_p3_rddata[117] <= main_usddrphy_bitslip532[7];
    main_usddrphy_interface1_dfi_p3_rddata[54] <= main_usddrphy_bitslip542[6];
    main_usddrphy_interface1_dfi_p3_rddata[118] <= main_usddrphy_bitslip542[7];
    main_usddrphy_interface1_dfi_p3_rddata[55] <= main_usddrphy_bitslip552[6];
    main_usddrphy_interface1_dfi_p3_rddata[119] <= main_usddrphy_bitslip552[7];
    main_usddrphy_interface1_dfi_p3_rddata[56] <= main_usddrphy_bitslip562[6];
    main_usddrphy_interface1_dfi_p3_rddata[120] <= main_usddrphy_bitslip562[7];
    main_usddrphy_interface1_dfi_p3_rddata[57] <= main_usddrphy_bitslip572[6];
    main_usddrphy_interface1_dfi_p3_rddata[121] <= main_usddrphy_bitslip572[7];
    main_usddrphy_interface1_dfi_p3_rddata[58] <= main_usddrphy_bitslip582[6];
    main_usddrphy_interface1_dfi_p3_rddata[122] <= main_usddrphy_bitslip582[7];
    main_usddrphy_interface1_dfi_p3_rddata[59] <= main_usddrphy_bitslip592[6];
    main_usddrphy_interface1_dfi_p3_rddata[123] <= main_usddrphy_bitslip592[7];
    main_usddrphy_interface1_dfi_p3_rddata[60] <= main_usddrphy_bitslip602[6];
    main_usddrphy_interface1_dfi_p3_rddata[124] <= main_usddrphy_bitslip602[7];
    main_usddrphy_interface1_dfi_p3_rddata[61] <= main_usddrphy_bitslip612[6];
    main_usddrphy_interface1_dfi_p3_rddata[125] <= main_usddrphy_bitslip612[7];
    main_usddrphy_interface1_dfi_p3_rddata[62] <= main_usddrphy_bitslip622[6];
    main_usddrphy_interface1_dfi_p3_rddata[126] <= main_usddrphy_bitslip622[7];
    main_usddrphy_interface1_dfi_p3_rddata[63] <= main_usddrphy_bitslip632[6];
    main_usddrphy_interface1_dfi_p3_rddata[127] <= main_usddrphy_bitslip632[7];
end
assign main_usddrphy_interface1_dfi_p0_rddata_valid = (main_usddrphy_rddata_en_tappeddelayline7 | main_usddrphy_wlevel_en_storage);
assign main_usddrphy_interface1_dfi_p1_rddata_valid = (main_usddrphy_rddata_en_tappeddelayline7 | main_usddrphy_wlevel_en_storage);
assign main_usddrphy_interface1_dfi_p2_rddata_valid = (main_usddrphy_rddata_en_tappeddelayline7 | main_usddrphy_wlevel_en_storage);
assign main_usddrphy_interface1_dfi_p3_rddata_valid = (main_usddrphy_rddata_en_tappeddelayline7 | main_usddrphy_wlevel_en_storage);
assign main_usddrphy_dq_oe = main_usddrphy_wrdata_en_tappeddelayline2;
always @(*) begin
    main_usddrphy_dqs_oe <= 1'd0;
    if (main_usddrphy_wlevel_en_storage) begin
        main_usddrphy_dqs_oe <= 1'd1;
    end else begin
        main_usddrphy_dqs_oe <= main_usddrphy_dq_oe;
    end
end
assign main_usddrphy_dqs_preamble = (main_usddrphy_wrdata_en_tappeddelayline1 & (~main_usddrphy_wrdata_en_tappeddelayline2));
assign main_usddrphy_dqs_postamble = (main_usddrphy_wrdata_en_tappeddelayline3 & (~main_usddrphy_wrdata_en_tappeddelayline2));
assign main_usddrphy_interface1_dfi_p0_address = main_usddrphy_interface0_dfi_p0_address;
assign main_usddrphy_interface1_dfi_p0_bank = main_usddrphy_interface0_dfi_p0_bank;
assign main_usddrphy_interface1_dfi_p0_cs_n = main_usddrphy_interface0_dfi_p0_cs_n;
assign main_usddrphy_interface1_dfi_p0_cke = main_usddrphy_interface0_dfi_p0_cke;
assign main_usddrphy_interface1_dfi_p0_odt = main_usddrphy_interface0_dfi_p0_odt;
assign main_usddrphy_interface1_dfi_p0_reset_n = main_usddrphy_interface0_dfi_p0_reset_n;
assign main_usddrphy_interface1_dfi_p0_wrdata = main_usddrphy_interface0_dfi_p0_wrdata;
assign main_usddrphy_interface1_dfi_p0_wrdata_en = main_usddrphy_interface0_dfi_p0_wrdata_en;
assign main_usddrphy_interface1_dfi_p0_wrdata_mask = main_usddrphy_interface0_dfi_p0_wrdata_mask;
assign main_usddrphy_interface1_dfi_p0_rddata_en = main_usddrphy_interface0_dfi_p0_rddata_en;
assign main_usddrphy_interface0_dfi_p0_rddata = main_usddrphy_interface1_dfi_p0_rddata;
assign main_usddrphy_interface0_dfi_p0_rddata_valid = main_usddrphy_interface1_dfi_p0_rddata_valid;
always @(*) begin
    main_usddrphy_interface1_dfi_p0_act_n <= 1'd1;
    main_usddrphy_interface1_dfi_p0_cas_n <= 1'd1;
    main_usddrphy_interface1_dfi_p0_ras_n <= 1'd1;
    main_usddrphy_interface1_dfi_p0_we_n <= 1'd1;
    main_usddrphy_interface1_dfi_p0_cas_n <= main_usddrphy_interface0_dfi_p0_cas_n;
    main_usddrphy_interface1_dfi_p0_ras_n <= main_usddrphy_interface0_dfi_p0_ras_n;
    main_usddrphy_interface1_dfi_p0_we_n <= main_usddrphy_interface0_dfi_p0_we_n;
    main_usddrphy_interface1_dfi_p0_act_n <= main_usddrphy_interface0_dfi_p0_act_n;
    if ((((~main_usddrphy_interface0_dfi_p0_ras_n) & main_usddrphy_interface0_dfi_p0_cas_n) & main_usddrphy_interface0_dfi_p0_we_n)) begin
        main_usddrphy_interface1_dfi_p0_act_n <= 1'd0;
        main_usddrphy_interface1_dfi_p0_we_n <= main_usddrphy_interface0_dfi_p0_address[14];
        main_usddrphy_interface1_dfi_p0_cas_n <= main_usddrphy_interface0_dfi_p0_address[15];
        main_usddrphy_interface1_dfi_p0_ras_n <= main_usddrphy_interface0_dfi_p0_address[16];
    end else begin
        main_usddrphy_interface1_dfi_p0_act_n <= 1'd1;
    end
end
assign main_usddrphy_interface1_dfi_p1_address = main_usddrphy_interface0_dfi_p1_address;
assign main_usddrphy_interface1_dfi_p1_bank = main_usddrphy_interface0_dfi_p1_bank;
assign main_usddrphy_interface1_dfi_p1_cs_n = main_usddrphy_interface0_dfi_p1_cs_n;
assign main_usddrphy_interface1_dfi_p1_cke = main_usddrphy_interface0_dfi_p1_cke;
assign main_usddrphy_interface1_dfi_p1_odt = main_usddrphy_interface0_dfi_p1_odt;
assign main_usddrphy_interface1_dfi_p1_reset_n = main_usddrphy_interface0_dfi_p1_reset_n;
assign main_usddrphy_interface1_dfi_p1_wrdata = main_usddrphy_interface0_dfi_p1_wrdata;
assign main_usddrphy_interface1_dfi_p1_wrdata_en = main_usddrphy_interface0_dfi_p1_wrdata_en;
assign main_usddrphy_interface1_dfi_p1_wrdata_mask = main_usddrphy_interface0_dfi_p1_wrdata_mask;
assign main_usddrphy_interface1_dfi_p1_rddata_en = main_usddrphy_interface0_dfi_p1_rddata_en;
assign main_usddrphy_interface0_dfi_p1_rddata = main_usddrphy_interface1_dfi_p1_rddata;
assign main_usddrphy_interface0_dfi_p1_rddata_valid = main_usddrphy_interface1_dfi_p1_rddata_valid;
always @(*) begin
    main_usddrphy_interface1_dfi_p1_act_n <= 1'd1;
    main_usddrphy_interface1_dfi_p1_cas_n <= 1'd1;
    main_usddrphy_interface1_dfi_p1_ras_n <= 1'd1;
    main_usddrphy_interface1_dfi_p1_we_n <= 1'd1;
    main_usddrphy_interface1_dfi_p1_cas_n <= main_usddrphy_interface0_dfi_p1_cas_n;
    main_usddrphy_interface1_dfi_p1_ras_n <= main_usddrphy_interface0_dfi_p1_ras_n;
    main_usddrphy_interface1_dfi_p1_we_n <= main_usddrphy_interface0_dfi_p1_we_n;
    main_usddrphy_interface1_dfi_p1_act_n <= main_usddrphy_interface0_dfi_p1_act_n;
    if ((((~main_usddrphy_interface0_dfi_p1_ras_n) & main_usddrphy_interface0_dfi_p1_cas_n) & main_usddrphy_interface0_dfi_p1_we_n)) begin
        main_usddrphy_interface1_dfi_p1_act_n <= 1'd0;
        main_usddrphy_interface1_dfi_p1_we_n <= main_usddrphy_interface0_dfi_p1_address[14];
        main_usddrphy_interface1_dfi_p1_cas_n <= main_usddrphy_interface0_dfi_p1_address[15];
        main_usddrphy_interface1_dfi_p1_ras_n <= main_usddrphy_interface0_dfi_p1_address[16];
    end else begin
        main_usddrphy_interface1_dfi_p1_act_n <= 1'd1;
    end
end
assign main_usddrphy_interface1_dfi_p2_address = main_usddrphy_interface0_dfi_p2_address;
assign main_usddrphy_interface1_dfi_p2_bank = main_usddrphy_interface0_dfi_p2_bank;
assign main_usddrphy_interface1_dfi_p2_cs_n = main_usddrphy_interface0_dfi_p2_cs_n;
assign main_usddrphy_interface1_dfi_p2_cke = main_usddrphy_interface0_dfi_p2_cke;
assign main_usddrphy_interface1_dfi_p2_odt = main_usddrphy_interface0_dfi_p2_odt;
assign main_usddrphy_interface1_dfi_p2_reset_n = main_usddrphy_interface0_dfi_p2_reset_n;
assign main_usddrphy_interface1_dfi_p2_wrdata = main_usddrphy_interface0_dfi_p2_wrdata;
assign main_usddrphy_interface1_dfi_p2_wrdata_en = main_usddrphy_interface0_dfi_p2_wrdata_en;
assign main_usddrphy_interface1_dfi_p2_wrdata_mask = main_usddrphy_interface0_dfi_p2_wrdata_mask;
assign main_usddrphy_interface1_dfi_p2_rddata_en = main_usddrphy_interface0_dfi_p2_rddata_en;
assign main_usddrphy_interface0_dfi_p2_rddata = main_usddrphy_interface1_dfi_p2_rddata;
assign main_usddrphy_interface0_dfi_p2_rddata_valid = main_usddrphy_interface1_dfi_p2_rddata_valid;
always @(*) begin
    main_usddrphy_interface1_dfi_p2_act_n <= 1'd1;
    main_usddrphy_interface1_dfi_p2_cas_n <= 1'd1;
    main_usddrphy_interface1_dfi_p2_ras_n <= 1'd1;
    main_usddrphy_interface1_dfi_p2_we_n <= 1'd1;
    main_usddrphy_interface1_dfi_p2_cas_n <= main_usddrphy_interface0_dfi_p2_cas_n;
    main_usddrphy_interface1_dfi_p2_ras_n <= main_usddrphy_interface0_dfi_p2_ras_n;
    main_usddrphy_interface1_dfi_p2_we_n <= main_usddrphy_interface0_dfi_p2_we_n;
    main_usddrphy_interface1_dfi_p2_act_n <= main_usddrphy_interface0_dfi_p2_act_n;
    if ((((~main_usddrphy_interface0_dfi_p2_ras_n) & main_usddrphy_interface0_dfi_p2_cas_n) & main_usddrphy_interface0_dfi_p2_we_n)) begin
        main_usddrphy_interface1_dfi_p2_act_n <= 1'd0;
        main_usddrphy_interface1_dfi_p2_we_n <= main_usddrphy_interface0_dfi_p2_address[14];
        main_usddrphy_interface1_dfi_p2_cas_n <= main_usddrphy_interface0_dfi_p2_address[15];
        main_usddrphy_interface1_dfi_p2_ras_n <= main_usddrphy_interface0_dfi_p2_address[16];
    end else begin
        main_usddrphy_interface1_dfi_p2_act_n <= 1'd1;
    end
end
assign main_usddrphy_interface1_dfi_p3_address = main_usddrphy_interface0_dfi_p3_address;
assign main_usddrphy_interface1_dfi_p3_bank = main_usddrphy_interface0_dfi_p3_bank;
assign main_usddrphy_interface1_dfi_p3_cs_n = main_usddrphy_interface0_dfi_p3_cs_n;
assign main_usddrphy_interface1_dfi_p3_cke = main_usddrphy_interface0_dfi_p3_cke;
assign main_usddrphy_interface1_dfi_p3_odt = main_usddrphy_interface0_dfi_p3_odt;
assign main_usddrphy_interface1_dfi_p3_reset_n = main_usddrphy_interface0_dfi_p3_reset_n;
assign main_usddrphy_interface1_dfi_p3_wrdata = main_usddrphy_interface0_dfi_p3_wrdata;
assign main_usddrphy_interface1_dfi_p3_wrdata_en = main_usddrphy_interface0_dfi_p3_wrdata_en;
assign main_usddrphy_interface1_dfi_p3_wrdata_mask = main_usddrphy_interface0_dfi_p3_wrdata_mask;
assign main_usddrphy_interface1_dfi_p3_rddata_en = main_usddrphy_interface0_dfi_p3_rddata_en;
assign main_usddrphy_interface0_dfi_p3_rddata = main_usddrphy_interface1_dfi_p3_rddata;
assign main_usddrphy_interface0_dfi_p3_rddata_valid = main_usddrphy_interface1_dfi_p3_rddata_valid;
always @(*) begin
    main_usddrphy_interface1_dfi_p3_act_n <= 1'd1;
    main_usddrphy_interface1_dfi_p3_cas_n <= 1'd1;
    main_usddrphy_interface1_dfi_p3_ras_n <= 1'd1;
    main_usddrphy_interface1_dfi_p3_we_n <= 1'd1;
    main_usddrphy_interface1_dfi_p3_cas_n <= main_usddrphy_interface0_dfi_p3_cas_n;
    main_usddrphy_interface1_dfi_p3_ras_n <= main_usddrphy_interface0_dfi_p3_ras_n;
    main_usddrphy_interface1_dfi_p3_we_n <= main_usddrphy_interface0_dfi_p3_we_n;
    main_usddrphy_interface1_dfi_p3_act_n <= main_usddrphy_interface0_dfi_p3_act_n;
    if ((((~main_usddrphy_interface0_dfi_p3_ras_n) & main_usddrphy_interface0_dfi_p3_cas_n) & main_usddrphy_interface0_dfi_p3_we_n)) begin
        main_usddrphy_interface1_dfi_p3_act_n <= 1'd0;
        main_usddrphy_interface1_dfi_p3_we_n <= main_usddrphy_interface0_dfi_p3_address[14];
        main_usddrphy_interface1_dfi_p3_cas_n <= main_usddrphy_interface0_dfi_p3_address[15];
        main_usddrphy_interface1_dfi_p3_ras_n <= main_usddrphy_interface0_dfi_p3_address[16];
    end else begin
        main_usddrphy_interface1_dfi_p3_act_n <= 1'd1;
    end
end
always @(*) begin
    main_usddrphy_dqspattern_o <= 8'd0;
    main_usddrphy_dqspattern_o <= 7'd85;
    if (main_usddrphy_dqspattern0) begin
        main_usddrphy_dqspattern_o <= 5'd21;
    end
    if (main_usddrphy_dqspattern1) begin
        main_usddrphy_dqspattern_o <= 7'd84;
    end
    if (main_usddrphy_wlevel_en_storage) begin
        main_usddrphy_dqspattern_o <= 1'd0;
        if (main_usddrphy_wlevel_strobe_re) begin
            main_usddrphy_dqspattern_o <= 1'd1;
        end
    end
end
always @(*) begin
    main_usddrphy_bitslip00 <= 8'd0;
    case (main_usddrphy_bitslip0_value0)
        1'd0: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip00 <= main_usddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip10 <= 8'd0;
    case (main_usddrphy_bitslip1_value0)
        1'd0: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip10 <= main_usddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip20 <= 8'd0;
    case (main_usddrphy_bitslip2_value0)
        1'd0: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip20 <= main_usddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip30 <= 8'd0;
    case (main_usddrphy_bitslip3_value0)
        1'd0: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip30 <= main_usddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip40 <= 8'd0;
    case (main_usddrphy_bitslip4_value0)
        1'd0: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip40 <= main_usddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip50 <= 8'd0;
    case (main_usddrphy_bitslip5_value0)
        1'd0: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip50 <= main_usddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip60 <= 8'd0;
    case (main_usddrphy_bitslip6_value0)
        1'd0: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip60 <= main_usddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip70 <= 8'd0;
    case (main_usddrphy_bitslip7_value0)
        1'd0: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip70 <= main_usddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip01 <= 8'd0;
    case (main_usddrphy_bitslip0_value1)
        1'd0: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip01 <= main_usddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip11 <= 8'd0;
    case (main_usddrphy_bitslip1_value1)
        1'd0: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip11 <= main_usddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip21 <= 8'd0;
    case (main_usddrphy_bitslip2_value1)
        1'd0: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip21 <= main_usddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip31 <= 8'd0;
    case (main_usddrphy_bitslip3_value1)
        1'd0: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip31 <= main_usddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip41 <= 8'd0;
    case (main_usddrphy_bitslip4_value1)
        1'd0: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip41 <= main_usddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip51 <= 8'd0;
    case (main_usddrphy_bitslip5_value1)
        1'd0: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip51 <= main_usddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip61 <= 8'd0;
    case (main_usddrphy_bitslip6_value1)
        1'd0: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip61 <= main_usddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip71 <= 8'd0;
    case (main_usddrphy_bitslip7_value1)
        1'd0: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip71 <= main_usddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip02 <= 8'd0;
    case (main_usddrphy_bitslip0_value2)
        1'd0: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip02 <= main_usddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip04 <= 8'd0;
    case (main_usddrphy_bitslip0_value3)
        1'd0: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip04 <= main_usddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip12 <= 8'd0;
    case (main_usddrphy_bitslip1_value2)
        1'd0: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip12 <= main_usddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip14 <= 8'd0;
    case (main_usddrphy_bitslip1_value3)
        1'd0: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip14 <= main_usddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip22 <= 8'd0;
    case (main_usddrphy_bitslip2_value2)
        1'd0: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip22 <= main_usddrphy_bitslip2_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip24 <= 8'd0;
    case (main_usddrphy_bitslip2_value3)
        1'd0: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip24 <= main_usddrphy_bitslip2_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip32 <= 8'd0;
    case (main_usddrphy_bitslip3_value2)
        1'd0: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip32 <= main_usddrphy_bitslip3_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip34 <= 8'd0;
    case (main_usddrphy_bitslip3_value3)
        1'd0: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip34 <= main_usddrphy_bitslip3_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip42 <= 8'd0;
    case (main_usddrphy_bitslip4_value2)
        1'd0: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip42 <= main_usddrphy_bitslip4_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip44 <= 8'd0;
    case (main_usddrphy_bitslip4_value3)
        1'd0: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip44 <= main_usddrphy_bitslip4_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip52 <= 8'd0;
    case (main_usddrphy_bitslip5_value2)
        1'd0: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip52 <= main_usddrphy_bitslip5_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip54 <= 8'd0;
    case (main_usddrphy_bitslip5_value3)
        1'd0: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip54 <= main_usddrphy_bitslip5_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip62 <= 8'd0;
    case (main_usddrphy_bitslip6_value2)
        1'd0: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip62 <= main_usddrphy_bitslip6_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip64 <= 8'd0;
    case (main_usddrphy_bitslip6_value3)
        1'd0: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip64 <= main_usddrphy_bitslip6_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip72 <= 8'd0;
    case (main_usddrphy_bitslip7_value2)
        1'd0: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip72 <= main_usddrphy_bitslip7_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip74 <= 8'd0;
    case (main_usddrphy_bitslip7_value3)
        1'd0: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip74 <= main_usddrphy_bitslip7_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip80 <= 8'd0;
    case (main_usddrphy_bitslip8_value0)
        1'd0: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip80 <= main_usddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip82 <= 8'd0;
    case (main_usddrphy_bitslip8_value1)
        1'd0: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip82 <= main_usddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip90 <= 8'd0;
    case (main_usddrphy_bitslip9_value0)
        1'd0: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip90 <= main_usddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip92 <= 8'd0;
    case (main_usddrphy_bitslip9_value1)
        1'd0: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip92 <= main_usddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip100 <= 8'd0;
    case (main_usddrphy_bitslip10_value0)
        1'd0: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip100 <= main_usddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip102 <= 8'd0;
    case (main_usddrphy_bitslip10_value1)
        1'd0: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip102 <= main_usddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip110 <= 8'd0;
    case (main_usddrphy_bitslip11_value0)
        1'd0: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip110 <= main_usddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip112 <= 8'd0;
    case (main_usddrphy_bitslip11_value1)
        1'd0: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip112 <= main_usddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip120 <= 8'd0;
    case (main_usddrphy_bitslip12_value0)
        1'd0: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip120 <= main_usddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip122 <= 8'd0;
    case (main_usddrphy_bitslip12_value1)
        1'd0: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip122 <= main_usddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip130 <= 8'd0;
    case (main_usddrphy_bitslip13_value0)
        1'd0: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip130 <= main_usddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip132 <= 8'd0;
    case (main_usddrphy_bitslip13_value1)
        1'd0: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip132 <= main_usddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip140 <= 8'd0;
    case (main_usddrphy_bitslip14_value0)
        1'd0: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip140 <= main_usddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip142 <= 8'd0;
    case (main_usddrphy_bitslip14_value1)
        1'd0: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip142 <= main_usddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip150 <= 8'd0;
    case (main_usddrphy_bitslip15_value0)
        1'd0: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip150 <= main_usddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip152 <= 8'd0;
    case (main_usddrphy_bitslip15_value1)
        1'd0: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip152 <= main_usddrphy_bitslip15_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip160 <= 8'd0;
    case (main_usddrphy_bitslip16_value0)
        1'd0: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip160 <= main_usddrphy_bitslip16_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip162 <= 8'd0;
    case (main_usddrphy_bitslip16_value1)
        1'd0: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip162 <= main_usddrphy_bitslip16_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip170 <= 8'd0;
    case (main_usddrphy_bitslip17_value0)
        1'd0: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip170 <= main_usddrphy_bitslip17_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip172 <= 8'd0;
    case (main_usddrphy_bitslip17_value1)
        1'd0: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip172 <= main_usddrphy_bitslip17_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip180 <= 8'd0;
    case (main_usddrphy_bitslip18_value0)
        1'd0: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip180 <= main_usddrphy_bitslip18_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip182 <= 8'd0;
    case (main_usddrphy_bitslip18_value1)
        1'd0: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip182 <= main_usddrphy_bitslip18_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip190 <= 8'd0;
    case (main_usddrphy_bitslip19_value0)
        1'd0: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip190 <= main_usddrphy_bitslip19_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip192 <= 8'd0;
    case (main_usddrphy_bitslip19_value1)
        1'd0: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip192 <= main_usddrphy_bitslip19_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip200 <= 8'd0;
    case (main_usddrphy_bitslip20_value0)
        1'd0: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip200 <= main_usddrphy_bitslip20_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip202 <= 8'd0;
    case (main_usddrphy_bitslip20_value1)
        1'd0: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip202 <= main_usddrphy_bitslip20_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip210 <= 8'd0;
    case (main_usddrphy_bitslip21_value0)
        1'd0: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip210 <= main_usddrphy_bitslip21_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip212 <= 8'd0;
    case (main_usddrphy_bitslip21_value1)
        1'd0: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip212 <= main_usddrphy_bitslip21_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip220 <= 8'd0;
    case (main_usddrphy_bitslip22_value0)
        1'd0: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip220 <= main_usddrphy_bitslip22_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip222 <= 8'd0;
    case (main_usddrphy_bitslip22_value1)
        1'd0: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip222 <= main_usddrphy_bitslip22_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip230 <= 8'd0;
    case (main_usddrphy_bitslip23_value0)
        1'd0: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip230 <= main_usddrphy_bitslip23_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip232 <= 8'd0;
    case (main_usddrphy_bitslip23_value1)
        1'd0: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip232 <= main_usddrphy_bitslip23_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip240 <= 8'd0;
    case (main_usddrphy_bitslip24_value0)
        1'd0: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip240 <= main_usddrphy_bitslip24_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip242 <= 8'd0;
    case (main_usddrphy_bitslip24_value1)
        1'd0: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip242 <= main_usddrphy_bitslip24_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip250 <= 8'd0;
    case (main_usddrphy_bitslip25_value0)
        1'd0: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip250 <= main_usddrphy_bitslip25_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip252 <= 8'd0;
    case (main_usddrphy_bitslip25_value1)
        1'd0: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip252 <= main_usddrphy_bitslip25_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip260 <= 8'd0;
    case (main_usddrphy_bitslip26_value0)
        1'd0: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip260 <= main_usddrphy_bitslip26_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip262 <= 8'd0;
    case (main_usddrphy_bitslip26_value1)
        1'd0: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip262 <= main_usddrphy_bitslip26_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip270 <= 8'd0;
    case (main_usddrphy_bitslip27_value0)
        1'd0: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip270 <= main_usddrphy_bitslip27_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip272 <= 8'd0;
    case (main_usddrphy_bitslip27_value1)
        1'd0: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip272 <= main_usddrphy_bitslip27_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip280 <= 8'd0;
    case (main_usddrphy_bitslip28_value0)
        1'd0: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip280 <= main_usddrphy_bitslip28_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip282 <= 8'd0;
    case (main_usddrphy_bitslip28_value1)
        1'd0: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip282 <= main_usddrphy_bitslip28_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip290 <= 8'd0;
    case (main_usddrphy_bitslip29_value0)
        1'd0: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip290 <= main_usddrphy_bitslip29_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip292 <= 8'd0;
    case (main_usddrphy_bitslip29_value1)
        1'd0: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip292 <= main_usddrphy_bitslip29_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip300 <= 8'd0;
    case (main_usddrphy_bitslip30_value0)
        1'd0: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip300 <= main_usddrphy_bitslip30_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip302 <= 8'd0;
    case (main_usddrphy_bitslip30_value1)
        1'd0: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip302 <= main_usddrphy_bitslip30_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip310 <= 8'd0;
    case (main_usddrphy_bitslip31_value0)
        1'd0: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip310 <= main_usddrphy_bitslip31_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip312 <= 8'd0;
    case (main_usddrphy_bitslip31_value1)
        1'd0: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip312 <= main_usddrphy_bitslip31_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip320 <= 8'd0;
    case (main_usddrphy_bitslip32_value0)
        1'd0: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip320 <= main_usddrphy_bitslip32_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip322 <= 8'd0;
    case (main_usddrphy_bitslip32_value1)
        1'd0: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip322 <= main_usddrphy_bitslip32_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip330 <= 8'd0;
    case (main_usddrphy_bitslip33_value0)
        1'd0: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip330 <= main_usddrphy_bitslip33_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip332 <= 8'd0;
    case (main_usddrphy_bitslip33_value1)
        1'd0: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip332 <= main_usddrphy_bitslip33_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip340 <= 8'd0;
    case (main_usddrphy_bitslip34_value0)
        1'd0: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip340 <= main_usddrphy_bitslip34_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip342 <= 8'd0;
    case (main_usddrphy_bitslip34_value1)
        1'd0: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip342 <= main_usddrphy_bitslip34_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip350 <= 8'd0;
    case (main_usddrphy_bitslip35_value0)
        1'd0: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip350 <= main_usddrphy_bitslip35_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip352 <= 8'd0;
    case (main_usddrphy_bitslip35_value1)
        1'd0: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip352 <= main_usddrphy_bitslip35_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip360 <= 8'd0;
    case (main_usddrphy_bitslip36_value0)
        1'd0: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip360 <= main_usddrphy_bitslip36_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip362 <= 8'd0;
    case (main_usddrphy_bitslip36_value1)
        1'd0: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip362 <= main_usddrphy_bitslip36_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip370 <= 8'd0;
    case (main_usddrphy_bitslip37_value0)
        1'd0: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip370 <= main_usddrphy_bitslip37_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip372 <= 8'd0;
    case (main_usddrphy_bitslip37_value1)
        1'd0: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip372 <= main_usddrphy_bitslip37_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip380 <= 8'd0;
    case (main_usddrphy_bitslip38_value0)
        1'd0: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip380 <= main_usddrphy_bitslip38_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip382 <= 8'd0;
    case (main_usddrphy_bitslip38_value1)
        1'd0: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip382 <= main_usddrphy_bitslip38_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip390 <= 8'd0;
    case (main_usddrphy_bitslip39_value0)
        1'd0: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip390 <= main_usddrphy_bitslip39_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip392 <= 8'd0;
    case (main_usddrphy_bitslip39_value1)
        1'd0: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip392 <= main_usddrphy_bitslip39_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip400 <= 8'd0;
    case (main_usddrphy_bitslip40_value0)
        1'd0: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip400 <= main_usddrphy_bitslip40_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip402 <= 8'd0;
    case (main_usddrphy_bitslip40_value1)
        1'd0: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip402 <= main_usddrphy_bitslip40_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip410 <= 8'd0;
    case (main_usddrphy_bitslip41_value0)
        1'd0: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip410 <= main_usddrphy_bitslip41_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip412 <= 8'd0;
    case (main_usddrphy_bitslip41_value1)
        1'd0: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip412 <= main_usddrphy_bitslip41_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip420 <= 8'd0;
    case (main_usddrphy_bitslip42_value0)
        1'd0: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip420 <= main_usddrphy_bitslip42_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip422 <= 8'd0;
    case (main_usddrphy_bitslip42_value1)
        1'd0: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip422 <= main_usddrphy_bitslip42_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip430 <= 8'd0;
    case (main_usddrphy_bitslip43_value0)
        1'd0: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip430 <= main_usddrphy_bitslip43_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip432 <= 8'd0;
    case (main_usddrphy_bitslip43_value1)
        1'd0: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip432 <= main_usddrphy_bitslip43_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip440 <= 8'd0;
    case (main_usddrphy_bitslip44_value0)
        1'd0: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip440 <= main_usddrphy_bitslip44_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip442 <= 8'd0;
    case (main_usddrphy_bitslip44_value1)
        1'd0: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip442 <= main_usddrphy_bitslip44_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip450 <= 8'd0;
    case (main_usddrphy_bitslip45_value0)
        1'd0: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip450 <= main_usddrphy_bitslip45_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip452 <= 8'd0;
    case (main_usddrphy_bitslip45_value1)
        1'd0: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip452 <= main_usddrphy_bitslip45_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip460 <= 8'd0;
    case (main_usddrphy_bitslip46_value0)
        1'd0: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip460 <= main_usddrphy_bitslip46_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip462 <= 8'd0;
    case (main_usddrphy_bitslip46_value1)
        1'd0: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip462 <= main_usddrphy_bitslip46_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip470 <= 8'd0;
    case (main_usddrphy_bitslip47_value0)
        1'd0: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip470 <= main_usddrphy_bitslip47_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip472 <= 8'd0;
    case (main_usddrphy_bitslip47_value1)
        1'd0: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip472 <= main_usddrphy_bitslip47_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip480 <= 8'd0;
    case (main_usddrphy_bitslip48_value0)
        1'd0: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip480 <= main_usddrphy_bitslip48_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip482 <= 8'd0;
    case (main_usddrphy_bitslip48_value1)
        1'd0: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip482 <= main_usddrphy_bitslip48_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip490 <= 8'd0;
    case (main_usddrphy_bitslip49_value0)
        1'd0: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip490 <= main_usddrphy_bitslip49_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip492 <= 8'd0;
    case (main_usddrphy_bitslip49_value1)
        1'd0: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip492 <= main_usddrphy_bitslip49_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip500 <= 8'd0;
    case (main_usddrphy_bitslip50_value0)
        1'd0: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip500 <= main_usddrphy_bitslip50_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip502 <= 8'd0;
    case (main_usddrphy_bitslip50_value1)
        1'd0: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip502 <= main_usddrphy_bitslip50_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip510 <= 8'd0;
    case (main_usddrphy_bitslip51_value0)
        1'd0: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip510 <= main_usddrphy_bitslip51_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip512 <= 8'd0;
    case (main_usddrphy_bitslip51_value1)
        1'd0: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip512 <= main_usddrphy_bitslip51_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip520 <= 8'd0;
    case (main_usddrphy_bitslip52_value0)
        1'd0: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip520 <= main_usddrphy_bitslip52_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip522 <= 8'd0;
    case (main_usddrphy_bitslip52_value1)
        1'd0: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip522 <= main_usddrphy_bitslip52_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip530 <= 8'd0;
    case (main_usddrphy_bitslip53_value0)
        1'd0: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip530 <= main_usddrphy_bitslip53_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip532 <= 8'd0;
    case (main_usddrphy_bitslip53_value1)
        1'd0: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip532 <= main_usddrphy_bitslip53_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip540 <= 8'd0;
    case (main_usddrphy_bitslip54_value0)
        1'd0: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip540 <= main_usddrphy_bitslip54_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip542 <= 8'd0;
    case (main_usddrphy_bitslip54_value1)
        1'd0: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip542 <= main_usddrphy_bitslip54_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip550 <= 8'd0;
    case (main_usddrphy_bitslip55_value0)
        1'd0: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip550 <= main_usddrphy_bitslip55_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip552 <= 8'd0;
    case (main_usddrphy_bitslip55_value1)
        1'd0: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip552 <= main_usddrphy_bitslip55_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip560 <= 8'd0;
    case (main_usddrphy_bitslip56_value0)
        1'd0: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip560 <= main_usddrphy_bitslip56_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip562 <= 8'd0;
    case (main_usddrphy_bitslip56_value1)
        1'd0: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip562 <= main_usddrphy_bitslip56_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip570 <= 8'd0;
    case (main_usddrphy_bitslip57_value0)
        1'd0: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip570 <= main_usddrphy_bitslip57_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip572 <= 8'd0;
    case (main_usddrphy_bitslip57_value1)
        1'd0: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip572 <= main_usddrphy_bitslip57_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip580 <= 8'd0;
    case (main_usddrphy_bitslip58_value0)
        1'd0: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip580 <= main_usddrphy_bitslip58_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip582 <= 8'd0;
    case (main_usddrphy_bitslip58_value1)
        1'd0: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip582 <= main_usddrphy_bitslip58_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip590 <= 8'd0;
    case (main_usddrphy_bitslip59_value0)
        1'd0: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip590 <= main_usddrphy_bitslip59_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip592 <= 8'd0;
    case (main_usddrphy_bitslip59_value1)
        1'd0: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip592 <= main_usddrphy_bitslip59_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip600 <= 8'd0;
    case (main_usddrphy_bitslip60_value0)
        1'd0: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip600 <= main_usddrphy_bitslip60_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip602 <= 8'd0;
    case (main_usddrphy_bitslip60_value1)
        1'd0: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip602 <= main_usddrphy_bitslip60_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip610 <= 8'd0;
    case (main_usddrphy_bitslip61_value0)
        1'd0: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip610 <= main_usddrphy_bitslip61_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip612 <= 8'd0;
    case (main_usddrphy_bitslip61_value1)
        1'd0: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip612 <= main_usddrphy_bitslip61_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip620 <= 8'd0;
    case (main_usddrphy_bitslip62_value0)
        1'd0: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip620 <= main_usddrphy_bitslip62_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip622 <= 8'd0;
    case (main_usddrphy_bitslip62_value1)
        1'd0: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip622 <= main_usddrphy_bitslip62_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip630 <= 8'd0;
    case (main_usddrphy_bitslip63_value0)
        1'd0: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip630 <= main_usddrphy_bitslip63_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_usddrphy_bitslip632 <= 8'd0;
    case (main_usddrphy_bitslip63_value1)
        1'd0: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[8:1];
        end
        1'd1: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[9:2];
        end
        2'd2: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[10:3];
        end
        2'd3: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[11:4];
        end
        3'd4: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[12:5];
        end
        3'd5: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[13:6];
        end
        3'd6: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[14:7];
        end
        3'd7: begin
            main_usddrphy_bitslip632 <= main_usddrphy_bitslip63_r1[15:8];
        end
    endcase
end
assign main_usddrphy_interface0_dfi_p0_address = main_sdram_master_p0_address;
assign main_usddrphy_interface0_dfi_p0_bank = main_sdram_master_p0_bank;
assign main_usddrphy_interface0_dfi_p0_cas_n = main_sdram_master_p0_cas_n;
assign main_usddrphy_interface0_dfi_p0_cs_n = main_sdram_master_p0_cs_n;
assign main_usddrphy_interface0_dfi_p0_ras_n = main_sdram_master_p0_ras_n;
assign main_usddrphy_interface0_dfi_p0_we_n = main_sdram_master_p0_we_n;
assign main_usddrphy_interface0_dfi_p0_cke = main_sdram_master_p0_cke;
assign main_usddrphy_interface0_dfi_p0_odt = main_sdram_master_p0_odt;
assign main_usddrphy_interface0_dfi_p0_reset_n = main_sdram_master_p0_reset_n;
assign main_usddrphy_interface0_dfi_p0_act_n = main_sdram_master_p0_act_n;
assign main_usddrphy_interface0_dfi_p0_wrdata = main_sdram_master_p0_wrdata;
assign main_usddrphy_interface0_dfi_p0_wrdata_en = main_sdram_master_p0_wrdata_en;
assign main_usddrphy_interface0_dfi_p0_wrdata_mask = main_sdram_master_p0_wrdata_mask;
assign main_usddrphy_interface0_dfi_p0_rddata_en = main_sdram_master_p0_rddata_en;
assign main_sdram_master_p0_rddata = main_usddrphy_interface0_dfi_p0_rddata;
assign main_sdram_master_p0_rddata_valid = main_usddrphy_interface0_dfi_p0_rddata_valid;
assign main_usddrphy_interface0_dfi_p1_address = main_sdram_master_p1_address;
assign main_usddrphy_interface0_dfi_p1_bank = main_sdram_master_p1_bank;
assign main_usddrphy_interface0_dfi_p1_cas_n = main_sdram_master_p1_cas_n;
assign main_usddrphy_interface0_dfi_p1_cs_n = main_sdram_master_p1_cs_n;
assign main_usddrphy_interface0_dfi_p1_ras_n = main_sdram_master_p1_ras_n;
assign main_usddrphy_interface0_dfi_p1_we_n = main_sdram_master_p1_we_n;
assign main_usddrphy_interface0_dfi_p1_cke = main_sdram_master_p1_cke;
assign main_usddrphy_interface0_dfi_p1_odt = main_sdram_master_p1_odt;
assign main_usddrphy_interface0_dfi_p1_reset_n = main_sdram_master_p1_reset_n;
assign main_usddrphy_interface0_dfi_p1_act_n = main_sdram_master_p1_act_n;
assign main_usddrphy_interface0_dfi_p1_wrdata = main_sdram_master_p1_wrdata;
assign main_usddrphy_interface0_dfi_p1_wrdata_en = main_sdram_master_p1_wrdata_en;
assign main_usddrphy_interface0_dfi_p1_wrdata_mask = main_sdram_master_p1_wrdata_mask;
assign main_usddrphy_interface0_dfi_p1_rddata_en = main_sdram_master_p1_rddata_en;
assign main_sdram_master_p1_rddata = main_usddrphy_interface0_dfi_p1_rddata;
assign main_sdram_master_p1_rddata_valid = main_usddrphy_interface0_dfi_p1_rddata_valid;
assign main_usddrphy_interface0_dfi_p2_address = main_sdram_master_p2_address;
assign main_usddrphy_interface0_dfi_p2_bank = main_sdram_master_p2_bank;
assign main_usddrphy_interface0_dfi_p2_cas_n = main_sdram_master_p2_cas_n;
assign main_usddrphy_interface0_dfi_p2_cs_n = main_sdram_master_p2_cs_n;
assign main_usddrphy_interface0_dfi_p2_ras_n = main_sdram_master_p2_ras_n;
assign main_usddrphy_interface0_dfi_p2_we_n = main_sdram_master_p2_we_n;
assign main_usddrphy_interface0_dfi_p2_cke = main_sdram_master_p2_cke;
assign main_usddrphy_interface0_dfi_p2_odt = main_sdram_master_p2_odt;
assign main_usddrphy_interface0_dfi_p2_reset_n = main_sdram_master_p2_reset_n;
assign main_usddrphy_interface0_dfi_p2_act_n = main_sdram_master_p2_act_n;
assign main_usddrphy_interface0_dfi_p2_wrdata = main_sdram_master_p2_wrdata;
assign main_usddrphy_interface0_dfi_p2_wrdata_en = main_sdram_master_p2_wrdata_en;
assign main_usddrphy_interface0_dfi_p2_wrdata_mask = main_sdram_master_p2_wrdata_mask;
assign main_usddrphy_interface0_dfi_p2_rddata_en = main_sdram_master_p2_rddata_en;
assign main_sdram_master_p2_rddata = main_usddrphy_interface0_dfi_p2_rddata;
assign main_sdram_master_p2_rddata_valid = main_usddrphy_interface0_dfi_p2_rddata_valid;
assign main_usddrphy_interface0_dfi_p3_address = main_sdram_master_p3_address;
assign main_usddrphy_interface0_dfi_p3_bank = main_sdram_master_p3_bank;
assign main_usddrphy_interface0_dfi_p3_cas_n = main_sdram_master_p3_cas_n;
assign main_usddrphy_interface0_dfi_p3_cs_n = main_sdram_master_p3_cs_n;
assign main_usddrphy_interface0_dfi_p3_ras_n = main_sdram_master_p3_ras_n;
assign main_usddrphy_interface0_dfi_p3_we_n = main_sdram_master_p3_we_n;
assign main_usddrphy_interface0_dfi_p3_cke = main_sdram_master_p3_cke;
assign main_usddrphy_interface0_dfi_p3_odt = main_sdram_master_p3_odt;
assign main_usddrphy_interface0_dfi_p3_reset_n = main_sdram_master_p3_reset_n;
assign main_usddrphy_interface0_dfi_p3_act_n = main_sdram_master_p3_act_n;
assign main_usddrphy_interface0_dfi_p3_wrdata = main_sdram_master_p3_wrdata;
assign main_usddrphy_interface0_dfi_p3_wrdata_en = main_sdram_master_p3_wrdata_en;
assign main_usddrphy_interface0_dfi_p3_wrdata_mask = main_sdram_master_p3_wrdata_mask;
assign main_usddrphy_interface0_dfi_p3_rddata_en = main_sdram_master_p3_rddata_en;
assign main_sdram_master_p3_rddata = main_usddrphy_interface0_dfi_p3_rddata;
assign main_sdram_master_p3_rddata_valid = main_usddrphy_interface0_dfi_p3_rddata_valid;
assign main_sdram_slave_p0_address = main_sdram_dfi_p0_address;
assign main_sdram_slave_p0_bank = main_sdram_dfi_p0_bank;
assign main_sdram_slave_p0_cas_n = main_sdram_dfi_p0_cas_n;
assign main_sdram_slave_p0_cs_n = main_sdram_dfi_p0_cs_n;
assign main_sdram_slave_p0_ras_n = main_sdram_dfi_p0_ras_n;
assign main_sdram_slave_p0_we_n = main_sdram_dfi_p0_we_n;
assign main_sdram_slave_p0_cke = main_sdram_dfi_p0_cke;
assign main_sdram_slave_p0_odt = main_sdram_dfi_p0_odt;
assign main_sdram_slave_p0_reset_n = main_sdram_dfi_p0_reset_n;
assign main_sdram_slave_p0_act_n = main_sdram_dfi_p0_act_n;
assign main_sdram_slave_p0_wrdata = main_sdram_dfi_p0_wrdata;
assign main_sdram_slave_p0_wrdata_en = main_sdram_dfi_p0_wrdata_en;
assign main_sdram_slave_p0_wrdata_mask = main_sdram_dfi_p0_wrdata_mask;
assign main_sdram_slave_p0_rddata_en = main_sdram_dfi_p0_rddata_en;
assign main_sdram_dfi_p0_rddata = main_sdram_slave_p0_rddata;
assign main_sdram_dfi_p0_rddata_valid = main_sdram_slave_p0_rddata_valid;
assign main_sdram_slave_p1_address = main_sdram_dfi_p1_address;
assign main_sdram_slave_p1_bank = main_sdram_dfi_p1_bank;
assign main_sdram_slave_p1_cas_n = main_sdram_dfi_p1_cas_n;
assign main_sdram_slave_p1_cs_n = main_sdram_dfi_p1_cs_n;
assign main_sdram_slave_p1_ras_n = main_sdram_dfi_p1_ras_n;
assign main_sdram_slave_p1_we_n = main_sdram_dfi_p1_we_n;
assign main_sdram_slave_p1_cke = main_sdram_dfi_p1_cke;
assign main_sdram_slave_p1_odt = main_sdram_dfi_p1_odt;
assign main_sdram_slave_p1_reset_n = main_sdram_dfi_p1_reset_n;
assign main_sdram_slave_p1_act_n = main_sdram_dfi_p1_act_n;
assign main_sdram_slave_p1_wrdata = main_sdram_dfi_p1_wrdata;
assign main_sdram_slave_p1_wrdata_en = main_sdram_dfi_p1_wrdata_en;
assign main_sdram_slave_p1_wrdata_mask = main_sdram_dfi_p1_wrdata_mask;
assign main_sdram_slave_p1_rddata_en = main_sdram_dfi_p1_rddata_en;
assign main_sdram_dfi_p1_rddata = main_sdram_slave_p1_rddata;
assign main_sdram_dfi_p1_rddata_valid = main_sdram_slave_p1_rddata_valid;
assign main_sdram_slave_p2_address = main_sdram_dfi_p2_address;
assign main_sdram_slave_p2_bank = main_sdram_dfi_p2_bank;
assign main_sdram_slave_p2_cas_n = main_sdram_dfi_p2_cas_n;
assign main_sdram_slave_p2_cs_n = main_sdram_dfi_p2_cs_n;
assign main_sdram_slave_p2_ras_n = main_sdram_dfi_p2_ras_n;
assign main_sdram_slave_p2_we_n = main_sdram_dfi_p2_we_n;
assign main_sdram_slave_p2_cke = main_sdram_dfi_p2_cke;
assign main_sdram_slave_p2_odt = main_sdram_dfi_p2_odt;
assign main_sdram_slave_p2_reset_n = main_sdram_dfi_p2_reset_n;
assign main_sdram_slave_p2_act_n = main_sdram_dfi_p2_act_n;
assign main_sdram_slave_p2_wrdata = main_sdram_dfi_p2_wrdata;
assign main_sdram_slave_p2_wrdata_en = main_sdram_dfi_p2_wrdata_en;
assign main_sdram_slave_p2_wrdata_mask = main_sdram_dfi_p2_wrdata_mask;
assign main_sdram_slave_p2_rddata_en = main_sdram_dfi_p2_rddata_en;
assign main_sdram_dfi_p2_rddata = main_sdram_slave_p2_rddata;
assign main_sdram_dfi_p2_rddata_valid = main_sdram_slave_p2_rddata_valid;
assign main_sdram_slave_p3_address = main_sdram_dfi_p3_address;
assign main_sdram_slave_p3_bank = main_sdram_dfi_p3_bank;
assign main_sdram_slave_p3_cas_n = main_sdram_dfi_p3_cas_n;
assign main_sdram_slave_p3_cs_n = main_sdram_dfi_p3_cs_n;
assign main_sdram_slave_p3_ras_n = main_sdram_dfi_p3_ras_n;
assign main_sdram_slave_p3_we_n = main_sdram_dfi_p3_we_n;
assign main_sdram_slave_p3_cke = main_sdram_dfi_p3_cke;
assign main_sdram_slave_p3_odt = main_sdram_dfi_p3_odt;
assign main_sdram_slave_p3_reset_n = main_sdram_dfi_p3_reset_n;
assign main_sdram_slave_p3_act_n = main_sdram_dfi_p3_act_n;
assign main_sdram_slave_p3_wrdata = main_sdram_dfi_p3_wrdata;
assign main_sdram_slave_p3_wrdata_en = main_sdram_dfi_p3_wrdata_en;
assign main_sdram_slave_p3_wrdata_mask = main_sdram_dfi_p3_wrdata_mask;
assign main_sdram_slave_p3_rddata_en = main_sdram_dfi_p3_rddata_en;
assign main_sdram_dfi_p3_rddata = main_sdram_slave_p3_rddata;
assign main_sdram_dfi_p3_rddata_valid = main_sdram_slave_p3_rddata_valid;
always @(*) begin
    main_sdram_csr_dfi_p0_rddata <= 128'd0;
    main_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    main_sdram_csr_dfi_p1_rddata <= 128'd0;
    main_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    main_sdram_csr_dfi_p2_rddata <= 128'd0;
    main_sdram_csr_dfi_p2_rddata_valid <= 1'd0;
    main_sdram_csr_dfi_p3_rddata <= 128'd0;
    main_sdram_csr_dfi_p3_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p0_rddata <= 128'd0;
    main_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p1_rddata <= 128'd0;
    main_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p2_rddata <= 128'd0;
    main_sdram_ext_dfi_p2_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p3_rddata <= 128'd0;
    main_sdram_ext_dfi_p3_rddata_valid <= 1'd0;
    main_sdram_master_p0_act_n <= 1'd1;
    main_sdram_master_p0_address <= 15'd0;
    main_sdram_master_p0_bank <= 3'd0;
    main_sdram_master_p0_cas_n <= 1'd1;
    main_sdram_master_p0_cke <= 1'd0;
    main_sdram_master_p0_cs_n <= 1'd1;
    main_sdram_master_p0_odt <= 1'd0;
    main_sdram_master_p0_ras_n <= 1'd1;
    main_sdram_master_p0_rddata_en <= 1'd0;
    main_sdram_master_p0_reset_n <= 1'd0;
    main_sdram_master_p0_we_n <= 1'd1;
    main_sdram_master_p0_wrdata <= 128'd0;
    main_sdram_master_p0_wrdata_en <= 1'd0;
    main_sdram_master_p0_wrdata_mask <= 16'd0;
    main_sdram_master_p1_act_n <= 1'd1;
    main_sdram_master_p1_address <= 15'd0;
    main_sdram_master_p1_bank <= 3'd0;
    main_sdram_master_p1_cas_n <= 1'd1;
    main_sdram_master_p1_cke <= 1'd0;
    main_sdram_master_p1_cs_n <= 1'd1;
    main_sdram_master_p1_odt <= 1'd0;
    main_sdram_master_p1_ras_n <= 1'd1;
    main_sdram_master_p1_rddata_en <= 1'd0;
    main_sdram_master_p1_reset_n <= 1'd0;
    main_sdram_master_p1_we_n <= 1'd1;
    main_sdram_master_p1_wrdata <= 128'd0;
    main_sdram_master_p1_wrdata_en <= 1'd0;
    main_sdram_master_p1_wrdata_mask <= 16'd0;
    main_sdram_master_p2_act_n <= 1'd1;
    main_sdram_master_p2_address <= 15'd0;
    main_sdram_master_p2_bank <= 3'd0;
    main_sdram_master_p2_cas_n <= 1'd1;
    main_sdram_master_p2_cke <= 1'd0;
    main_sdram_master_p2_cs_n <= 1'd1;
    main_sdram_master_p2_odt <= 1'd0;
    main_sdram_master_p2_ras_n <= 1'd1;
    main_sdram_master_p2_rddata_en <= 1'd0;
    main_sdram_master_p2_reset_n <= 1'd0;
    main_sdram_master_p2_we_n <= 1'd1;
    main_sdram_master_p2_wrdata <= 128'd0;
    main_sdram_master_p2_wrdata_en <= 1'd0;
    main_sdram_master_p2_wrdata_mask <= 16'd0;
    main_sdram_master_p3_act_n <= 1'd1;
    main_sdram_master_p3_address <= 15'd0;
    main_sdram_master_p3_bank <= 3'd0;
    main_sdram_master_p3_cas_n <= 1'd1;
    main_sdram_master_p3_cke <= 1'd0;
    main_sdram_master_p3_cs_n <= 1'd1;
    main_sdram_master_p3_odt <= 1'd0;
    main_sdram_master_p3_ras_n <= 1'd1;
    main_sdram_master_p3_rddata_en <= 1'd0;
    main_sdram_master_p3_reset_n <= 1'd0;
    main_sdram_master_p3_we_n <= 1'd1;
    main_sdram_master_p3_wrdata <= 128'd0;
    main_sdram_master_p3_wrdata_en <= 1'd0;
    main_sdram_master_p3_wrdata_mask <= 16'd0;
    main_sdram_slave_p0_rddata <= 128'd0;
    main_sdram_slave_p0_rddata_valid <= 1'd0;
    main_sdram_slave_p1_rddata <= 128'd0;
    main_sdram_slave_p1_rddata_valid <= 1'd0;
    main_sdram_slave_p2_rddata <= 128'd0;
    main_sdram_slave_p2_rddata_valid <= 1'd0;
    main_sdram_slave_p3_rddata <= 128'd0;
    main_sdram_slave_p3_rddata_valid <= 1'd0;
    if (main_sdram_sel) begin
        if (main_sdram_ext_dfi_sel) begin
            main_sdram_master_p0_address <= main_sdram_ext_dfi_p0_address;
            main_sdram_master_p0_bank <= main_sdram_ext_dfi_p0_bank;
            main_sdram_master_p0_cas_n <= main_sdram_ext_dfi_p0_cas_n;
            main_sdram_master_p0_cs_n <= main_sdram_ext_dfi_p0_cs_n;
            main_sdram_master_p0_ras_n <= main_sdram_ext_dfi_p0_ras_n;
            main_sdram_master_p0_we_n <= main_sdram_ext_dfi_p0_we_n;
            main_sdram_master_p0_cke <= main_sdram_ext_dfi_p0_cke;
            main_sdram_master_p0_odt <= main_sdram_ext_dfi_p0_odt;
            main_sdram_master_p0_reset_n <= main_sdram_ext_dfi_p0_reset_n;
            main_sdram_master_p0_act_n <= main_sdram_ext_dfi_p0_act_n;
            main_sdram_master_p0_wrdata <= main_sdram_ext_dfi_p0_wrdata;
            main_sdram_master_p0_wrdata_en <= main_sdram_ext_dfi_p0_wrdata_en;
            main_sdram_master_p0_wrdata_mask <= main_sdram_ext_dfi_p0_wrdata_mask;
            main_sdram_master_p0_rddata_en <= main_sdram_ext_dfi_p0_rddata_en;
            main_sdram_ext_dfi_p0_rddata <= main_sdram_master_p0_rddata;
            main_sdram_ext_dfi_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
            main_sdram_master_p1_address <= main_sdram_ext_dfi_p1_address;
            main_sdram_master_p1_bank <= main_sdram_ext_dfi_p1_bank;
            main_sdram_master_p1_cas_n <= main_sdram_ext_dfi_p1_cas_n;
            main_sdram_master_p1_cs_n <= main_sdram_ext_dfi_p1_cs_n;
            main_sdram_master_p1_ras_n <= main_sdram_ext_dfi_p1_ras_n;
            main_sdram_master_p1_we_n <= main_sdram_ext_dfi_p1_we_n;
            main_sdram_master_p1_cke <= main_sdram_ext_dfi_p1_cke;
            main_sdram_master_p1_odt <= main_sdram_ext_dfi_p1_odt;
            main_sdram_master_p1_reset_n <= main_sdram_ext_dfi_p1_reset_n;
            main_sdram_master_p1_act_n <= main_sdram_ext_dfi_p1_act_n;
            main_sdram_master_p1_wrdata <= main_sdram_ext_dfi_p1_wrdata;
            main_sdram_master_p1_wrdata_en <= main_sdram_ext_dfi_p1_wrdata_en;
            main_sdram_master_p1_wrdata_mask <= main_sdram_ext_dfi_p1_wrdata_mask;
            main_sdram_master_p1_rddata_en <= main_sdram_ext_dfi_p1_rddata_en;
            main_sdram_ext_dfi_p1_rddata <= main_sdram_master_p1_rddata;
            main_sdram_ext_dfi_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
            main_sdram_master_p2_address <= main_sdram_ext_dfi_p2_address;
            main_sdram_master_p2_bank <= main_sdram_ext_dfi_p2_bank;
            main_sdram_master_p2_cas_n <= main_sdram_ext_dfi_p2_cas_n;
            main_sdram_master_p2_cs_n <= main_sdram_ext_dfi_p2_cs_n;
            main_sdram_master_p2_ras_n <= main_sdram_ext_dfi_p2_ras_n;
            main_sdram_master_p2_we_n <= main_sdram_ext_dfi_p2_we_n;
            main_sdram_master_p2_cke <= main_sdram_ext_dfi_p2_cke;
            main_sdram_master_p2_odt <= main_sdram_ext_dfi_p2_odt;
            main_sdram_master_p2_reset_n <= main_sdram_ext_dfi_p2_reset_n;
            main_sdram_master_p2_act_n <= main_sdram_ext_dfi_p2_act_n;
            main_sdram_master_p2_wrdata <= main_sdram_ext_dfi_p2_wrdata;
            main_sdram_master_p2_wrdata_en <= main_sdram_ext_dfi_p2_wrdata_en;
            main_sdram_master_p2_wrdata_mask <= main_sdram_ext_dfi_p2_wrdata_mask;
            main_sdram_master_p2_rddata_en <= main_sdram_ext_dfi_p2_rddata_en;
            main_sdram_ext_dfi_p2_rddata <= main_sdram_master_p2_rddata;
            main_sdram_ext_dfi_p2_rddata_valid <= main_sdram_master_p2_rddata_valid;
            main_sdram_master_p3_address <= main_sdram_ext_dfi_p3_address;
            main_sdram_master_p3_bank <= main_sdram_ext_dfi_p3_bank;
            main_sdram_master_p3_cas_n <= main_sdram_ext_dfi_p3_cas_n;
            main_sdram_master_p3_cs_n <= main_sdram_ext_dfi_p3_cs_n;
            main_sdram_master_p3_ras_n <= main_sdram_ext_dfi_p3_ras_n;
            main_sdram_master_p3_we_n <= main_sdram_ext_dfi_p3_we_n;
            main_sdram_master_p3_cke <= main_sdram_ext_dfi_p3_cke;
            main_sdram_master_p3_odt <= main_sdram_ext_dfi_p3_odt;
            main_sdram_master_p3_reset_n <= main_sdram_ext_dfi_p3_reset_n;
            main_sdram_master_p3_act_n <= main_sdram_ext_dfi_p3_act_n;
            main_sdram_master_p3_wrdata <= main_sdram_ext_dfi_p3_wrdata;
            main_sdram_master_p3_wrdata_en <= main_sdram_ext_dfi_p3_wrdata_en;
            main_sdram_master_p3_wrdata_mask <= main_sdram_ext_dfi_p3_wrdata_mask;
            main_sdram_master_p3_rddata_en <= main_sdram_ext_dfi_p3_rddata_en;
            main_sdram_ext_dfi_p3_rddata <= main_sdram_master_p3_rddata;
            main_sdram_ext_dfi_p3_rddata_valid <= main_sdram_master_p3_rddata_valid;
        end else begin
            main_sdram_master_p0_address <= main_sdram_slave_p0_address;
            main_sdram_master_p0_bank <= main_sdram_slave_p0_bank;
            main_sdram_master_p0_cas_n <= main_sdram_slave_p0_cas_n;
            main_sdram_master_p0_cs_n <= main_sdram_slave_p0_cs_n;
            main_sdram_master_p0_ras_n <= main_sdram_slave_p0_ras_n;
            main_sdram_master_p0_we_n <= main_sdram_slave_p0_we_n;
            main_sdram_master_p0_cke <= main_sdram_slave_p0_cke;
            main_sdram_master_p0_odt <= main_sdram_slave_p0_odt;
            main_sdram_master_p0_reset_n <= main_sdram_slave_p0_reset_n;
            main_sdram_master_p0_act_n <= main_sdram_slave_p0_act_n;
            main_sdram_master_p0_wrdata <= main_sdram_slave_p0_wrdata;
            main_sdram_master_p0_wrdata_en <= main_sdram_slave_p0_wrdata_en;
            main_sdram_master_p0_wrdata_mask <= main_sdram_slave_p0_wrdata_mask;
            main_sdram_master_p0_rddata_en <= main_sdram_slave_p0_rddata_en;
            main_sdram_slave_p0_rddata <= main_sdram_master_p0_rddata;
            main_sdram_slave_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
            main_sdram_master_p1_address <= main_sdram_slave_p1_address;
            main_sdram_master_p1_bank <= main_sdram_slave_p1_bank;
            main_sdram_master_p1_cas_n <= main_sdram_slave_p1_cas_n;
            main_sdram_master_p1_cs_n <= main_sdram_slave_p1_cs_n;
            main_sdram_master_p1_ras_n <= main_sdram_slave_p1_ras_n;
            main_sdram_master_p1_we_n <= main_sdram_slave_p1_we_n;
            main_sdram_master_p1_cke <= main_sdram_slave_p1_cke;
            main_sdram_master_p1_odt <= main_sdram_slave_p1_odt;
            main_sdram_master_p1_reset_n <= main_sdram_slave_p1_reset_n;
            main_sdram_master_p1_act_n <= main_sdram_slave_p1_act_n;
            main_sdram_master_p1_wrdata <= main_sdram_slave_p1_wrdata;
            main_sdram_master_p1_wrdata_en <= main_sdram_slave_p1_wrdata_en;
            main_sdram_master_p1_wrdata_mask <= main_sdram_slave_p1_wrdata_mask;
            main_sdram_master_p1_rddata_en <= main_sdram_slave_p1_rddata_en;
            main_sdram_slave_p1_rddata <= main_sdram_master_p1_rddata;
            main_sdram_slave_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
            main_sdram_master_p2_address <= main_sdram_slave_p2_address;
            main_sdram_master_p2_bank <= main_sdram_slave_p2_bank;
            main_sdram_master_p2_cas_n <= main_sdram_slave_p2_cas_n;
            main_sdram_master_p2_cs_n <= main_sdram_slave_p2_cs_n;
            main_sdram_master_p2_ras_n <= main_sdram_slave_p2_ras_n;
            main_sdram_master_p2_we_n <= main_sdram_slave_p2_we_n;
            main_sdram_master_p2_cke <= main_sdram_slave_p2_cke;
            main_sdram_master_p2_odt <= main_sdram_slave_p2_odt;
            main_sdram_master_p2_reset_n <= main_sdram_slave_p2_reset_n;
            main_sdram_master_p2_act_n <= main_sdram_slave_p2_act_n;
            main_sdram_master_p2_wrdata <= main_sdram_slave_p2_wrdata;
            main_sdram_master_p2_wrdata_en <= main_sdram_slave_p2_wrdata_en;
            main_sdram_master_p2_wrdata_mask <= main_sdram_slave_p2_wrdata_mask;
            main_sdram_master_p2_rddata_en <= main_sdram_slave_p2_rddata_en;
            main_sdram_slave_p2_rddata <= main_sdram_master_p2_rddata;
            main_sdram_slave_p2_rddata_valid <= main_sdram_master_p2_rddata_valid;
            main_sdram_master_p3_address <= main_sdram_slave_p3_address;
            main_sdram_master_p3_bank <= main_sdram_slave_p3_bank;
            main_sdram_master_p3_cas_n <= main_sdram_slave_p3_cas_n;
            main_sdram_master_p3_cs_n <= main_sdram_slave_p3_cs_n;
            main_sdram_master_p3_ras_n <= main_sdram_slave_p3_ras_n;
            main_sdram_master_p3_we_n <= main_sdram_slave_p3_we_n;
            main_sdram_master_p3_cke <= main_sdram_slave_p3_cke;
            main_sdram_master_p3_odt <= main_sdram_slave_p3_odt;
            main_sdram_master_p3_reset_n <= main_sdram_slave_p3_reset_n;
            main_sdram_master_p3_act_n <= main_sdram_slave_p3_act_n;
            main_sdram_master_p3_wrdata <= main_sdram_slave_p3_wrdata;
            main_sdram_master_p3_wrdata_en <= main_sdram_slave_p3_wrdata_en;
            main_sdram_master_p3_wrdata_mask <= main_sdram_slave_p3_wrdata_mask;
            main_sdram_master_p3_rddata_en <= main_sdram_slave_p3_rddata_en;
            main_sdram_slave_p3_rddata <= main_sdram_master_p3_rddata;
            main_sdram_slave_p3_rddata_valid <= main_sdram_master_p3_rddata_valid;
            if (1'd0) begin
                main_sdram_master_p0_cs_n <= {2{main_sdram_slave_p0_cs_n}};
                main_sdram_master_p1_cs_n <= {2{main_sdram_slave_p1_cs_n}};
                main_sdram_master_p2_cs_n <= {2{main_sdram_slave_p2_cs_n}};
                main_sdram_master_p3_cs_n <= {2{main_sdram_slave_p3_cs_n}};
            end
        end
    end else begin
        main_sdram_master_p0_address <= main_sdram_csr_dfi_p0_address;
        main_sdram_master_p0_bank <= main_sdram_csr_dfi_p0_bank;
        main_sdram_master_p0_cas_n <= main_sdram_csr_dfi_p0_cas_n;
        main_sdram_master_p0_cs_n <= main_sdram_csr_dfi_p0_cs_n;
        main_sdram_master_p0_ras_n <= main_sdram_csr_dfi_p0_ras_n;
        main_sdram_master_p0_we_n <= main_sdram_csr_dfi_p0_we_n;
        main_sdram_master_p0_cke <= main_sdram_csr_dfi_p0_cke;
        main_sdram_master_p0_odt <= main_sdram_csr_dfi_p0_odt;
        main_sdram_master_p0_reset_n <= main_sdram_csr_dfi_p0_reset_n;
        main_sdram_master_p0_act_n <= main_sdram_csr_dfi_p0_act_n;
        main_sdram_master_p0_wrdata <= main_sdram_csr_dfi_p0_wrdata;
        main_sdram_master_p0_wrdata_en <= main_sdram_csr_dfi_p0_wrdata_en;
        main_sdram_master_p0_wrdata_mask <= main_sdram_csr_dfi_p0_wrdata_mask;
        main_sdram_master_p0_rddata_en <= main_sdram_csr_dfi_p0_rddata_en;
        main_sdram_csr_dfi_p0_rddata <= main_sdram_master_p0_rddata;
        main_sdram_csr_dfi_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
        main_sdram_master_p1_address <= main_sdram_csr_dfi_p1_address;
        main_sdram_master_p1_bank <= main_sdram_csr_dfi_p1_bank;
        main_sdram_master_p1_cas_n <= main_sdram_csr_dfi_p1_cas_n;
        main_sdram_master_p1_cs_n <= main_sdram_csr_dfi_p1_cs_n;
        main_sdram_master_p1_ras_n <= main_sdram_csr_dfi_p1_ras_n;
        main_sdram_master_p1_we_n <= main_sdram_csr_dfi_p1_we_n;
        main_sdram_master_p1_cke <= main_sdram_csr_dfi_p1_cke;
        main_sdram_master_p1_odt <= main_sdram_csr_dfi_p1_odt;
        main_sdram_master_p1_reset_n <= main_sdram_csr_dfi_p1_reset_n;
        main_sdram_master_p1_act_n <= main_sdram_csr_dfi_p1_act_n;
        main_sdram_master_p1_wrdata <= main_sdram_csr_dfi_p1_wrdata;
        main_sdram_master_p1_wrdata_en <= main_sdram_csr_dfi_p1_wrdata_en;
        main_sdram_master_p1_wrdata_mask <= main_sdram_csr_dfi_p1_wrdata_mask;
        main_sdram_master_p1_rddata_en <= main_sdram_csr_dfi_p1_rddata_en;
        main_sdram_csr_dfi_p1_rddata <= main_sdram_master_p1_rddata;
        main_sdram_csr_dfi_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
        main_sdram_master_p2_address <= main_sdram_csr_dfi_p2_address;
        main_sdram_master_p2_bank <= main_sdram_csr_dfi_p2_bank;
        main_sdram_master_p2_cas_n <= main_sdram_csr_dfi_p2_cas_n;
        main_sdram_master_p2_cs_n <= main_sdram_csr_dfi_p2_cs_n;
        main_sdram_master_p2_ras_n <= main_sdram_csr_dfi_p2_ras_n;
        main_sdram_master_p2_we_n <= main_sdram_csr_dfi_p2_we_n;
        main_sdram_master_p2_cke <= main_sdram_csr_dfi_p2_cke;
        main_sdram_master_p2_odt <= main_sdram_csr_dfi_p2_odt;
        main_sdram_master_p2_reset_n <= main_sdram_csr_dfi_p2_reset_n;
        main_sdram_master_p2_act_n <= main_sdram_csr_dfi_p2_act_n;
        main_sdram_master_p2_wrdata <= main_sdram_csr_dfi_p2_wrdata;
        main_sdram_master_p2_wrdata_en <= main_sdram_csr_dfi_p2_wrdata_en;
        main_sdram_master_p2_wrdata_mask <= main_sdram_csr_dfi_p2_wrdata_mask;
        main_sdram_master_p2_rddata_en <= main_sdram_csr_dfi_p2_rddata_en;
        main_sdram_csr_dfi_p2_rddata <= main_sdram_master_p2_rddata;
        main_sdram_csr_dfi_p2_rddata_valid <= main_sdram_master_p2_rddata_valid;
        main_sdram_master_p3_address <= main_sdram_csr_dfi_p3_address;
        main_sdram_master_p3_bank <= main_sdram_csr_dfi_p3_bank;
        main_sdram_master_p3_cas_n <= main_sdram_csr_dfi_p3_cas_n;
        main_sdram_master_p3_cs_n <= main_sdram_csr_dfi_p3_cs_n;
        main_sdram_master_p3_ras_n <= main_sdram_csr_dfi_p3_ras_n;
        main_sdram_master_p3_we_n <= main_sdram_csr_dfi_p3_we_n;
        main_sdram_master_p3_cke <= main_sdram_csr_dfi_p3_cke;
        main_sdram_master_p3_odt <= main_sdram_csr_dfi_p3_odt;
        main_sdram_master_p3_reset_n <= main_sdram_csr_dfi_p3_reset_n;
        main_sdram_master_p3_act_n <= main_sdram_csr_dfi_p3_act_n;
        main_sdram_master_p3_wrdata <= main_sdram_csr_dfi_p3_wrdata;
        main_sdram_master_p3_wrdata_en <= main_sdram_csr_dfi_p3_wrdata_en;
        main_sdram_master_p3_wrdata_mask <= main_sdram_csr_dfi_p3_wrdata_mask;
        main_sdram_master_p3_rddata_en <= main_sdram_csr_dfi_p3_rddata_en;
        main_sdram_csr_dfi_p3_rddata <= main_sdram_master_p3_rddata;
        main_sdram_csr_dfi_p3_rddata_valid <= main_sdram_master_p3_rddata_valid;
    end
end
assign main_sdram_csr_dfi_p0_cke = main_sdram_cke;
assign main_sdram_csr_dfi_p1_cke = main_sdram_cke;
assign main_sdram_csr_dfi_p2_cke = main_sdram_cke;
assign main_sdram_csr_dfi_p3_cke = main_sdram_cke;
assign main_sdram_csr_dfi_p0_odt = main_sdram_odt;
assign main_sdram_csr_dfi_p1_odt = main_sdram_odt;
assign main_sdram_csr_dfi_p2_odt = main_sdram_odt;
assign main_sdram_csr_dfi_p3_odt = main_sdram_odt;
assign main_sdram_csr_dfi_p0_reset_n = main_sdram_reset_n;
assign main_sdram_csr_dfi_p1_reset_n = main_sdram_reset_n;
assign main_sdram_csr_dfi_p2_reset_n = main_sdram_reset_n;
assign main_sdram_csr_dfi_p3_reset_n = main_sdram_reset_n;
always @(*) begin
    main_sdram_csr_dfi_p0_cas_n <= 1'd1;
    main_sdram_csr_dfi_p0_cs_n <= 1'd1;
    main_sdram_csr_dfi_p0_ras_n <= 1'd1;
    main_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (main_sdram_phaseinjector0_command_issue_re) begin
        if (main_sdram_phaseinjector0_csrfield_cs_top) begin
            main_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector0_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p0_cs_n <= {1{(~main_sdram_phaseinjector0_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p0_we_n <= (~main_sdram_phaseinjector0_csrfield_we);
        main_sdram_csr_dfi_p0_cas_n <= (~main_sdram_phaseinjector0_csrfield_cas);
        main_sdram_csr_dfi_p0_ras_n <= (~main_sdram_phaseinjector0_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p0_we_n <= 1'd1;
        main_sdram_csr_dfi_p0_cas_n <= 1'd1;
        main_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p0_address = main_sdram_phaseinjector0_address_storage;
assign main_sdram_csr_dfi_p0_bank = main_sdram_phaseinjector0_baddress_storage;
assign main_sdram_csr_dfi_p0_wrdata_en = (main_sdram_phaseinjector0_command_issue_re & main_sdram_phaseinjector0_csrfield_wren);
assign main_sdram_csr_dfi_p0_rddata_en = (main_sdram_phaseinjector0_command_issue_re & main_sdram_phaseinjector0_csrfield_rden);
assign main_sdram_csr_dfi_p0_wrdata = main_sdram_phaseinjector0_wrdata_storage;
assign main_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    main_sdram_csr_dfi_p1_cas_n <= 1'd1;
    main_sdram_csr_dfi_p1_cs_n <= 1'd1;
    main_sdram_csr_dfi_p1_ras_n <= 1'd1;
    main_sdram_csr_dfi_p1_we_n <= 1'd1;
    if (main_sdram_phaseinjector1_command_issue_re) begin
        if (main_sdram_phaseinjector1_csrfield_cs_top) begin
            main_sdram_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector1_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p1_cs_n <= {1{(~main_sdram_phaseinjector1_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p1_we_n <= (~main_sdram_phaseinjector1_csrfield_we);
        main_sdram_csr_dfi_p1_cas_n <= (~main_sdram_phaseinjector1_csrfield_cas);
        main_sdram_csr_dfi_p1_ras_n <= (~main_sdram_phaseinjector1_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p1_we_n <= 1'd1;
        main_sdram_csr_dfi_p1_cas_n <= 1'd1;
        main_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p1_address = main_sdram_phaseinjector1_address_storage;
assign main_sdram_csr_dfi_p1_bank = main_sdram_phaseinjector1_baddress_storage;
assign main_sdram_csr_dfi_p1_wrdata_en = (main_sdram_phaseinjector1_command_issue_re & main_sdram_phaseinjector1_csrfield_wren);
assign main_sdram_csr_dfi_p1_rddata_en = (main_sdram_phaseinjector1_command_issue_re & main_sdram_phaseinjector1_csrfield_rden);
assign main_sdram_csr_dfi_p1_wrdata = main_sdram_phaseinjector1_wrdata_storage;
assign main_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
always @(*) begin
    main_sdram_csr_dfi_p2_cas_n <= 1'd1;
    main_sdram_csr_dfi_p2_cs_n <= 1'd1;
    main_sdram_csr_dfi_p2_ras_n <= 1'd1;
    main_sdram_csr_dfi_p2_we_n <= 1'd1;
    if (main_sdram_phaseinjector2_command_issue_re) begin
        if (main_sdram_phaseinjector2_csrfield_cs_top) begin
            main_sdram_csr_dfi_p2_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector2_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p2_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p2_cs_n <= {1{(~main_sdram_phaseinjector2_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p2_we_n <= (~main_sdram_phaseinjector2_csrfield_we);
        main_sdram_csr_dfi_p2_cas_n <= (~main_sdram_phaseinjector2_csrfield_cas);
        main_sdram_csr_dfi_p2_ras_n <= (~main_sdram_phaseinjector2_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p2_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p2_we_n <= 1'd1;
        main_sdram_csr_dfi_p2_cas_n <= 1'd1;
        main_sdram_csr_dfi_p2_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p2_address = main_sdram_phaseinjector2_address_storage;
assign main_sdram_csr_dfi_p2_bank = main_sdram_phaseinjector2_baddress_storage;
assign main_sdram_csr_dfi_p2_wrdata_en = (main_sdram_phaseinjector2_command_issue_re & main_sdram_phaseinjector2_csrfield_wren);
assign main_sdram_csr_dfi_p2_rddata_en = (main_sdram_phaseinjector2_command_issue_re & main_sdram_phaseinjector2_csrfield_rden);
assign main_sdram_csr_dfi_p2_wrdata = main_sdram_phaseinjector2_wrdata_storage;
assign main_sdram_csr_dfi_p2_wrdata_mask = 1'd0;
always @(*) begin
    main_sdram_csr_dfi_p3_cas_n <= 1'd1;
    main_sdram_csr_dfi_p3_cs_n <= 1'd1;
    main_sdram_csr_dfi_p3_ras_n <= 1'd1;
    main_sdram_csr_dfi_p3_we_n <= 1'd1;
    if (main_sdram_phaseinjector3_command_issue_re) begin
        if (main_sdram_phaseinjector3_csrfield_cs_top) begin
            main_sdram_csr_dfi_p3_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector3_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p3_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p3_cs_n <= {1{(~main_sdram_phaseinjector3_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p3_we_n <= (~main_sdram_phaseinjector3_csrfield_we);
        main_sdram_csr_dfi_p3_cas_n <= (~main_sdram_phaseinjector3_csrfield_cas);
        main_sdram_csr_dfi_p3_ras_n <= (~main_sdram_phaseinjector3_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p3_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p3_we_n <= 1'd1;
        main_sdram_csr_dfi_p3_cas_n <= 1'd1;
        main_sdram_csr_dfi_p3_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p3_address = main_sdram_phaseinjector3_address_storage;
assign main_sdram_csr_dfi_p3_bank = main_sdram_phaseinjector3_baddress_storage;
assign main_sdram_csr_dfi_p3_wrdata_en = (main_sdram_phaseinjector3_command_issue_re & main_sdram_phaseinjector3_csrfield_wren);
assign main_sdram_csr_dfi_p3_rddata_en = (main_sdram_phaseinjector3_command_issue_re & main_sdram_phaseinjector3_csrfield_rden);
assign main_sdram_csr_dfi_p3_wrdata = main_sdram_phaseinjector3_wrdata_storage;
assign main_sdram_csr_dfi_p3_wrdata_mask = 1'd0;
assign main_sdram_bankmachine0_req_valid = main_sdram_interface_bank0_valid;
assign main_sdram_interface_bank0_ready = main_sdram_bankmachine0_req_ready;
assign main_sdram_bankmachine0_req_we = main_sdram_interface_bank0_we;
assign main_sdram_bankmachine0_req_addr = main_sdram_interface_bank0_addr;
assign main_sdram_interface_bank0_lock = main_sdram_bankmachine0_req_lock;
assign main_sdram_interface_bank0_wdata_ready = main_sdram_bankmachine0_req_wdata_ready;
assign main_sdram_interface_bank0_rdata_valid = main_sdram_bankmachine0_req_rdata_valid;
assign main_sdram_bankmachine1_req_valid = main_sdram_interface_bank1_valid;
assign main_sdram_interface_bank1_ready = main_sdram_bankmachine1_req_ready;
assign main_sdram_bankmachine1_req_we = main_sdram_interface_bank1_we;
assign main_sdram_bankmachine1_req_addr = main_sdram_interface_bank1_addr;
assign main_sdram_interface_bank1_lock = main_sdram_bankmachine1_req_lock;
assign main_sdram_interface_bank1_wdata_ready = main_sdram_bankmachine1_req_wdata_ready;
assign main_sdram_interface_bank1_rdata_valid = main_sdram_bankmachine1_req_rdata_valid;
assign main_sdram_bankmachine2_req_valid = main_sdram_interface_bank2_valid;
assign main_sdram_interface_bank2_ready = main_sdram_bankmachine2_req_ready;
assign main_sdram_bankmachine2_req_we = main_sdram_interface_bank2_we;
assign main_sdram_bankmachine2_req_addr = main_sdram_interface_bank2_addr;
assign main_sdram_interface_bank2_lock = main_sdram_bankmachine2_req_lock;
assign main_sdram_interface_bank2_wdata_ready = main_sdram_bankmachine2_req_wdata_ready;
assign main_sdram_interface_bank2_rdata_valid = main_sdram_bankmachine2_req_rdata_valid;
assign main_sdram_bankmachine3_req_valid = main_sdram_interface_bank3_valid;
assign main_sdram_interface_bank3_ready = main_sdram_bankmachine3_req_ready;
assign main_sdram_bankmachine3_req_we = main_sdram_interface_bank3_we;
assign main_sdram_bankmachine3_req_addr = main_sdram_interface_bank3_addr;
assign main_sdram_interface_bank3_lock = main_sdram_bankmachine3_req_lock;
assign main_sdram_interface_bank3_wdata_ready = main_sdram_bankmachine3_req_wdata_ready;
assign main_sdram_interface_bank3_rdata_valid = main_sdram_bankmachine3_req_rdata_valid;
assign main_sdram_bankmachine4_req_valid = main_sdram_interface_bank4_valid;
assign main_sdram_interface_bank4_ready = main_sdram_bankmachine4_req_ready;
assign main_sdram_bankmachine4_req_we = main_sdram_interface_bank4_we;
assign main_sdram_bankmachine4_req_addr = main_sdram_interface_bank4_addr;
assign main_sdram_interface_bank4_lock = main_sdram_bankmachine4_req_lock;
assign main_sdram_interface_bank4_wdata_ready = main_sdram_bankmachine4_req_wdata_ready;
assign main_sdram_interface_bank4_rdata_valid = main_sdram_bankmachine4_req_rdata_valid;
assign main_sdram_bankmachine5_req_valid = main_sdram_interface_bank5_valid;
assign main_sdram_interface_bank5_ready = main_sdram_bankmachine5_req_ready;
assign main_sdram_bankmachine5_req_we = main_sdram_interface_bank5_we;
assign main_sdram_bankmachine5_req_addr = main_sdram_interface_bank5_addr;
assign main_sdram_interface_bank5_lock = main_sdram_bankmachine5_req_lock;
assign main_sdram_interface_bank5_wdata_ready = main_sdram_bankmachine5_req_wdata_ready;
assign main_sdram_interface_bank5_rdata_valid = main_sdram_bankmachine5_req_rdata_valid;
assign main_sdram_bankmachine6_req_valid = main_sdram_interface_bank6_valid;
assign main_sdram_interface_bank6_ready = main_sdram_bankmachine6_req_ready;
assign main_sdram_bankmachine6_req_we = main_sdram_interface_bank6_we;
assign main_sdram_bankmachine6_req_addr = main_sdram_interface_bank6_addr;
assign main_sdram_interface_bank6_lock = main_sdram_bankmachine6_req_lock;
assign main_sdram_interface_bank6_wdata_ready = main_sdram_bankmachine6_req_wdata_ready;
assign main_sdram_interface_bank6_rdata_valid = main_sdram_bankmachine6_req_rdata_valid;
assign main_sdram_bankmachine7_req_valid = main_sdram_interface_bank7_valid;
assign main_sdram_interface_bank7_ready = main_sdram_bankmachine7_req_ready;
assign main_sdram_bankmachine7_req_we = main_sdram_interface_bank7_we;
assign main_sdram_bankmachine7_req_addr = main_sdram_interface_bank7_addr;
assign main_sdram_interface_bank7_lock = main_sdram_bankmachine7_req_lock;
assign main_sdram_interface_bank7_wdata_ready = main_sdram_bankmachine7_req_wdata_ready;
assign main_sdram_interface_bank7_rdata_valid = main_sdram_bankmachine7_req_rdata_valid;
assign main_sdram_timer_wait = (~main_sdram_timer_done0);
assign main_sdram_postponer_req_i = main_sdram_timer_done0;
assign main_sdram_wants_refresh = main_sdram_postponer_req_o;
assign main_sdram_wants_zqcs = main_sdram_zqcs_timer_done0;
assign main_sdram_zqcs_timer_wait = (~main_sdram_zqcs_executer_done);
assign main_sdram_timer_done1 = (main_sdram_timer_count1 == 1'd0);
assign main_sdram_timer_done0 = main_sdram_timer_done1;
assign main_sdram_timer_count0 = main_sdram_timer_count1;
assign main_sdram_sequencer_start1 = (main_sdram_sequencer_start0 | (main_sdram_sequencer_count != 1'd0));
assign main_sdram_sequencer_done0 = (main_sdram_sequencer_done1 & (main_sdram_sequencer_count == 1'd0));
assign main_sdram_zqcs_timer_done1 = (main_sdram_zqcs_timer_count1 == 1'd0);
assign main_sdram_zqcs_timer_done0 = main_sdram_zqcs_timer_done1;
assign main_sdram_zqcs_timer_count0 = main_sdram_zqcs_timer_count1;
always @(*) begin
    builder_refresher_next_state <= 2'd0;
    main_sdram_cmd_last <= 1'd0;
    main_sdram_cmd_valid <= 1'd0;
    main_sdram_sequencer_start0 <= 1'd0;
    main_sdram_zqcs_executer_start <= 1'd0;
    builder_refresher_next_state <= builder_refresher_state;
    case (builder_refresher_state)
        1'd1: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_cmd_ready) begin
                main_sdram_sequencer_start0 <= 1'd1;
                builder_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_sequencer_done0) begin
                if (main_sdram_wants_zqcs) begin
                    main_sdram_zqcs_executer_start <= 1'd1;
                    builder_refresher_next_state <= 2'd3;
                end else begin
                    main_sdram_cmd_valid <= 1'd0;
                    main_sdram_cmd_last <= 1'd1;
                    builder_refresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_zqcs_executer_done) begin
                main_sdram_cmd_valid <= 1'd0;
                main_sdram_cmd_last <= 1'd1;
                builder_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_sdram_wants_refresh) begin
                    builder_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine0_sink_valid = main_sdram_bankmachine0_req_valid;
assign main_sdram_bankmachine0_req_ready = main_sdram_bankmachine0_sink_ready;
assign main_sdram_bankmachine0_sink_payload_we = main_sdram_bankmachine0_req_we;
assign main_sdram_bankmachine0_sink_payload_addr = main_sdram_bankmachine0_req_addr;
assign main_sdram_bankmachine0_sink_sink_valid = main_sdram_bankmachine0_source_valid;
assign main_sdram_bankmachine0_source_ready = main_sdram_bankmachine0_sink_sink_ready;
assign main_sdram_bankmachine0_sink_sink_first = main_sdram_bankmachine0_source_first;
assign main_sdram_bankmachine0_sink_sink_last = main_sdram_bankmachine0_source_last;
assign main_sdram_bankmachine0_sink_sink_payload_we = main_sdram_bankmachine0_source_payload_we;
assign main_sdram_bankmachine0_sink_sink_payload_addr = main_sdram_bankmachine0_source_payload_addr;
assign main_sdram_bankmachine0_source_source_ready = (main_sdram_bankmachine0_req_wdata_ready | main_sdram_bankmachine0_req_rdata_valid);
assign main_sdram_bankmachine0_req_lock = (main_sdram_bankmachine0_source_valid | main_sdram_bankmachine0_source_source_valid);
assign main_sdram_bankmachine0_row_hit = (main_sdram_bankmachine0_row == main_sdram_bankmachine0_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_sdram_bankmachine0_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine0_row_col_n_addr_sel) begin
        main_sdram_bankmachine0_cmd_payload_a <= main_sdram_bankmachine0_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine0_cmd_payload_a <= ((main_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_sdram_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine0_twtpcon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_cmd_payload_is_write);
assign main_sdram_bankmachine0_trccon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
assign main_sdram_bankmachine0_trascon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
always @(*) begin
    main_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine0_source_valid & main_sdram_bankmachine0_source_source_valid)) begin
        if ((main_sdram_bankmachine0_source_payload_addr[21:7] != main_sdram_bankmachine0_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine0_auto_precharge <= (main_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine0_syncfifo0_din = {main_sdram_bankmachine0_fifo_in_last, main_sdram_bankmachine0_fifo_in_first, main_sdram_bankmachine0_fifo_in_payload_addr, main_sdram_bankmachine0_fifo_in_payload_we};
assign {main_sdram_bankmachine0_fifo_out_last, main_sdram_bankmachine0_fifo_out_first, main_sdram_bankmachine0_fifo_out_payload_addr, main_sdram_bankmachine0_fifo_out_payload_we} = main_sdram_bankmachine0_syncfifo0_dout;
assign main_sdram_bankmachine0_sink_ready = main_sdram_bankmachine0_syncfifo0_writable;
assign main_sdram_bankmachine0_syncfifo0_we = main_sdram_bankmachine0_sink_valid;
assign main_sdram_bankmachine0_fifo_in_first = main_sdram_bankmachine0_sink_first;
assign main_sdram_bankmachine0_fifo_in_last = main_sdram_bankmachine0_sink_last;
assign main_sdram_bankmachine0_fifo_in_payload_we = main_sdram_bankmachine0_sink_payload_we;
assign main_sdram_bankmachine0_fifo_in_payload_addr = main_sdram_bankmachine0_sink_payload_addr;
assign main_sdram_bankmachine0_source_valid = main_sdram_bankmachine0_syncfifo0_readable;
assign main_sdram_bankmachine0_source_first = main_sdram_bankmachine0_fifo_out_first;
assign main_sdram_bankmachine0_source_last = main_sdram_bankmachine0_fifo_out_last;
assign main_sdram_bankmachine0_source_payload_we = main_sdram_bankmachine0_fifo_out_payload_we;
assign main_sdram_bankmachine0_source_payload_addr = main_sdram_bankmachine0_fifo_out_payload_addr;
assign main_sdram_bankmachine0_syncfifo0_re = main_sdram_bankmachine0_source_ready;
always @(*) begin
    main_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine0_replace) begin
        main_sdram_bankmachine0_wrport_adr <= (main_sdram_bankmachine0_produce - 1'd1);
    end else begin
        main_sdram_bankmachine0_wrport_adr <= main_sdram_bankmachine0_produce;
    end
end
assign main_sdram_bankmachine0_wrport_dat_w = main_sdram_bankmachine0_syncfifo0_din;
assign main_sdram_bankmachine0_wrport_we = (main_sdram_bankmachine0_syncfifo0_we & (main_sdram_bankmachine0_syncfifo0_writable | main_sdram_bankmachine0_replace));
assign main_sdram_bankmachine0_do_read = (main_sdram_bankmachine0_syncfifo0_readable & main_sdram_bankmachine0_syncfifo0_re);
assign main_sdram_bankmachine0_rdport_adr = main_sdram_bankmachine0_consume;
assign main_sdram_bankmachine0_syncfifo0_dout = main_sdram_bankmachine0_rdport_dat_r;
assign main_sdram_bankmachine0_syncfifo0_writable = (main_sdram_bankmachine0_level != 4'd8);
assign main_sdram_bankmachine0_syncfifo0_readable = (main_sdram_bankmachine0_level != 1'd0);
assign main_sdram_bankmachine0_pipe_valid_sink_ready = ((~main_sdram_bankmachine0_pipe_valid_source_valid) | main_sdram_bankmachine0_pipe_valid_source_ready);
assign main_sdram_bankmachine0_pipe_valid_sink_valid = main_sdram_bankmachine0_sink_sink_valid;
assign main_sdram_bankmachine0_sink_sink_ready = main_sdram_bankmachine0_pipe_valid_sink_ready;
assign main_sdram_bankmachine0_pipe_valid_sink_first = main_sdram_bankmachine0_sink_sink_first;
assign main_sdram_bankmachine0_pipe_valid_sink_last = main_sdram_bankmachine0_sink_sink_last;
assign main_sdram_bankmachine0_pipe_valid_sink_payload_we = main_sdram_bankmachine0_sink_sink_payload_we;
assign main_sdram_bankmachine0_pipe_valid_sink_payload_addr = main_sdram_bankmachine0_sink_sink_payload_addr;
assign main_sdram_bankmachine0_source_source_valid = main_sdram_bankmachine0_pipe_valid_source_valid;
assign main_sdram_bankmachine0_pipe_valid_source_ready = main_sdram_bankmachine0_source_source_ready;
assign main_sdram_bankmachine0_source_source_first = main_sdram_bankmachine0_pipe_valid_source_first;
assign main_sdram_bankmachine0_source_source_last = main_sdram_bankmachine0_pipe_valid_source_last;
assign main_sdram_bankmachine0_source_source_payload_we = main_sdram_bankmachine0_pipe_valid_source_payload_we;
assign main_sdram_bankmachine0_source_source_payload_addr = main_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine0_next_state <= 4'd0;
    main_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_sdram_bankmachine0_refresh_gnt <= 1'd0;
    main_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine0_row_close <= 1'd0;
    main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine0_row_open <= 1'd0;
    builder_bankmachine0_next_state <= builder_bankmachine0_state;
    case (builder_bankmachine0_state)
        1'd1: begin
            if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
                main_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 3'd5;
                end
                main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
                builder_bankmachine0_next_state <= 3'd5;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine0_trccon_ready) begin
                main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine0_row_open <= 1'd1;
                main_sdram_bankmachine0_cmd_valid <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine0_cmd_ready) begin
                    builder_bankmachine0_next_state <= 3'd7;
                end
                main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine0_twtpcon_ready) begin
                main_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
            main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine0_refresh_req)) begin
                builder_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine0_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine0_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine0_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine0_refresh_req) begin
                builder_bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine0_source_source_valid) begin
                    if (main_sdram_bankmachine0_row_opened) begin
                        if (main_sdram_bankmachine0_row_hit) begin
                            main_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine0_source_source_payload_we) begin
                                main_sdram_bankmachine0_req_wdata_ready <= main_sdram_bankmachine0_cmd_ready;
                                main_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine0_req_rdata_valid <= main_sdram_bankmachine0_cmd_ready;
                                main_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine0_cmd_ready & main_sdram_bankmachine0_auto_precharge)) begin
                                builder_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine1_sink_valid = main_sdram_bankmachine1_req_valid;
assign main_sdram_bankmachine1_req_ready = main_sdram_bankmachine1_sink_ready;
assign main_sdram_bankmachine1_sink_payload_we = main_sdram_bankmachine1_req_we;
assign main_sdram_bankmachine1_sink_payload_addr = main_sdram_bankmachine1_req_addr;
assign main_sdram_bankmachine1_sink_sink_valid = main_sdram_bankmachine1_source_valid;
assign main_sdram_bankmachine1_source_ready = main_sdram_bankmachine1_sink_sink_ready;
assign main_sdram_bankmachine1_sink_sink_first = main_sdram_bankmachine1_source_first;
assign main_sdram_bankmachine1_sink_sink_last = main_sdram_bankmachine1_source_last;
assign main_sdram_bankmachine1_sink_sink_payload_we = main_sdram_bankmachine1_source_payload_we;
assign main_sdram_bankmachine1_sink_sink_payload_addr = main_sdram_bankmachine1_source_payload_addr;
assign main_sdram_bankmachine1_source_source_ready = (main_sdram_bankmachine1_req_wdata_ready | main_sdram_bankmachine1_req_rdata_valid);
assign main_sdram_bankmachine1_req_lock = (main_sdram_bankmachine1_source_valid | main_sdram_bankmachine1_source_source_valid);
assign main_sdram_bankmachine1_row_hit = (main_sdram_bankmachine1_row == main_sdram_bankmachine1_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_sdram_bankmachine1_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine1_row_col_n_addr_sel) begin
        main_sdram_bankmachine1_cmd_payload_a <= main_sdram_bankmachine1_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine1_cmd_payload_a <= ((main_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_sdram_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine1_twtpcon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_cmd_payload_is_write);
assign main_sdram_bankmachine1_trccon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
assign main_sdram_bankmachine1_trascon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
always @(*) begin
    main_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine1_source_valid & main_sdram_bankmachine1_source_source_valid)) begin
        if ((main_sdram_bankmachine1_source_payload_addr[21:7] != main_sdram_bankmachine1_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine1_auto_precharge <= (main_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine1_syncfifo1_din = {main_sdram_bankmachine1_fifo_in_last, main_sdram_bankmachine1_fifo_in_first, main_sdram_bankmachine1_fifo_in_payload_addr, main_sdram_bankmachine1_fifo_in_payload_we};
assign {main_sdram_bankmachine1_fifo_out_last, main_sdram_bankmachine1_fifo_out_first, main_sdram_bankmachine1_fifo_out_payload_addr, main_sdram_bankmachine1_fifo_out_payload_we} = main_sdram_bankmachine1_syncfifo1_dout;
assign main_sdram_bankmachine1_sink_ready = main_sdram_bankmachine1_syncfifo1_writable;
assign main_sdram_bankmachine1_syncfifo1_we = main_sdram_bankmachine1_sink_valid;
assign main_sdram_bankmachine1_fifo_in_first = main_sdram_bankmachine1_sink_first;
assign main_sdram_bankmachine1_fifo_in_last = main_sdram_bankmachine1_sink_last;
assign main_sdram_bankmachine1_fifo_in_payload_we = main_sdram_bankmachine1_sink_payload_we;
assign main_sdram_bankmachine1_fifo_in_payload_addr = main_sdram_bankmachine1_sink_payload_addr;
assign main_sdram_bankmachine1_source_valid = main_sdram_bankmachine1_syncfifo1_readable;
assign main_sdram_bankmachine1_source_first = main_sdram_bankmachine1_fifo_out_first;
assign main_sdram_bankmachine1_source_last = main_sdram_bankmachine1_fifo_out_last;
assign main_sdram_bankmachine1_source_payload_we = main_sdram_bankmachine1_fifo_out_payload_we;
assign main_sdram_bankmachine1_source_payload_addr = main_sdram_bankmachine1_fifo_out_payload_addr;
assign main_sdram_bankmachine1_syncfifo1_re = main_sdram_bankmachine1_source_ready;
always @(*) begin
    main_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine1_replace) begin
        main_sdram_bankmachine1_wrport_adr <= (main_sdram_bankmachine1_produce - 1'd1);
    end else begin
        main_sdram_bankmachine1_wrport_adr <= main_sdram_bankmachine1_produce;
    end
end
assign main_sdram_bankmachine1_wrport_dat_w = main_sdram_bankmachine1_syncfifo1_din;
assign main_sdram_bankmachine1_wrport_we = (main_sdram_bankmachine1_syncfifo1_we & (main_sdram_bankmachine1_syncfifo1_writable | main_sdram_bankmachine1_replace));
assign main_sdram_bankmachine1_do_read = (main_sdram_bankmachine1_syncfifo1_readable & main_sdram_bankmachine1_syncfifo1_re);
assign main_sdram_bankmachine1_rdport_adr = main_sdram_bankmachine1_consume;
assign main_sdram_bankmachine1_syncfifo1_dout = main_sdram_bankmachine1_rdport_dat_r;
assign main_sdram_bankmachine1_syncfifo1_writable = (main_sdram_bankmachine1_level != 4'd8);
assign main_sdram_bankmachine1_syncfifo1_readable = (main_sdram_bankmachine1_level != 1'd0);
assign main_sdram_bankmachine1_pipe_valid_sink_ready = ((~main_sdram_bankmachine1_pipe_valid_source_valid) | main_sdram_bankmachine1_pipe_valid_source_ready);
assign main_sdram_bankmachine1_pipe_valid_sink_valid = main_sdram_bankmachine1_sink_sink_valid;
assign main_sdram_bankmachine1_sink_sink_ready = main_sdram_bankmachine1_pipe_valid_sink_ready;
assign main_sdram_bankmachine1_pipe_valid_sink_first = main_sdram_bankmachine1_sink_sink_first;
assign main_sdram_bankmachine1_pipe_valid_sink_last = main_sdram_bankmachine1_sink_sink_last;
assign main_sdram_bankmachine1_pipe_valid_sink_payload_we = main_sdram_bankmachine1_sink_sink_payload_we;
assign main_sdram_bankmachine1_pipe_valid_sink_payload_addr = main_sdram_bankmachine1_sink_sink_payload_addr;
assign main_sdram_bankmachine1_source_source_valid = main_sdram_bankmachine1_pipe_valid_source_valid;
assign main_sdram_bankmachine1_pipe_valid_source_ready = main_sdram_bankmachine1_source_source_ready;
assign main_sdram_bankmachine1_source_source_first = main_sdram_bankmachine1_pipe_valid_source_first;
assign main_sdram_bankmachine1_source_source_last = main_sdram_bankmachine1_pipe_valid_source_last;
assign main_sdram_bankmachine1_source_source_payload_we = main_sdram_bankmachine1_pipe_valid_source_payload_we;
assign main_sdram_bankmachine1_source_source_payload_addr = main_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine1_next_state <= 4'd0;
    main_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_sdram_bankmachine1_refresh_gnt <= 1'd0;
    main_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine1_row_close <= 1'd0;
    main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine1_row_open <= 1'd0;
    builder_bankmachine1_next_state <= builder_bankmachine1_state;
    case (builder_bankmachine1_state)
        1'd1: begin
            if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
                main_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 3'd5;
                end
                main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
                builder_bankmachine1_next_state <= 3'd5;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine1_trccon_ready) begin
                main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine1_row_open <= 1'd1;
                main_sdram_bankmachine1_cmd_valid <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine1_cmd_ready) begin
                    builder_bankmachine1_next_state <= 3'd7;
                end
                main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine1_twtpcon_ready) begin
                main_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
            main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine1_refresh_req)) begin
                builder_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine1_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine1_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine1_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine1_refresh_req) begin
                builder_bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine1_source_source_valid) begin
                    if (main_sdram_bankmachine1_row_opened) begin
                        if (main_sdram_bankmachine1_row_hit) begin
                            main_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine1_source_source_payload_we) begin
                                main_sdram_bankmachine1_req_wdata_ready <= main_sdram_bankmachine1_cmd_ready;
                                main_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine1_req_rdata_valid <= main_sdram_bankmachine1_cmd_ready;
                                main_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine1_cmd_ready & main_sdram_bankmachine1_auto_precharge)) begin
                                builder_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine2_sink_valid = main_sdram_bankmachine2_req_valid;
assign main_sdram_bankmachine2_req_ready = main_sdram_bankmachine2_sink_ready;
assign main_sdram_bankmachine2_sink_payload_we = main_sdram_bankmachine2_req_we;
assign main_sdram_bankmachine2_sink_payload_addr = main_sdram_bankmachine2_req_addr;
assign main_sdram_bankmachine2_sink_sink_valid = main_sdram_bankmachine2_source_valid;
assign main_sdram_bankmachine2_source_ready = main_sdram_bankmachine2_sink_sink_ready;
assign main_sdram_bankmachine2_sink_sink_first = main_sdram_bankmachine2_source_first;
assign main_sdram_bankmachine2_sink_sink_last = main_sdram_bankmachine2_source_last;
assign main_sdram_bankmachine2_sink_sink_payload_we = main_sdram_bankmachine2_source_payload_we;
assign main_sdram_bankmachine2_sink_sink_payload_addr = main_sdram_bankmachine2_source_payload_addr;
assign main_sdram_bankmachine2_source_source_ready = (main_sdram_bankmachine2_req_wdata_ready | main_sdram_bankmachine2_req_rdata_valid);
assign main_sdram_bankmachine2_req_lock = (main_sdram_bankmachine2_source_valid | main_sdram_bankmachine2_source_source_valid);
assign main_sdram_bankmachine2_row_hit = (main_sdram_bankmachine2_row == main_sdram_bankmachine2_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_sdram_bankmachine2_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine2_row_col_n_addr_sel) begin
        main_sdram_bankmachine2_cmd_payload_a <= main_sdram_bankmachine2_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine2_cmd_payload_a <= ((main_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_sdram_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine2_twtpcon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_cmd_payload_is_write);
assign main_sdram_bankmachine2_trccon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
assign main_sdram_bankmachine2_trascon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
always @(*) begin
    main_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine2_source_valid & main_sdram_bankmachine2_source_source_valid)) begin
        if ((main_sdram_bankmachine2_source_payload_addr[21:7] != main_sdram_bankmachine2_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine2_auto_precharge <= (main_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine2_syncfifo2_din = {main_sdram_bankmachine2_fifo_in_last, main_sdram_bankmachine2_fifo_in_first, main_sdram_bankmachine2_fifo_in_payload_addr, main_sdram_bankmachine2_fifo_in_payload_we};
assign {main_sdram_bankmachine2_fifo_out_last, main_sdram_bankmachine2_fifo_out_first, main_sdram_bankmachine2_fifo_out_payload_addr, main_sdram_bankmachine2_fifo_out_payload_we} = main_sdram_bankmachine2_syncfifo2_dout;
assign main_sdram_bankmachine2_sink_ready = main_sdram_bankmachine2_syncfifo2_writable;
assign main_sdram_bankmachine2_syncfifo2_we = main_sdram_bankmachine2_sink_valid;
assign main_sdram_bankmachine2_fifo_in_first = main_sdram_bankmachine2_sink_first;
assign main_sdram_bankmachine2_fifo_in_last = main_sdram_bankmachine2_sink_last;
assign main_sdram_bankmachine2_fifo_in_payload_we = main_sdram_bankmachine2_sink_payload_we;
assign main_sdram_bankmachine2_fifo_in_payload_addr = main_sdram_bankmachine2_sink_payload_addr;
assign main_sdram_bankmachine2_source_valid = main_sdram_bankmachine2_syncfifo2_readable;
assign main_sdram_bankmachine2_source_first = main_sdram_bankmachine2_fifo_out_first;
assign main_sdram_bankmachine2_source_last = main_sdram_bankmachine2_fifo_out_last;
assign main_sdram_bankmachine2_source_payload_we = main_sdram_bankmachine2_fifo_out_payload_we;
assign main_sdram_bankmachine2_source_payload_addr = main_sdram_bankmachine2_fifo_out_payload_addr;
assign main_sdram_bankmachine2_syncfifo2_re = main_sdram_bankmachine2_source_ready;
always @(*) begin
    main_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine2_replace) begin
        main_sdram_bankmachine2_wrport_adr <= (main_sdram_bankmachine2_produce - 1'd1);
    end else begin
        main_sdram_bankmachine2_wrport_adr <= main_sdram_bankmachine2_produce;
    end
end
assign main_sdram_bankmachine2_wrport_dat_w = main_sdram_bankmachine2_syncfifo2_din;
assign main_sdram_bankmachine2_wrport_we = (main_sdram_bankmachine2_syncfifo2_we & (main_sdram_bankmachine2_syncfifo2_writable | main_sdram_bankmachine2_replace));
assign main_sdram_bankmachine2_do_read = (main_sdram_bankmachine2_syncfifo2_readable & main_sdram_bankmachine2_syncfifo2_re);
assign main_sdram_bankmachine2_rdport_adr = main_sdram_bankmachine2_consume;
assign main_sdram_bankmachine2_syncfifo2_dout = main_sdram_bankmachine2_rdport_dat_r;
assign main_sdram_bankmachine2_syncfifo2_writable = (main_sdram_bankmachine2_level != 4'd8);
assign main_sdram_bankmachine2_syncfifo2_readable = (main_sdram_bankmachine2_level != 1'd0);
assign main_sdram_bankmachine2_pipe_valid_sink_ready = ((~main_sdram_bankmachine2_pipe_valid_source_valid) | main_sdram_bankmachine2_pipe_valid_source_ready);
assign main_sdram_bankmachine2_pipe_valid_sink_valid = main_sdram_bankmachine2_sink_sink_valid;
assign main_sdram_bankmachine2_sink_sink_ready = main_sdram_bankmachine2_pipe_valid_sink_ready;
assign main_sdram_bankmachine2_pipe_valid_sink_first = main_sdram_bankmachine2_sink_sink_first;
assign main_sdram_bankmachine2_pipe_valid_sink_last = main_sdram_bankmachine2_sink_sink_last;
assign main_sdram_bankmachine2_pipe_valid_sink_payload_we = main_sdram_bankmachine2_sink_sink_payload_we;
assign main_sdram_bankmachine2_pipe_valid_sink_payload_addr = main_sdram_bankmachine2_sink_sink_payload_addr;
assign main_sdram_bankmachine2_source_source_valid = main_sdram_bankmachine2_pipe_valid_source_valid;
assign main_sdram_bankmachine2_pipe_valid_source_ready = main_sdram_bankmachine2_source_source_ready;
assign main_sdram_bankmachine2_source_source_first = main_sdram_bankmachine2_pipe_valid_source_first;
assign main_sdram_bankmachine2_source_source_last = main_sdram_bankmachine2_pipe_valid_source_last;
assign main_sdram_bankmachine2_source_source_payload_we = main_sdram_bankmachine2_pipe_valid_source_payload_we;
assign main_sdram_bankmachine2_source_source_payload_addr = main_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine2_next_state <= 4'd0;
    main_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_sdram_bankmachine2_refresh_gnt <= 1'd0;
    main_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine2_row_close <= 1'd0;
    main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine2_row_open <= 1'd0;
    builder_bankmachine2_next_state <= builder_bankmachine2_state;
    case (builder_bankmachine2_state)
        1'd1: begin
            if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
                main_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 3'd5;
                end
                main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
                builder_bankmachine2_next_state <= 3'd5;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine2_trccon_ready) begin
                main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine2_row_open <= 1'd1;
                main_sdram_bankmachine2_cmd_valid <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine2_cmd_ready) begin
                    builder_bankmachine2_next_state <= 3'd7;
                end
                main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine2_twtpcon_ready) begin
                main_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
            main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine2_refresh_req)) begin
                builder_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine2_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine2_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine2_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine2_refresh_req) begin
                builder_bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine2_source_source_valid) begin
                    if (main_sdram_bankmachine2_row_opened) begin
                        if (main_sdram_bankmachine2_row_hit) begin
                            main_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine2_source_source_payload_we) begin
                                main_sdram_bankmachine2_req_wdata_ready <= main_sdram_bankmachine2_cmd_ready;
                                main_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine2_req_rdata_valid <= main_sdram_bankmachine2_cmd_ready;
                                main_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine2_cmd_ready & main_sdram_bankmachine2_auto_precharge)) begin
                                builder_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine3_sink_valid = main_sdram_bankmachine3_req_valid;
assign main_sdram_bankmachine3_req_ready = main_sdram_bankmachine3_sink_ready;
assign main_sdram_bankmachine3_sink_payload_we = main_sdram_bankmachine3_req_we;
assign main_sdram_bankmachine3_sink_payload_addr = main_sdram_bankmachine3_req_addr;
assign main_sdram_bankmachine3_sink_sink_valid = main_sdram_bankmachine3_source_valid;
assign main_sdram_bankmachine3_source_ready = main_sdram_bankmachine3_sink_sink_ready;
assign main_sdram_bankmachine3_sink_sink_first = main_sdram_bankmachine3_source_first;
assign main_sdram_bankmachine3_sink_sink_last = main_sdram_bankmachine3_source_last;
assign main_sdram_bankmachine3_sink_sink_payload_we = main_sdram_bankmachine3_source_payload_we;
assign main_sdram_bankmachine3_sink_sink_payload_addr = main_sdram_bankmachine3_source_payload_addr;
assign main_sdram_bankmachine3_source_source_ready = (main_sdram_bankmachine3_req_wdata_ready | main_sdram_bankmachine3_req_rdata_valid);
assign main_sdram_bankmachine3_req_lock = (main_sdram_bankmachine3_source_valid | main_sdram_bankmachine3_source_source_valid);
assign main_sdram_bankmachine3_row_hit = (main_sdram_bankmachine3_row == main_sdram_bankmachine3_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_sdram_bankmachine3_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine3_row_col_n_addr_sel) begin
        main_sdram_bankmachine3_cmd_payload_a <= main_sdram_bankmachine3_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine3_cmd_payload_a <= ((main_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_sdram_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine3_twtpcon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_cmd_payload_is_write);
assign main_sdram_bankmachine3_trccon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
assign main_sdram_bankmachine3_trascon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
always @(*) begin
    main_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine3_source_valid & main_sdram_bankmachine3_source_source_valid)) begin
        if ((main_sdram_bankmachine3_source_payload_addr[21:7] != main_sdram_bankmachine3_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine3_auto_precharge <= (main_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine3_syncfifo3_din = {main_sdram_bankmachine3_fifo_in_last, main_sdram_bankmachine3_fifo_in_first, main_sdram_bankmachine3_fifo_in_payload_addr, main_sdram_bankmachine3_fifo_in_payload_we};
assign {main_sdram_bankmachine3_fifo_out_last, main_sdram_bankmachine3_fifo_out_first, main_sdram_bankmachine3_fifo_out_payload_addr, main_sdram_bankmachine3_fifo_out_payload_we} = main_sdram_bankmachine3_syncfifo3_dout;
assign main_sdram_bankmachine3_sink_ready = main_sdram_bankmachine3_syncfifo3_writable;
assign main_sdram_bankmachine3_syncfifo3_we = main_sdram_bankmachine3_sink_valid;
assign main_sdram_bankmachine3_fifo_in_first = main_sdram_bankmachine3_sink_first;
assign main_sdram_bankmachine3_fifo_in_last = main_sdram_bankmachine3_sink_last;
assign main_sdram_bankmachine3_fifo_in_payload_we = main_sdram_bankmachine3_sink_payload_we;
assign main_sdram_bankmachine3_fifo_in_payload_addr = main_sdram_bankmachine3_sink_payload_addr;
assign main_sdram_bankmachine3_source_valid = main_sdram_bankmachine3_syncfifo3_readable;
assign main_sdram_bankmachine3_source_first = main_sdram_bankmachine3_fifo_out_first;
assign main_sdram_bankmachine3_source_last = main_sdram_bankmachine3_fifo_out_last;
assign main_sdram_bankmachine3_source_payload_we = main_sdram_bankmachine3_fifo_out_payload_we;
assign main_sdram_bankmachine3_source_payload_addr = main_sdram_bankmachine3_fifo_out_payload_addr;
assign main_sdram_bankmachine3_syncfifo3_re = main_sdram_bankmachine3_source_ready;
always @(*) begin
    main_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine3_replace) begin
        main_sdram_bankmachine3_wrport_adr <= (main_sdram_bankmachine3_produce - 1'd1);
    end else begin
        main_sdram_bankmachine3_wrport_adr <= main_sdram_bankmachine3_produce;
    end
end
assign main_sdram_bankmachine3_wrport_dat_w = main_sdram_bankmachine3_syncfifo3_din;
assign main_sdram_bankmachine3_wrport_we = (main_sdram_bankmachine3_syncfifo3_we & (main_sdram_bankmachine3_syncfifo3_writable | main_sdram_bankmachine3_replace));
assign main_sdram_bankmachine3_do_read = (main_sdram_bankmachine3_syncfifo3_readable & main_sdram_bankmachine3_syncfifo3_re);
assign main_sdram_bankmachine3_rdport_adr = main_sdram_bankmachine3_consume;
assign main_sdram_bankmachine3_syncfifo3_dout = main_sdram_bankmachine3_rdport_dat_r;
assign main_sdram_bankmachine3_syncfifo3_writable = (main_sdram_bankmachine3_level != 4'd8);
assign main_sdram_bankmachine3_syncfifo3_readable = (main_sdram_bankmachine3_level != 1'd0);
assign main_sdram_bankmachine3_pipe_valid_sink_ready = ((~main_sdram_bankmachine3_pipe_valid_source_valid) | main_sdram_bankmachine3_pipe_valid_source_ready);
assign main_sdram_bankmachine3_pipe_valid_sink_valid = main_sdram_bankmachine3_sink_sink_valid;
assign main_sdram_bankmachine3_sink_sink_ready = main_sdram_bankmachine3_pipe_valid_sink_ready;
assign main_sdram_bankmachine3_pipe_valid_sink_first = main_sdram_bankmachine3_sink_sink_first;
assign main_sdram_bankmachine3_pipe_valid_sink_last = main_sdram_bankmachine3_sink_sink_last;
assign main_sdram_bankmachine3_pipe_valid_sink_payload_we = main_sdram_bankmachine3_sink_sink_payload_we;
assign main_sdram_bankmachine3_pipe_valid_sink_payload_addr = main_sdram_bankmachine3_sink_sink_payload_addr;
assign main_sdram_bankmachine3_source_source_valid = main_sdram_bankmachine3_pipe_valid_source_valid;
assign main_sdram_bankmachine3_pipe_valid_source_ready = main_sdram_bankmachine3_source_source_ready;
assign main_sdram_bankmachine3_source_source_first = main_sdram_bankmachine3_pipe_valid_source_first;
assign main_sdram_bankmachine3_source_source_last = main_sdram_bankmachine3_pipe_valid_source_last;
assign main_sdram_bankmachine3_source_source_payload_we = main_sdram_bankmachine3_pipe_valid_source_payload_we;
assign main_sdram_bankmachine3_source_source_payload_addr = main_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine3_next_state <= 4'd0;
    main_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_sdram_bankmachine3_refresh_gnt <= 1'd0;
    main_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine3_row_close <= 1'd0;
    main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine3_row_open <= 1'd0;
    builder_bankmachine3_next_state <= builder_bankmachine3_state;
    case (builder_bankmachine3_state)
        1'd1: begin
            if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
                main_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 3'd5;
                end
                main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
                builder_bankmachine3_next_state <= 3'd5;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine3_trccon_ready) begin
                main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine3_row_open <= 1'd1;
                main_sdram_bankmachine3_cmd_valid <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine3_cmd_ready) begin
                    builder_bankmachine3_next_state <= 3'd7;
                end
                main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine3_twtpcon_ready) begin
                main_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
            main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine3_refresh_req)) begin
                builder_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine3_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine3_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine3_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine3_refresh_req) begin
                builder_bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine3_source_source_valid) begin
                    if (main_sdram_bankmachine3_row_opened) begin
                        if (main_sdram_bankmachine3_row_hit) begin
                            main_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine3_source_source_payload_we) begin
                                main_sdram_bankmachine3_req_wdata_ready <= main_sdram_bankmachine3_cmd_ready;
                                main_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine3_req_rdata_valid <= main_sdram_bankmachine3_cmd_ready;
                                main_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine3_cmd_ready & main_sdram_bankmachine3_auto_precharge)) begin
                                builder_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine4_sink_valid = main_sdram_bankmachine4_req_valid;
assign main_sdram_bankmachine4_req_ready = main_sdram_bankmachine4_sink_ready;
assign main_sdram_bankmachine4_sink_payload_we = main_sdram_bankmachine4_req_we;
assign main_sdram_bankmachine4_sink_payload_addr = main_sdram_bankmachine4_req_addr;
assign main_sdram_bankmachine4_sink_sink_valid = main_sdram_bankmachine4_source_valid;
assign main_sdram_bankmachine4_source_ready = main_sdram_bankmachine4_sink_sink_ready;
assign main_sdram_bankmachine4_sink_sink_first = main_sdram_bankmachine4_source_first;
assign main_sdram_bankmachine4_sink_sink_last = main_sdram_bankmachine4_source_last;
assign main_sdram_bankmachine4_sink_sink_payload_we = main_sdram_bankmachine4_source_payload_we;
assign main_sdram_bankmachine4_sink_sink_payload_addr = main_sdram_bankmachine4_source_payload_addr;
assign main_sdram_bankmachine4_source_source_ready = (main_sdram_bankmachine4_req_wdata_ready | main_sdram_bankmachine4_req_rdata_valid);
assign main_sdram_bankmachine4_req_lock = (main_sdram_bankmachine4_source_valid | main_sdram_bankmachine4_source_source_valid);
assign main_sdram_bankmachine4_row_hit = (main_sdram_bankmachine4_row == main_sdram_bankmachine4_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    main_sdram_bankmachine4_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine4_row_col_n_addr_sel) begin
        main_sdram_bankmachine4_cmd_payload_a <= main_sdram_bankmachine4_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine4_cmd_payload_a <= ((main_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_sdram_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine4_twtpcon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_cmd_payload_is_write);
assign main_sdram_bankmachine4_trccon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_row_open);
assign main_sdram_bankmachine4_trascon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_row_open);
always @(*) begin
    main_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine4_source_valid & main_sdram_bankmachine4_source_source_valid)) begin
        if ((main_sdram_bankmachine4_source_payload_addr[21:7] != main_sdram_bankmachine4_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine4_auto_precharge <= (main_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine4_syncfifo4_din = {main_sdram_bankmachine4_fifo_in_last, main_sdram_bankmachine4_fifo_in_first, main_sdram_bankmachine4_fifo_in_payload_addr, main_sdram_bankmachine4_fifo_in_payload_we};
assign {main_sdram_bankmachine4_fifo_out_last, main_sdram_bankmachine4_fifo_out_first, main_sdram_bankmachine4_fifo_out_payload_addr, main_sdram_bankmachine4_fifo_out_payload_we} = main_sdram_bankmachine4_syncfifo4_dout;
assign main_sdram_bankmachine4_sink_ready = main_sdram_bankmachine4_syncfifo4_writable;
assign main_sdram_bankmachine4_syncfifo4_we = main_sdram_bankmachine4_sink_valid;
assign main_sdram_bankmachine4_fifo_in_first = main_sdram_bankmachine4_sink_first;
assign main_sdram_bankmachine4_fifo_in_last = main_sdram_bankmachine4_sink_last;
assign main_sdram_bankmachine4_fifo_in_payload_we = main_sdram_bankmachine4_sink_payload_we;
assign main_sdram_bankmachine4_fifo_in_payload_addr = main_sdram_bankmachine4_sink_payload_addr;
assign main_sdram_bankmachine4_source_valid = main_sdram_bankmachine4_syncfifo4_readable;
assign main_sdram_bankmachine4_source_first = main_sdram_bankmachine4_fifo_out_first;
assign main_sdram_bankmachine4_source_last = main_sdram_bankmachine4_fifo_out_last;
assign main_sdram_bankmachine4_source_payload_we = main_sdram_bankmachine4_fifo_out_payload_we;
assign main_sdram_bankmachine4_source_payload_addr = main_sdram_bankmachine4_fifo_out_payload_addr;
assign main_sdram_bankmachine4_syncfifo4_re = main_sdram_bankmachine4_source_ready;
always @(*) begin
    main_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine4_replace) begin
        main_sdram_bankmachine4_wrport_adr <= (main_sdram_bankmachine4_produce - 1'd1);
    end else begin
        main_sdram_bankmachine4_wrport_adr <= main_sdram_bankmachine4_produce;
    end
end
assign main_sdram_bankmachine4_wrport_dat_w = main_sdram_bankmachine4_syncfifo4_din;
assign main_sdram_bankmachine4_wrport_we = (main_sdram_bankmachine4_syncfifo4_we & (main_sdram_bankmachine4_syncfifo4_writable | main_sdram_bankmachine4_replace));
assign main_sdram_bankmachine4_do_read = (main_sdram_bankmachine4_syncfifo4_readable & main_sdram_bankmachine4_syncfifo4_re);
assign main_sdram_bankmachine4_rdport_adr = main_sdram_bankmachine4_consume;
assign main_sdram_bankmachine4_syncfifo4_dout = main_sdram_bankmachine4_rdport_dat_r;
assign main_sdram_bankmachine4_syncfifo4_writable = (main_sdram_bankmachine4_level != 4'd8);
assign main_sdram_bankmachine4_syncfifo4_readable = (main_sdram_bankmachine4_level != 1'd0);
assign main_sdram_bankmachine4_pipe_valid_sink_ready = ((~main_sdram_bankmachine4_pipe_valid_source_valid) | main_sdram_bankmachine4_pipe_valid_source_ready);
assign main_sdram_bankmachine4_pipe_valid_sink_valid = main_sdram_bankmachine4_sink_sink_valid;
assign main_sdram_bankmachine4_sink_sink_ready = main_sdram_bankmachine4_pipe_valid_sink_ready;
assign main_sdram_bankmachine4_pipe_valid_sink_first = main_sdram_bankmachine4_sink_sink_first;
assign main_sdram_bankmachine4_pipe_valid_sink_last = main_sdram_bankmachine4_sink_sink_last;
assign main_sdram_bankmachine4_pipe_valid_sink_payload_we = main_sdram_bankmachine4_sink_sink_payload_we;
assign main_sdram_bankmachine4_pipe_valid_sink_payload_addr = main_sdram_bankmachine4_sink_sink_payload_addr;
assign main_sdram_bankmachine4_source_source_valid = main_sdram_bankmachine4_pipe_valid_source_valid;
assign main_sdram_bankmachine4_pipe_valid_source_ready = main_sdram_bankmachine4_source_source_ready;
assign main_sdram_bankmachine4_source_source_first = main_sdram_bankmachine4_pipe_valid_source_first;
assign main_sdram_bankmachine4_source_source_last = main_sdram_bankmachine4_pipe_valid_source_last;
assign main_sdram_bankmachine4_source_source_payload_we = main_sdram_bankmachine4_pipe_valid_source_payload_we;
assign main_sdram_bankmachine4_source_source_payload_addr = main_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine4_next_state <= 4'd0;
    main_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine4_cmd_valid <= 1'd0;
    main_sdram_bankmachine4_refresh_gnt <= 1'd0;
    main_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine4_row_close <= 1'd0;
    main_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine4_row_open <= 1'd0;
    builder_bankmachine4_next_state <= builder_bankmachine4_state;
    case (builder_bankmachine4_state)
        1'd1: begin
            if ((main_sdram_bankmachine4_twtpcon_ready & main_sdram_bankmachine4_trascon_ready)) begin
                main_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine4_cmd_ready) begin
                    builder_bankmachine4_next_state <= 3'd5;
                end
                main_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine4_twtpcon_ready & main_sdram_bankmachine4_trascon_ready)) begin
                builder_bankmachine4_next_state <= 3'd5;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine4_trccon_ready) begin
                main_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine4_row_open <= 1'd1;
                main_sdram_bankmachine4_cmd_valid <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine4_cmd_ready) begin
                    builder_bankmachine4_next_state <= 3'd7;
                end
                main_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine4_twtpcon_ready) begin
                main_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
            main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine4_refresh_req)) begin
                builder_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine4_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine4_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine4_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine4_refresh_req) begin
                builder_bankmachine4_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine4_source_source_valid) begin
                    if (main_sdram_bankmachine4_row_opened) begin
                        if (main_sdram_bankmachine4_row_hit) begin
                            main_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine4_source_source_payload_we) begin
                                main_sdram_bankmachine4_req_wdata_ready <= main_sdram_bankmachine4_cmd_ready;
                                main_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine4_req_rdata_valid <= main_sdram_bankmachine4_cmd_ready;
                                main_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine4_cmd_ready & main_sdram_bankmachine4_auto_precharge)) begin
                                builder_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine5_sink_valid = main_sdram_bankmachine5_req_valid;
assign main_sdram_bankmachine5_req_ready = main_sdram_bankmachine5_sink_ready;
assign main_sdram_bankmachine5_sink_payload_we = main_sdram_bankmachine5_req_we;
assign main_sdram_bankmachine5_sink_payload_addr = main_sdram_bankmachine5_req_addr;
assign main_sdram_bankmachine5_sink_sink_valid = main_sdram_bankmachine5_source_valid;
assign main_sdram_bankmachine5_source_ready = main_sdram_bankmachine5_sink_sink_ready;
assign main_sdram_bankmachine5_sink_sink_first = main_sdram_bankmachine5_source_first;
assign main_sdram_bankmachine5_sink_sink_last = main_sdram_bankmachine5_source_last;
assign main_sdram_bankmachine5_sink_sink_payload_we = main_sdram_bankmachine5_source_payload_we;
assign main_sdram_bankmachine5_sink_sink_payload_addr = main_sdram_bankmachine5_source_payload_addr;
assign main_sdram_bankmachine5_source_source_ready = (main_sdram_bankmachine5_req_wdata_ready | main_sdram_bankmachine5_req_rdata_valid);
assign main_sdram_bankmachine5_req_lock = (main_sdram_bankmachine5_source_valid | main_sdram_bankmachine5_source_source_valid);
assign main_sdram_bankmachine5_row_hit = (main_sdram_bankmachine5_row == main_sdram_bankmachine5_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    main_sdram_bankmachine5_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine5_row_col_n_addr_sel) begin
        main_sdram_bankmachine5_cmd_payload_a <= main_sdram_bankmachine5_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine5_cmd_payload_a <= ((main_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_sdram_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine5_twtpcon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_cmd_payload_is_write);
assign main_sdram_bankmachine5_trccon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_row_open);
assign main_sdram_bankmachine5_trascon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_row_open);
always @(*) begin
    main_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine5_source_valid & main_sdram_bankmachine5_source_source_valid)) begin
        if ((main_sdram_bankmachine5_source_payload_addr[21:7] != main_sdram_bankmachine5_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine5_auto_precharge <= (main_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine5_syncfifo5_din = {main_sdram_bankmachine5_fifo_in_last, main_sdram_bankmachine5_fifo_in_first, main_sdram_bankmachine5_fifo_in_payload_addr, main_sdram_bankmachine5_fifo_in_payload_we};
assign {main_sdram_bankmachine5_fifo_out_last, main_sdram_bankmachine5_fifo_out_first, main_sdram_bankmachine5_fifo_out_payload_addr, main_sdram_bankmachine5_fifo_out_payload_we} = main_sdram_bankmachine5_syncfifo5_dout;
assign main_sdram_bankmachine5_sink_ready = main_sdram_bankmachine5_syncfifo5_writable;
assign main_sdram_bankmachine5_syncfifo5_we = main_sdram_bankmachine5_sink_valid;
assign main_sdram_bankmachine5_fifo_in_first = main_sdram_bankmachine5_sink_first;
assign main_sdram_bankmachine5_fifo_in_last = main_sdram_bankmachine5_sink_last;
assign main_sdram_bankmachine5_fifo_in_payload_we = main_sdram_bankmachine5_sink_payload_we;
assign main_sdram_bankmachine5_fifo_in_payload_addr = main_sdram_bankmachine5_sink_payload_addr;
assign main_sdram_bankmachine5_source_valid = main_sdram_bankmachine5_syncfifo5_readable;
assign main_sdram_bankmachine5_source_first = main_sdram_bankmachine5_fifo_out_first;
assign main_sdram_bankmachine5_source_last = main_sdram_bankmachine5_fifo_out_last;
assign main_sdram_bankmachine5_source_payload_we = main_sdram_bankmachine5_fifo_out_payload_we;
assign main_sdram_bankmachine5_source_payload_addr = main_sdram_bankmachine5_fifo_out_payload_addr;
assign main_sdram_bankmachine5_syncfifo5_re = main_sdram_bankmachine5_source_ready;
always @(*) begin
    main_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine5_replace) begin
        main_sdram_bankmachine5_wrport_adr <= (main_sdram_bankmachine5_produce - 1'd1);
    end else begin
        main_sdram_bankmachine5_wrport_adr <= main_sdram_bankmachine5_produce;
    end
end
assign main_sdram_bankmachine5_wrport_dat_w = main_sdram_bankmachine5_syncfifo5_din;
assign main_sdram_bankmachine5_wrport_we = (main_sdram_bankmachine5_syncfifo5_we & (main_sdram_bankmachine5_syncfifo5_writable | main_sdram_bankmachine5_replace));
assign main_sdram_bankmachine5_do_read = (main_sdram_bankmachine5_syncfifo5_readable & main_sdram_bankmachine5_syncfifo5_re);
assign main_sdram_bankmachine5_rdport_adr = main_sdram_bankmachine5_consume;
assign main_sdram_bankmachine5_syncfifo5_dout = main_sdram_bankmachine5_rdport_dat_r;
assign main_sdram_bankmachine5_syncfifo5_writable = (main_sdram_bankmachine5_level != 4'd8);
assign main_sdram_bankmachine5_syncfifo5_readable = (main_sdram_bankmachine5_level != 1'd0);
assign main_sdram_bankmachine5_pipe_valid_sink_ready = ((~main_sdram_bankmachine5_pipe_valid_source_valid) | main_sdram_bankmachine5_pipe_valid_source_ready);
assign main_sdram_bankmachine5_pipe_valid_sink_valid = main_sdram_bankmachine5_sink_sink_valid;
assign main_sdram_bankmachine5_sink_sink_ready = main_sdram_bankmachine5_pipe_valid_sink_ready;
assign main_sdram_bankmachine5_pipe_valid_sink_first = main_sdram_bankmachine5_sink_sink_first;
assign main_sdram_bankmachine5_pipe_valid_sink_last = main_sdram_bankmachine5_sink_sink_last;
assign main_sdram_bankmachine5_pipe_valid_sink_payload_we = main_sdram_bankmachine5_sink_sink_payload_we;
assign main_sdram_bankmachine5_pipe_valid_sink_payload_addr = main_sdram_bankmachine5_sink_sink_payload_addr;
assign main_sdram_bankmachine5_source_source_valid = main_sdram_bankmachine5_pipe_valid_source_valid;
assign main_sdram_bankmachine5_pipe_valid_source_ready = main_sdram_bankmachine5_source_source_ready;
assign main_sdram_bankmachine5_source_source_first = main_sdram_bankmachine5_pipe_valid_source_first;
assign main_sdram_bankmachine5_source_source_last = main_sdram_bankmachine5_pipe_valid_source_last;
assign main_sdram_bankmachine5_source_source_payload_we = main_sdram_bankmachine5_pipe_valid_source_payload_we;
assign main_sdram_bankmachine5_source_source_payload_addr = main_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine5_next_state <= 4'd0;
    main_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine5_cmd_valid <= 1'd0;
    main_sdram_bankmachine5_refresh_gnt <= 1'd0;
    main_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine5_row_close <= 1'd0;
    main_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine5_row_open <= 1'd0;
    builder_bankmachine5_next_state <= builder_bankmachine5_state;
    case (builder_bankmachine5_state)
        1'd1: begin
            if ((main_sdram_bankmachine5_twtpcon_ready & main_sdram_bankmachine5_trascon_ready)) begin
                main_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine5_cmd_ready) begin
                    builder_bankmachine5_next_state <= 3'd5;
                end
                main_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine5_twtpcon_ready & main_sdram_bankmachine5_trascon_ready)) begin
                builder_bankmachine5_next_state <= 3'd5;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine5_trccon_ready) begin
                main_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine5_row_open <= 1'd1;
                main_sdram_bankmachine5_cmd_valid <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine5_cmd_ready) begin
                    builder_bankmachine5_next_state <= 3'd7;
                end
                main_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine5_twtpcon_ready) begin
                main_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
            main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine5_refresh_req)) begin
                builder_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine5_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine5_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine5_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine5_refresh_req) begin
                builder_bankmachine5_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine5_source_source_valid) begin
                    if (main_sdram_bankmachine5_row_opened) begin
                        if (main_sdram_bankmachine5_row_hit) begin
                            main_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine5_source_source_payload_we) begin
                                main_sdram_bankmachine5_req_wdata_ready <= main_sdram_bankmachine5_cmd_ready;
                                main_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine5_req_rdata_valid <= main_sdram_bankmachine5_cmd_ready;
                                main_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine5_cmd_ready & main_sdram_bankmachine5_auto_precharge)) begin
                                builder_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine6_sink_valid = main_sdram_bankmachine6_req_valid;
assign main_sdram_bankmachine6_req_ready = main_sdram_bankmachine6_sink_ready;
assign main_sdram_bankmachine6_sink_payload_we = main_sdram_bankmachine6_req_we;
assign main_sdram_bankmachine6_sink_payload_addr = main_sdram_bankmachine6_req_addr;
assign main_sdram_bankmachine6_sink_sink_valid = main_sdram_bankmachine6_source_valid;
assign main_sdram_bankmachine6_source_ready = main_sdram_bankmachine6_sink_sink_ready;
assign main_sdram_bankmachine6_sink_sink_first = main_sdram_bankmachine6_source_first;
assign main_sdram_bankmachine6_sink_sink_last = main_sdram_bankmachine6_source_last;
assign main_sdram_bankmachine6_sink_sink_payload_we = main_sdram_bankmachine6_source_payload_we;
assign main_sdram_bankmachine6_sink_sink_payload_addr = main_sdram_bankmachine6_source_payload_addr;
assign main_sdram_bankmachine6_source_source_ready = (main_sdram_bankmachine6_req_wdata_ready | main_sdram_bankmachine6_req_rdata_valid);
assign main_sdram_bankmachine6_req_lock = (main_sdram_bankmachine6_source_valid | main_sdram_bankmachine6_source_source_valid);
assign main_sdram_bankmachine6_row_hit = (main_sdram_bankmachine6_row == main_sdram_bankmachine6_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    main_sdram_bankmachine6_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine6_row_col_n_addr_sel) begin
        main_sdram_bankmachine6_cmd_payload_a <= main_sdram_bankmachine6_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine6_cmd_payload_a <= ((main_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_sdram_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine6_twtpcon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_cmd_payload_is_write);
assign main_sdram_bankmachine6_trccon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_row_open);
assign main_sdram_bankmachine6_trascon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_row_open);
always @(*) begin
    main_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine6_source_valid & main_sdram_bankmachine6_source_source_valid)) begin
        if ((main_sdram_bankmachine6_source_payload_addr[21:7] != main_sdram_bankmachine6_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine6_auto_precharge <= (main_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine6_syncfifo6_din = {main_sdram_bankmachine6_fifo_in_last, main_sdram_bankmachine6_fifo_in_first, main_sdram_bankmachine6_fifo_in_payload_addr, main_sdram_bankmachine6_fifo_in_payload_we};
assign {main_sdram_bankmachine6_fifo_out_last, main_sdram_bankmachine6_fifo_out_first, main_sdram_bankmachine6_fifo_out_payload_addr, main_sdram_bankmachine6_fifo_out_payload_we} = main_sdram_bankmachine6_syncfifo6_dout;
assign main_sdram_bankmachine6_sink_ready = main_sdram_bankmachine6_syncfifo6_writable;
assign main_sdram_bankmachine6_syncfifo6_we = main_sdram_bankmachine6_sink_valid;
assign main_sdram_bankmachine6_fifo_in_first = main_sdram_bankmachine6_sink_first;
assign main_sdram_bankmachine6_fifo_in_last = main_sdram_bankmachine6_sink_last;
assign main_sdram_bankmachine6_fifo_in_payload_we = main_sdram_bankmachine6_sink_payload_we;
assign main_sdram_bankmachine6_fifo_in_payload_addr = main_sdram_bankmachine6_sink_payload_addr;
assign main_sdram_bankmachine6_source_valid = main_sdram_bankmachine6_syncfifo6_readable;
assign main_sdram_bankmachine6_source_first = main_sdram_bankmachine6_fifo_out_first;
assign main_sdram_bankmachine6_source_last = main_sdram_bankmachine6_fifo_out_last;
assign main_sdram_bankmachine6_source_payload_we = main_sdram_bankmachine6_fifo_out_payload_we;
assign main_sdram_bankmachine6_source_payload_addr = main_sdram_bankmachine6_fifo_out_payload_addr;
assign main_sdram_bankmachine6_syncfifo6_re = main_sdram_bankmachine6_source_ready;
always @(*) begin
    main_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine6_replace) begin
        main_sdram_bankmachine6_wrport_adr <= (main_sdram_bankmachine6_produce - 1'd1);
    end else begin
        main_sdram_bankmachine6_wrport_adr <= main_sdram_bankmachine6_produce;
    end
end
assign main_sdram_bankmachine6_wrport_dat_w = main_sdram_bankmachine6_syncfifo6_din;
assign main_sdram_bankmachine6_wrport_we = (main_sdram_bankmachine6_syncfifo6_we & (main_sdram_bankmachine6_syncfifo6_writable | main_sdram_bankmachine6_replace));
assign main_sdram_bankmachine6_do_read = (main_sdram_bankmachine6_syncfifo6_readable & main_sdram_bankmachine6_syncfifo6_re);
assign main_sdram_bankmachine6_rdport_adr = main_sdram_bankmachine6_consume;
assign main_sdram_bankmachine6_syncfifo6_dout = main_sdram_bankmachine6_rdport_dat_r;
assign main_sdram_bankmachine6_syncfifo6_writable = (main_sdram_bankmachine6_level != 4'd8);
assign main_sdram_bankmachine6_syncfifo6_readable = (main_sdram_bankmachine6_level != 1'd0);
assign main_sdram_bankmachine6_pipe_valid_sink_ready = ((~main_sdram_bankmachine6_pipe_valid_source_valid) | main_sdram_bankmachine6_pipe_valid_source_ready);
assign main_sdram_bankmachine6_pipe_valid_sink_valid = main_sdram_bankmachine6_sink_sink_valid;
assign main_sdram_bankmachine6_sink_sink_ready = main_sdram_bankmachine6_pipe_valid_sink_ready;
assign main_sdram_bankmachine6_pipe_valid_sink_first = main_sdram_bankmachine6_sink_sink_first;
assign main_sdram_bankmachine6_pipe_valid_sink_last = main_sdram_bankmachine6_sink_sink_last;
assign main_sdram_bankmachine6_pipe_valid_sink_payload_we = main_sdram_bankmachine6_sink_sink_payload_we;
assign main_sdram_bankmachine6_pipe_valid_sink_payload_addr = main_sdram_bankmachine6_sink_sink_payload_addr;
assign main_sdram_bankmachine6_source_source_valid = main_sdram_bankmachine6_pipe_valid_source_valid;
assign main_sdram_bankmachine6_pipe_valid_source_ready = main_sdram_bankmachine6_source_source_ready;
assign main_sdram_bankmachine6_source_source_first = main_sdram_bankmachine6_pipe_valid_source_first;
assign main_sdram_bankmachine6_source_source_last = main_sdram_bankmachine6_pipe_valid_source_last;
assign main_sdram_bankmachine6_source_source_payload_we = main_sdram_bankmachine6_pipe_valid_source_payload_we;
assign main_sdram_bankmachine6_source_source_payload_addr = main_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine6_next_state <= 4'd0;
    main_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine6_cmd_valid <= 1'd0;
    main_sdram_bankmachine6_refresh_gnt <= 1'd0;
    main_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine6_row_close <= 1'd0;
    main_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine6_row_open <= 1'd0;
    builder_bankmachine6_next_state <= builder_bankmachine6_state;
    case (builder_bankmachine6_state)
        1'd1: begin
            if ((main_sdram_bankmachine6_twtpcon_ready & main_sdram_bankmachine6_trascon_ready)) begin
                main_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine6_cmd_ready) begin
                    builder_bankmachine6_next_state <= 3'd5;
                end
                main_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine6_twtpcon_ready & main_sdram_bankmachine6_trascon_ready)) begin
                builder_bankmachine6_next_state <= 3'd5;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine6_trccon_ready) begin
                main_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine6_row_open <= 1'd1;
                main_sdram_bankmachine6_cmd_valid <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine6_cmd_ready) begin
                    builder_bankmachine6_next_state <= 3'd7;
                end
                main_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine6_twtpcon_ready) begin
                main_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
            main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine6_refresh_req)) begin
                builder_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine6_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine6_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine6_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine6_refresh_req) begin
                builder_bankmachine6_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine6_source_source_valid) begin
                    if (main_sdram_bankmachine6_row_opened) begin
                        if (main_sdram_bankmachine6_row_hit) begin
                            main_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine6_source_source_payload_we) begin
                                main_sdram_bankmachine6_req_wdata_ready <= main_sdram_bankmachine6_cmd_ready;
                                main_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine6_req_rdata_valid <= main_sdram_bankmachine6_cmd_ready;
                                main_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine6_cmd_ready & main_sdram_bankmachine6_auto_precharge)) begin
                                builder_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine7_sink_valid = main_sdram_bankmachine7_req_valid;
assign main_sdram_bankmachine7_req_ready = main_sdram_bankmachine7_sink_ready;
assign main_sdram_bankmachine7_sink_payload_we = main_sdram_bankmachine7_req_we;
assign main_sdram_bankmachine7_sink_payload_addr = main_sdram_bankmachine7_req_addr;
assign main_sdram_bankmachine7_sink_sink_valid = main_sdram_bankmachine7_source_valid;
assign main_sdram_bankmachine7_source_ready = main_sdram_bankmachine7_sink_sink_ready;
assign main_sdram_bankmachine7_sink_sink_first = main_sdram_bankmachine7_source_first;
assign main_sdram_bankmachine7_sink_sink_last = main_sdram_bankmachine7_source_last;
assign main_sdram_bankmachine7_sink_sink_payload_we = main_sdram_bankmachine7_source_payload_we;
assign main_sdram_bankmachine7_sink_sink_payload_addr = main_sdram_bankmachine7_source_payload_addr;
assign main_sdram_bankmachine7_source_source_ready = (main_sdram_bankmachine7_req_wdata_ready | main_sdram_bankmachine7_req_rdata_valid);
assign main_sdram_bankmachine7_req_lock = (main_sdram_bankmachine7_source_valid | main_sdram_bankmachine7_source_source_valid);
assign main_sdram_bankmachine7_row_hit = (main_sdram_bankmachine7_row == main_sdram_bankmachine7_source_source_payload_addr[21:7]);
assign main_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    main_sdram_bankmachine7_cmd_payload_a <= 15'd0;
    if (main_sdram_bankmachine7_row_col_n_addr_sel) begin
        main_sdram_bankmachine7_cmd_payload_a <= main_sdram_bankmachine7_source_source_payload_addr[21:7];
    end else begin
        main_sdram_bankmachine7_cmd_payload_a <= ((main_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_sdram_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_sdram_bankmachine7_twtpcon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_cmd_payload_is_write);
assign main_sdram_bankmachine7_trccon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_row_open);
assign main_sdram_bankmachine7_trascon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_row_open);
always @(*) begin
    main_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine7_source_valid & main_sdram_bankmachine7_source_source_valid)) begin
        if ((main_sdram_bankmachine7_source_payload_addr[21:7] != main_sdram_bankmachine7_source_source_payload_addr[21:7])) begin
            main_sdram_bankmachine7_auto_precharge <= (main_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine7_syncfifo7_din = {main_sdram_bankmachine7_fifo_in_last, main_sdram_bankmachine7_fifo_in_first, main_sdram_bankmachine7_fifo_in_payload_addr, main_sdram_bankmachine7_fifo_in_payload_we};
assign {main_sdram_bankmachine7_fifo_out_last, main_sdram_bankmachine7_fifo_out_first, main_sdram_bankmachine7_fifo_out_payload_addr, main_sdram_bankmachine7_fifo_out_payload_we} = main_sdram_bankmachine7_syncfifo7_dout;
assign main_sdram_bankmachine7_sink_ready = main_sdram_bankmachine7_syncfifo7_writable;
assign main_sdram_bankmachine7_syncfifo7_we = main_sdram_bankmachine7_sink_valid;
assign main_sdram_bankmachine7_fifo_in_first = main_sdram_bankmachine7_sink_first;
assign main_sdram_bankmachine7_fifo_in_last = main_sdram_bankmachine7_sink_last;
assign main_sdram_bankmachine7_fifo_in_payload_we = main_sdram_bankmachine7_sink_payload_we;
assign main_sdram_bankmachine7_fifo_in_payload_addr = main_sdram_bankmachine7_sink_payload_addr;
assign main_sdram_bankmachine7_source_valid = main_sdram_bankmachine7_syncfifo7_readable;
assign main_sdram_bankmachine7_source_first = main_sdram_bankmachine7_fifo_out_first;
assign main_sdram_bankmachine7_source_last = main_sdram_bankmachine7_fifo_out_last;
assign main_sdram_bankmachine7_source_payload_we = main_sdram_bankmachine7_fifo_out_payload_we;
assign main_sdram_bankmachine7_source_payload_addr = main_sdram_bankmachine7_fifo_out_payload_addr;
assign main_sdram_bankmachine7_syncfifo7_re = main_sdram_bankmachine7_source_ready;
always @(*) begin
    main_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine7_replace) begin
        main_sdram_bankmachine7_wrport_adr <= (main_sdram_bankmachine7_produce - 1'd1);
    end else begin
        main_sdram_bankmachine7_wrport_adr <= main_sdram_bankmachine7_produce;
    end
end
assign main_sdram_bankmachine7_wrport_dat_w = main_sdram_bankmachine7_syncfifo7_din;
assign main_sdram_bankmachine7_wrport_we = (main_sdram_bankmachine7_syncfifo7_we & (main_sdram_bankmachine7_syncfifo7_writable | main_sdram_bankmachine7_replace));
assign main_sdram_bankmachine7_do_read = (main_sdram_bankmachine7_syncfifo7_readable & main_sdram_bankmachine7_syncfifo7_re);
assign main_sdram_bankmachine7_rdport_adr = main_sdram_bankmachine7_consume;
assign main_sdram_bankmachine7_syncfifo7_dout = main_sdram_bankmachine7_rdport_dat_r;
assign main_sdram_bankmachine7_syncfifo7_writable = (main_sdram_bankmachine7_level != 4'd8);
assign main_sdram_bankmachine7_syncfifo7_readable = (main_sdram_bankmachine7_level != 1'd0);
assign main_sdram_bankmachine7_pipe_valid_sink_ready = ((~main_sdram_bankmachine7_pipe_valid_source_valid) | main_sdram_bankmachine7_pipe_valid_source_ready);
assign main_sdram_bankmachine7_pipe_valid_sink_valid = main_sdram_bankmachine7_sink_sink_valid;
assign main_sdram_bankmachine7_sink_sink_ready = main_sdram_bankmachine7_pipe_valid_sink_ready;
assign main_sdram_bankmachine7_pipe_valid_sink_first = main_sdram_bankmachine7_sink_sink_first;
assign main_sdram_bankmachine7_pipe_valid_sink_last = main_sdram_bankmachine7_sink_sink_last;
assign main_sdram_bankmachine7_pipe_valid_sink_payload_we = main_sdram_bankmachine7_sink_sink_payload_we;
assign main_sdram_bankmachine7_pipe_valid_sink_payload_addr = main_sdram_bankmachine7_sink_sink_payload_addr;
assign main_sdram_bankmachine7_source_source_valid = main_sdram_bankmachine7_pipe_valid_source_valid;
assign main_sdram_bankmachine7_pipe_valid_source_ready = main_sdram_bankmachine7_source_source_ready;
assign main_sdram_bankmachine7_source_source_first = main_sdram_bankmachine7_pipe_valid_source_first;
assign main_sdram_bankmachine7_source_source_last = main_sdram_bankmachine7_pipe_valid_source_last;
assign main_sdram_bankmachine7_source_source_payload_we = main_sdram_bankmachine7_pipe_valid_source_payload_we;
assign main_sdram_bankmachine7_source_source_payload_addr = main_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    builder_bankmachine7_next_state <= 4'd0;
    main_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine7_cmd_valid <= 1'd0;
    main_sdram_bankmachine7_refresh_gnt <= 1'd0;
    main_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine7_row_close <= 1'd0;
    main_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine7_row_open <= 1'd0;
    builder_bankmachine7_next_state <= builder_bankmachine7_state;
    case (builder_bankmachine7_state)
        1'd1: begin
            if ((main_sdram_bankmachine7_twtpcon_ready & main_sdram_bankmachine7_trascon_ready)) begin
                main_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine7_cmd_ready) begin
                    builder_bankmachine7_next_state <= 3'd5;
                end
                main_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine7_twtpcon_ready & main_sdram_bankmachine7_trascon_ready)) begin
                builder_bankmachine7_next_state <= 3'd5;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine7_trccon_ready) begin
                main_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine7_row_open <= 1'd1;
                main_sdram_bankmachine7_cmd_valid <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine7_cmd_ready) begin
                    builder_bankmachine7_next_state <= 3'd7;
                end
                main_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine7_twtpcon_ready) begin
                main_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
            main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine7_refresh_req)) begin
                builder_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_bankmachine7_next_state <= 3'd6;
        end
        3'd6: begin
            builder_bankmachine7_next_state <= 2'd3;
        end
        3'd7: begin
            builder_bankmachine7_next_state <= 4'd8;
        end
        4'd8: begin
            builder_bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine7_refresh_req) begin
                builder_bankmachine7_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine7_source_source_valid) begin
                    if (main_sdram_bankmachine7_row_opened) begin
                        if (main_sdram_bankmachine7_row_hit) begin
                            main_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine7_source_source_payload_we) begin
                                main_sdram_bankmachine7_req_wdata_ready <= main_sdram_bankmachine7_cmd_ready;
                                main_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine7_req_rdata_valid <= main_sdram_bankmachine7_cmd_ready;
                                main_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine7_cmd_ready & main_sdram_bankmachine7_auto_precharge)) begin
                                builder_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            builder_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        builder_bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_rdcmdphase = (main_usddrphy_rdphase_storage - 1'd1);
assign main_sdram_wrcmdphase = (main_usddrphy_wrphase_storage - 1'd1);
assign main_sdram_trrdcon_valid = ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & ((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we)));
assign main_sdram_tfawcon_valid = ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & ((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we)));
assign main_sdram_ras_allowed = (main_sdram_trrdcon_ready & main_sdram_tfawcon_ready);
assign main_sdram_tccdcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_cmd_payload_is_write | main_sdram_choose_req_cmd_payload_is_read));
assign main_sdram_cas_allowed = main_sdram_tccdcon_ready;
assign main_sdram_twtrcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
assign main_sdram_read_available = ((((((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_read) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_read)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_read)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_read)) | (main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_payload_is_read)) | (main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_payload_is_read)) | (main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_payload_is_read)) | (main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_payload_is_read));
assign main_sdram_write_available = ((((((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_write) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_write)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_write)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_write)) | (main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_payload_is_write)) | (main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_payload_is_write)) | (main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_payload_is_write)) | (main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_payload_is_write));
assign main_sdram_max_time0 = (main_sdram_time0 == 1'd0);
assign main_sdram_max_time1 = (main_sdram_time1 == 1'd0);
assign main_sdram_bankmachine0_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine1_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine2_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine3_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine4_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine5_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine6_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine7_refresh_req = main_sdram_cmd_valid;
assign main_sdram_go_to_refresh = (((((((main_sdram_bankmachine0_refresh_gnt & main_sdram_bankmachine1_refresh_gnt) & main_sdram_bankmachine2_refresh_gnt) & main_sdram_bankmachine3_refresh_gnt) & main_sdram_bankmachine4_refresh_gnt) & main_sdram_bankmachine5_refresh_gnt) & main_sdram_bankmachine6_refresh_gnt) & main_sdram_bankmachine7_refresh_gnt);
assign main_sdram_interface_rdata = {main_sdram_dfi_p3_rddata, main_sdram_dfi_p2_rddata, main_sdram_dfi_p1_rddata, main_sdram_dfi_p0_rddata};
assign {main_sdram_dfi_p3_wrdata, main_sdram_dfi_p2_wrdata, main_sdram_dfi_p1_wrdata, main_sdram_dfi_p0_wrdata} = main_sdram_interface_wdata;
assign {main_sdram_dfi_p3_wrdata_mask, main_sdram_dfi_p2_wrdata_mask, main_sdram_dfi_p1_wrdata_mask, main_sdram_dfi_p0_wrdata_mask} = (~main_sdram_interface_wdata_we);
always @(*) begin
    main_sdram_choose_cmd_valids <= 8'd0;
    main_sdram_choose_cmd_valids[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[4] <= (main_sdram_bankmachine4_cmd_valid & (((main_sdram_bankmachine4_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine4_cmd_payload_ras & (~main_sdram_bankmachine4_cmd_payload_cas)) & (~main_sdram_bankmachine4_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine4_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine4_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[5] <= (main_sdram_bankmachine5_cmd_valid & (((main_sdram_bankmachine5_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine5_cmd_payload_ras & (~main_sdram_bankmachine5_cmd_payload_cas)) & (~main_sdram_bankmachine5_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine5_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine5_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[6] <= (main_sdram_bankmachine6_cmd_valid & (((main_sdram_bankmachine6_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine6_cmd_payload_ras & (~main_sdram_bankmachine6_cmd_payload_cas)) & (~main_sdram_bankmachine6_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine6_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine6_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_valids[7] <= (main_sdram_bankmachine7_cmd_valid & (((main_sdram_bankmachine7_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine7_cmd_payload_ras & (~main_sdram_bankmachine7_cmd_payload_cas)) & (~main_sdram_bankmachine7_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine7_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine7_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
end
assign main_sdram_choose_cmd_request = main_sdram_choose_cmd_valids;
assign main_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed8;
assign main_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed9;
assign main_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed10;
assign main_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed11;
assign main_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed12;
assign main_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed13;
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0;
    end
end
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1;
    end
end
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2;
    end
end
assign main_sdram_choose_cmd_ce = (main_sdram_choose_cmd_cmd_ready | (~main_sdram_choose_cmd_cmd_valid));
always @(*) begin
    main_sdram_choose_req_valids <= 8'd0;
    main_sdram_choose_req_valids[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[4] <= (main_sdram_bankmachine4_cmd_valid & (((main_sdram_bankmachine4_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine4_cmd_payload_ras & (~main_sdram_bankmachine4_cmd_payload_cas)) & (~main_sdram_bankmachine4_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine4_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine4_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[5] <= (main_sdram_bankmachine5_cmd_valid & (((main_sdram_bankmachine5_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine5_cmd_payload_ras & (~main_sdram_bankmachine5_cmd_payload_cas)) & (~main_sdram_bankmachine5_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine5_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine5_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[6] <= (main_sdram_bankmachine6_cmd_valid & (((main_sdram_bankmachine6_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine6_cmd_payload_ras & (~main_sdram_bankmachine6_cmd_payload_cas)) & (~main_sdram_bankmachine6_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine6_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine6_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_valids[7] <= (main_sdram_bankmachine7_cmd_valid & (((main_sdram_bankmachine7_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine7_cmd_payload_ras & (~main_sdram_bankmachine7_cmd_payload_cas)) & (~main_sdram_bankmachine7_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine7_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine7_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
end
assign main_sdram_choose_req_request = main_sdram_choose_req_valids;
assign main_sdram_choose_req_cmd_valid = builder_rhs_array_muxed14;
assign main_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed15;
assign main_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed16;
assign main_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed17;
assign main_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed18;
assign main_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed19;
always @(*) begin
    main_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3;
    end
end
always @(*) begin
    main_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4;
    end
end
always @(*) begin
    main_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5;
    end
end
always @(*) begin
    main_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd0))) begin
        main_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd0))) begin
        main_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd1))) begin
        main_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd1))) begin
        main_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd2))) begin
        main_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd2))) begin
        main_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd3))) begin
        main_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd3))) begin
        main_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd4))) begin
        main_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd4))) begin
        main_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd5))) begin
        main_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd5))) begin
        main_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd6))) begin
        main_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd6))) begin
        main_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd7))) begin
        main_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd7))) begin
        main_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign main_sdram_choose_req_ce = (main_sdram_choose_req_cmd_ready | (~main_sdram_choose_req_cmd_valid));
assign main_sdram_dfi_p0_reset_n = 1'd1;
assign main_sdram_dfi_p0_cke = {1{main_sdram_steerer0}};
assign main_sdram_dfi_p0_odt = {1{main_sdram_steerer1}};
assign main_sdram_dfi_p1_reset_n = 1'd1;
assign main_sdram_dfi_p1_cke = {1{main_sdram_steerer2}};
assign main_sdram_dfi_p1_odt = {1{main_sdram_steerer3}};
assign main_sdram_dfi_p2_reset_n = 1'd1;
assign main_sdram_dfi_p2_cke = {1{main_sdram_steerer4}};
assign main_sdram_dfi_p2_odt = {1{main_sdram_steerer5}};
assign main_sdram_dfi_p3_reset_n = 1'd1;
assign main_sdram_dfi_p3_cke = {1{main_sdram_steerer6}};
assign main_sdram_dfi_p3_odt = {1{main_sdram_steerer7}};
assign main_sdram_tfawcon_count = ((((((main_sdram_tfawcon_window[0] + main_sdram_tfawcon_window[1]) + main_sdram_tfawcon_window[2]) + main_sdram_tfawcon_window[3]) + main_sdram_tfawcon_window[4]) + main_sdram_tfawcon_window[5]) + main_sdram_tfawcon_window[6]);
always @(*) begin
    builder_multiplexer_next_state <= 4'd0;
    main_sdram_choose_cmd_cmd_ready <= 1'd0;
    main_sdram_choose_cmd_want_activates <= 1'd0;
    main_sdram_choose_req_cmd_ready <= 1'd0;
    main_sdram_choose_req_want_reads <= 1'd0;
    main_sdram_choose_req_want_writes <= 1'd0;
    main_sdram_cmd_ready <= 1'd0;
    main_sdram_en0 <= 1'd0;
    main_sdram_en1 <= 1'd0;
    main_sdram_steerer_sel0 <= 2'd0;
    main_sdram_steerer_sel1 <= 2'd0;
    main_sdram_steerer_sel2 <= 2'd0;
    main_sdram_steerer_sel3 <= 2'd0;
    builder_multiplexer_next_state <= builder_multiplexer_state;
    case (builder_multiplexer_state)
        1'd1: begin
            main_sdram_en1 <= 1'd1;
            main_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
            end else begin
                main_sdram_choose_cmd_want_activates <= main_sdram_ras_allowed;
                main_sdram_choose_cmd_cmd_ready <= ((~((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we))) | main_sdram_ras_allowed);
                main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
            end
            main_sdram_steerer_sel0 <= 1'd0;
            if ((main_usddrphy_wrphase_storage == 1'd0)) begin
                main_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_sdram_wrcmdphase == 1'd0)) begin
                main_sdram_steerer_sel0 <= 1'd1;
            end
            main_sdram_steerer_sel1 <= 1'd0;
            if ((main_usddrphy_wrphase_storage == 1'd1)) begin
                main_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_sdram_wrcmdphase == 1'd1)) begin
                main_sdram_steerer_sel1 <= 1'd1;
            end
            main_sdram_steerer_sel2 <= 1'd0;
            if ((main_usddrphy_wrphase_storage == 2'd2)) begin
                main_sdram_steerer_sel2 <= 2'd2;
            end
            if ((main_sdram_wrcmdphase == 2'd2)) begin
                main_sdram_steerer_sel2 <= 1'd1;
            end
            main_sdram_steerer_sel3 <= 1'd0;
            if ((main_usddrphy_wrphase_storage == 2'd3)) begin
                main_sdram_steerer_sel3 <= 2'd2;
            end
            if ((main_sdram_wrcmdphase == 2'd3)) begin
                main_sdram_steerer_sel3 <= 1'd1;
            end
            if (main_sdram_read_available) begin
                if (((~main_sdram_write_available) | main_sdram_max_time1)) begin
                    builder_multiplexer_next_state <= 2'd3;
                end
            end
            if (main_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_sdram_steerer_sel0 <= 2'd3;
            main_sdram_cmd_ready <= 1'd1;
            if (main_sdram_cmd_last) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_sdram_twtrcon_ready) begin
                builder_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            builder_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            builder_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            builder_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            builder_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            builder_multiplexer_next_state <= 1'd1;
        end
        default: begin
            main_sdram_en0 <= 1'd1;
            main_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
            end else begin
                main_sdram_choose_cmd_want_activates <= main_sdram_ras_allowed;
                main_sdram_choose_cmd_cmd_ready <= ((~((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we))) | main_sdram_ras_allowed);
                main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
            end
            main_sdram_steerer_sel0 <= 1'd0;
            if ((main_usddrphy_rdphase_storage == 1'd0)) begin
                main_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_sdram_rdcmdphase == 1'd0)) begin
                main_sdram_steerer_sel0 <= 1'd1;
            end
            main_sdram_steerer_sel1 <= 1'd0;
            if ((main_usddrphy_rdphase_storage == 1'd1)) begin
                main_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_sdram_rdcmdphase == 1'd1)) begin
                main_sdram_steerer_sel1 <= 1'd1;
            end
            main_sdram_steerer_sel2 <= 1'd0;
            if ((main_usddrphy_rdphase_storage == 2'd2)) begin
                main_sdram_steerer_sel2 <= 2'd2;
            end
            if ((main_sdram_rdcmdphase == 2'd2)) begin
                main_sdram_steerer_sel2 <= 1'd1;
            end
            main_sdram_steerer_sel3 <= 1'd0;
            if ((main_usddrphy_rdphase_storage == 2'd3)) begin
                main_sdram_steerer_sel3 <= 2'd2;
            end
            if ((main_sdram_rdcmdphase == 2'd3)) begin
                main_sdram_steerer_sel3 <= 1'd1;
            end
            if (main_sdram_write_available) begin
                if (((~main_sdram_read_available) | main_sdram_max_time0)) begin
                    builder_multiplexer_next_state <= 3'd4;
                end
            end
            if (main_sdram_go_to_refresh) begin
                builder_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign builder_roundrobin0_request = {(((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin0_ce = ((~main_sdram_interface_bank0_valid) & (~main_sdram_interface_bank0_lock));
assign main_sdram_interface_bank0_addr = builder_rhs_array_muxed20;
assign main_sdram_interface_bank0_we = builder_rhs_array_muxed21;
assign main_sdram_interface_bank0_valid = builder_rhs_array_muxed22;
assign builder_roundrobin1_request = {(((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin1_ce = ((~main_sdram_interface_bank1_valid) & (~main_sdram_interface_bank1_lock));
assign main_sdram_interface_bank1_addr = builder_rhs_array_muxed23;
assign main_sdram_interface_bank1_we = builder_rhs_array_muxed24;
assign main_sdram_interface_bank1_valid = builder_rhs_array_muxed25;
assign builder_roundrobin2_request = {(((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin2_ce = ((~main_sdram_interface_bank2_valid) & (~main_sdram_interface_bank2_lock));
assign main_sdram_interface_bank2_addr = builder_rhs_array_muxed26;
assign main_sdram_interface_bank2_we = builder_rhs_array_muxed27;
assign main_sdram_interface_bank2_valid = builder_rhs_array_muxed28;
assign builder_roundrobin3_request = {(((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin3_ce = ((~main_sdram_interface_bank3_valid) & (~main_sdram_interface_bank3_lock));
assign main_sdram_interface_bank3_addr = builder_rhs_array_muxed29;
assign main_sdram_interface_bank3_we = builder_rhs_array_muxed30;
assign main_sdram_interface_bank3_valid = builder_rhs_array_muxed31;
assign builder_roundrobin4_request = {(((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin4_ce = ((~main_sdram_interface_bank4_valid) & (~main_sdram_interface_bank4_lock));
assign main_sdram_interface_bank4_addr = builder_rhs_array_muxed32;
assign main_sdram_interface_bank4_we = builder_rhs_array_muxed33;
assign main_sdram_interface_bank4_valid = builder_rhs_array_muxed34;
assign builder_roundrobin5_request = {(((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin5_ce = ((~main_sdram_interface_bank5_valid) & (~main_sdram_interface_bank5_lock));
assign main_sdram_interface_bank5_addr = builder_rhs_array_muxed35;
assign main_sdram_interface_bank5_we = builder_rhs_array_muxed36;
assign main_sdram_interface_bank5_valid = builder_rhs_array_muxed37;
assign builder_roundrobin6_request = {(((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin6_ce = ((~main_sdram_interface_bank6_valid) & (~main_sdram_interface_bank6_lock));
assign main_sdram_interface_bank6_addr = builder_rhs_array_muxed38;
assign main_sdram_interface_bank6_we = builder_rhs_array_muxed39;
assign main_sdram_interface_bank6_valid = builder_rhs_array_muxed40;
assign builder_roundrobin7_request = {(((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_port_cmd_valid)};
assign builder_roundrobin7_ce = ((~main_sdram_interface_bank7_valid) & (~main_sdram_interface_bank7_lock));
assign main_sdram_interface_bank7_addr = builder_rhs_array_muxed41;
assign main_sdram_interface_bank7_we = builder_rhs_array_muxed42;
assign main_sdram_interface_bank7_valid = builder_rhs_array_muxed43;
assign main_port_cmd_ready = ((((((((1'd0 | (((builder_roundrobin0_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank0_ready)) | (((builder_roundrobin1_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank1_ready)) | (((builder_roundrobin2_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank2_ready)) | (((builder_roundrobin3_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank3_ready)) | (((builder_roundrobin4_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank4_ready)) | (((builder_roundrobin5_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank5_ready)) | (((builder_roundrobin6_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank6_ready)) | (((builder_roundrobin7_grant == 1'd0) & ((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0)))))) & main_sdram_interface_bank7_ready));
assign main_port_wdata_ready = builder_new_master_wdata_ready2;
assign main_port_rdata_valid = builder_new_master_rdata_valid8;
always @(*) begin
    main_sdram_interface_wdata <= 512'd0;
    main_sdram_interface_wdata_we <= 64'd0;
    case ({builder_new_master_wdata_ready2})
        1'd1: begin
            main_sdram_interface_wdata <= main_port_wdata_payload_data;
            main_sdram_interface_wdata_we <= main_port_wdata_payload_we;
        end
        default: begin
            main_sdram_interface_wdata <= 1'd0;
            main_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_port_rdata_payload_data = main_sdram_interface_rdata;
assign builder_roundrobin0_grant = 1'd0;
assign builder_roundrobin1_grant = 1'd0;
assign builder_roundrobin2_grant = 1'd0;
assign builder_roundrobin3_grant = 1'd0;
assign builder_roundrobin4_grant = 1'd0;
assign builder_roundrobin5_grant = 1'd0;
assign builder_roundrobin6_grant = 1'd0;
assign builder_roundrobin7_grant = 1'd0;
assign main_aw_valid = main_rocket_mem_axi_aw_valid;
assign main_rocket_mem_axi_aw_ready = main_aw_ready;
assign main_aw_first = main_rocket_mem_axi_aw_first;
assign main_aw_last = main_rocket_mem_axi_aw_last;
assign main_aw_payload_addr = main_rocket_mem_axi_aw_payload_addr;
assign main_aw_payload_burst = main_rocket_mem_axi_aw_payload_burst;
assign main_aw_payload_lock = main_rocket_mem_axi_aw_payload_lock;
assign main_aw_payload_prot = main_rocket_mem_axi_aw_payload_prot;
assign main_aw_payload_cache = main_rocket_mem_axi_aw_payload_cache;
assign main_aw_payload_qos = main_rocket_mem_axi_aw_payload_qos;
assign main_aw_payload_region = main_rocket_mem_axi_aw_payload_region;
assign main_aw_param_id = main_rocket_mem_axi_aw_param_id;
assign main_aw_param_dest = main_rocket_mem_axi_aw_param_dest;
assign main_aw_param_user = main_rocket_mem_axi_aw_param_user;
assign main_aw_payload_len = (main_rocket_mem_axi_aw_payload_len >>> 2'd3);
assign main_aw_payload_size = (main_rocket_mem_axi_aw_payload_size + 2'd3);
assign main_w_converter_sink_valid = main_rocket_mem_axi_w_valid;
assign main_rocket_mem_axi_w_ready = main_w_converter_sink_ready;
assign main_w_converter_sink_first = main_rocket_mem_axi_w_first;
assign main_w_converter_sink_last = main_rocket_mem_axi_w_last;
assign main_w_converter_sink_payload_data = main_rocket_mem_axi_w_payload_data;
assign main_w_converter_sink_payload_strb = main_rocket_mem_axi_w_payload_strb;
assign main_w_valid = main_w_converter_source_valid;
assign main_w_converter_source_ready = main_w_ready;
assign main_w_first = main_w_converter_source_first;
assign main_w_last = main_w_converter_source_last;
assign main_w_payload_data = main_w_converter_source_payload_data;
assign main_w_payload_strb = main_w_converter_source_payload_strb;
assign main_w_param_id = main_rocket_mem_axi_w_param_id;
assign main_w_param_dest = main_rocket_mem_axi_w_param_dest;
assign main_w_param_user = main_rocket_mem_axi_w_param_user;
assign main_rocket_mem_axi_b_valid = main_b_valid;
assign main_b_ready = main_rocket_mem_axi_b_ready;
assign main_rocket_mem_axi_b_first = main_b_first;
assign main_rocket_mem_axi_b_last = main_b_last;
assign main_rocket_mem_axi_b_payload_resp = main_b_payload_resp;
assign main_rocket_mem_axi_b_param_id = main_b_param_id;
assign main_rocket_mem_axi_b_param_dest = main_b_param_dest;
assign main_rocket_mem_axi_b_param_user = main_b_param_user;
assign main_ar_valid = main_rocket_mem_axi_ar_valid;
assign main_rocket_mem_axi_ar_ready = main_ar_ready;
assign main_ar_first = main_rocket_mem_axi_ar_first;
assign main_ar_last = main_rocket_mem_axi_ar_last;
assign main_ar_payload_addr = main_rocket_mem_axi_ar_payload_addr;
assign main_ar_payload_burst = main_rocket_mem_axi_ar_payload_burst;
assign main_ar_payload_lock = main_rocket_mem_axi_ar_payload_lock;
assign main_ar_payload_prot = main_rocket_mem_axi_ar_payload_prot;
assign main_ar_payload_cache = main_rocket_mem_axi_ar_payload_cache;
assign main_ar_payload_qos = main_rocket_mem_axi_ar_payload_qos;
assign main_ar_payload_region = main_rocket_mem_axi_ar_payload_region;
assign main_ar_param_id = main_rocket_mem_axi_ar_param_id;
assign main_ar_param_dest = main_rocket_mem_axi_ar_param_dest;
assign main_ar_param_user = main_rocket_mem_axi_ar_param_user;
assign main_ar_payload_len = (main_rocket_mem_axi_ar_payload_len >>> 2'd3);
assign main_ar_payload_size = (main_rocket_mem_axi_ar_payload_size + 2'd3);
assign main_r_converter_sink_valid = main_r_valid;
assign main_r_ready = main_r_converter_sink_ready;
assign main_r_converter_sink_first = main_r_first;
assign main_r_converter_sink_last = main_r_last;
assign main_r_converter_sink_payload_data = main_r_payload_data;
assign main_rocket_mem_axi_r_valid = main_r_converter_source_valid;
assign main_r_converter_source_ready = main_rocket_mem_axi_r_ready;
assign main_rocket_mem_axi_r_first = main_r_converter_source_first;
assign main_rocket_mem_axi_r_last = main_r_converter_source_last;
assign main_rocket_mem_axi_r_payload_data = main_r_converter_source_payload_data;
assign main_rocket_mem_axi_r_payload_resp = main_r_payload_resp;
assign main_rocket_mem_axi_r_param_id = main_r_param_id;
assign main_rocket_mem_axi_r_param_user = main_r_param_user;
assign main_rocket_mem_axi_r_param_dest = main_r_param_dest;
assign main_w_converter_converter_sink_valid = main_w_converter_sink_valid;
assign main_w_converter_converter_sink_first = main_w_converter_sink_first;
assign main_w_converter_converter_sink_last = main_w_converter_sink_last;
assign main_w_converter_sink_ready = main_w_converter_converter_sink_ready;
assign main_w_converter_converter_sink_payload_data = {main_w_converter_sink_payload_strb, main_w_converter_sink_payload_data};
assign main_w_converter_source_valid = main_w_converter_source_source_valid;
assign main_w_converter_source_first = main_w_converter_source_source_first;
assign main_w_converter_source_last = main_w_converter_source_source_last;
assign main_w_converter_source_source_ready = main_w_converter_source_ready;
always @(*) begin
    main_w_converter_source_payload_data <= 512'd0;
    main_w_converter_source_payload_data[63:0] <= main_w_converter_source_source_payload_data[63:0];
    main_w_converter_source_payload_data[127:64] <= main_w_converter_source_source_payload_data[135:72];
    main_w_converter_source_payload_data[191:128] <= main_w_converter_source_source_payload_data[207:144];
    main_w_converter_source_payload_data[255:192] <= main_w_converter_source_source_payload_data[279:216];
    main_w_converter_source_payload_data[319:256] <= main_w_converter_source_source_payload_data[351:288];
    main_w_converter_source_payload_data[383:320] <= main_w_converter_source_source_payload_data[423:360];
    main_w_converter_source_payload_data[447:384] <= main_w_converter_source_source_payload_data[495:432];
    main_w_converter_source_payload_data[511:448] <= main_w_converter_source_source_payload_data[567:504];
end
always @(*) begin
    main_w_converter_source_payload_strb <= 64'd0;
    main_w_converter_source_payload_strb[7:0] <= main_w_converter_source_source_payload_data[71:64];
    main_w_converter_source_payload_strb[15:8] <= main_w_converter_source_source_payload_data[143:136];
    main_w_converter_source_payload_strb[23:16] <= main_w_converter_source_source_payload_data[215:208];
    main_w_converter_source_payload_strb[31:24] <= main_w_converter_source_source_payload_data[287:280];
    main_w_converter_source_payload_strb[39:32] <= main_w_converter_source_source_payload_data[359:352];
    main_w_converter_source_payload_strb[47:40] <= main_w_converter_source_source_payload_data[431:424];
    main_w_converter_source_payload_strb[55:48] <= main_w_converter_source_source_payload_data[503:496];
    main_w_converter_source_payload_strb[63:56] <= main_w_converter_source_source_payload_data[575:568];
end
assign main_w_converter_source_source_valid = main_w_converter_converter_source_valid;
assign main_w_converter_converter_source_ready = main_w_converter_source_source_ready;
assign main_w_converter_source_source_first = main_w_converter_converter_source_first;
assign main_w_converter_source_source_last = main_w_converter_converter_source_last;
assign main_w_converter_source_source_payload_data = main_w_converter_converter_source_payload_data;
assign main_w_converter_converter_sink_ready = ((~main_w_converter_converter_strobe_all) | main_w_converter_converter_source_ready);
assign main_w_converter_converter_source_valid = main_w_converter_converter_strobe_all;
assign main_w_converter_converter_load_part = (main_w_converter_converter_sink_valid & main_w_converter_converter_sink_ready);
assign main_r_converter_converter_sink_valid = main_r_converter_sink_valid;
assign main_r_converter_converter_sink_first = main_r_converter_sink_first;
assign main_r_converter_converter_sink_last = main_r_converter_sink_last;
assign main_r_converter_sink_ready = main_r_converter_converter_sink_ready;
always @(*) begin
    main_r_converter_converter_sink_payload_data <= 512'd0;
    main_r_converter_converter_sink_payload_data[63:0] <= main_r_converter_sink_payload_data[63:0];
    main_r_converter_converter_sink_payload_data[127:64] <= main_r_converter_sink_payload_data[127:64];
    main_r_converter_converter_sink_payload_data[191:128] <= main_r_converter_sink_payload_data[191:128];
    main_r_converter_converter_sink_payload_data[255:192] <= main_r_converter_sink_payload_data[255:192];
    main_r_converter_converter_sink_payload_data[319:256] <= main_r_converter_sink_payload_data[319:256];
    main_r_converter_converter_sink_payload_data[383:320] <= main_r_converter_sink_payload_data[383:320];
    main_r_converter_converter_sink_payload_data[447:384] <= main_r_converter_sink_payload_data[447:384];
    main_r_converter_converter_sink_payload_data[511:448] <= main_r_converter_sink_payload_data[511:448];
end
assign main_r_converter_source_valid = main_r_converter_source_source_valid;
assign main_r_converter_source_first = main_r_converter_source_source_first;
assign main_r_converter_source_last = main_r_converter_source_source_last;
assign main_r_converter_source_source_ready = main_r_converter_source_ready;
assign {main_r_converter_source_payload_data} = main_r_converter_source_source_payload_data;
assign main_r_converter_source_source_valid = main_r_converter_converter_source_valid;
assign main_r_converter_converter_source_ready = main_r_converter_source_source_ready;
assign main_r_converter_source_source_first = main_r_converter_converter_source_first;
assign main_r_converter_source_source_last = main_r_converter_converter_source_last;
assign main_r_converter_source_source_payload_data = main_r_converter_converter_source_payload_data;
assign main_r_converter_converter_first = (main_r_converter_converter_mux == 1'd0);
assign main_r_converter_converter_last = (main_r_converter_converter_mux == 3'd7);
assign main_r_converter_converter_source_valid = main_r_converter_converter_sink_valid;
assign main_r_converter_converter_source_first = (main_r_converter_converter_sink_first & main_r_converter_converter_first);
assign main_r_converter_converter_source_last = (main_r_converter_converter_sink_last & main_r_converter_converter_last);
assign main_r_converter_converter_sink_ready = (main_r_converter_converter_last & main_r_converter_converter_source_ready);
always @(*) begin
    main_r_converter_converter_source_payload_data <= 64'd0;
    case (main_r_converter_converter_mux)
        1'd0: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[63:0];
        end
        1'd1: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[127:64];
        end
        2'd2: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[191:128];
        end
        2'd3: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[255:192];
        end
        3'd4: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[319:256];
        end
        3'd5: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[383:320];
        end
        3'd6: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[447:384];
        end
        default: begin
            main_r_converter_converter_source_payload_data <= main_r_converter_converter_sink_payload_data[511:448];
        end
    endcase
end
assign main_r_converter_converter_source_payload_valid_token_count = main_r_converter_converter_last;
assign main_ce = ((~main_port_cmd_valid) | (main_port_cmd_ready & main_port_cmd_last));
assign main_write_cmd_grant = (main_grant == 1'd0);
always @(*) begin
    main_request <= 2'd0;
    main_request[0] <= main_write_cmd_request;
    main_request[1] <= main_read_cmd_request;
end
assign main_read_cmd_grant = (main_grant == 1'd1);
assign main_write_sink_sink_valid = main_aw_valid;
assign main_aw_ready = main_write_sink_sink_ready;
assign main_write_sink_sink_first = main_aw_first;
assign main_write_sink_sink_last = main_aw_last;
assign main_write_sink_sink_payload_addr = main_aw_payload_addr;
assign main_write_sink_sink_payload_burst = main_aw_payload_burst;
assign main_write_sink_sink_payload_len = main_aw_payload_len;
assign main_write_sink_sink_payload_size = main_aw_payload_size;
assign main_write_sink_sink_payload_lock = main_aw_payload_lock;
assign main_write_sink_sink_payload_prot = main_aw_payload_prot;
assign main_write_sink_sink_payload_cache = main_aw_payload_cache;
assign main_write_sink_sink_payload_qos = main_aw_payload_qos;
assign main_write_sink_sink_payload_region = main_aw_payload_region;
assign main_write_sink_sink_param_id = main_aw_param_id;
assign main_write_sink_sink_param_dest = main_aw_param_dest;
assign main_write_sink_sink_param_user = main_aw_param_user;
assign main_write_id_buffer_sink_valid = ((main_write_aw_valid & main_write_aw_first) & main_write_aw_ready);
assign main_write_id_buffer_sink_payload_id = main_write_aw_param_id;
always @(*) begin
    main_write_id_buffer_source_ready <= 1'd0;
    main_write_resp_buffer_sink_payload_id <= 4'd0;
    main_write_resp_buffer_sink_payload_resp <= 2'd0;
    main_write_resp_buffer_sink_valid <= 1'd0;
    if (((main_write_w_buffer_source_valid & main_write_w_buffer_source_last) & main_write_w_buffer_source_ready)) begin
        main_write_resp_buffer_sink_valid <= 1'd1;
        main_write_resp_buffer_sink_payload_resp <= 1'd0;
        main_write_resp_buffer_sink_payload_id <= main_write_id_buffer_source_payload_id;
        main_write_id_buffer_source_ready <= 1'd1;
    end
end
assign main_b_valid = main_write_resp_buffer_source_valid;
assign main_write_resp_buffer_source_ready = main_b_ready;
assign main_b_first = main_write_resp_buffer_source_first;
assign main_b_last = main_write_resp_buffer_source_last;
assign main_b_payload_resp = main_write_resp_buffer_source_payload_resp;
assign main_b_param_id = main_write_resp_buffer_source_payload_id;
assign main_write_w_buffer_queue = ((main_port_cmd_valid & main_port_cmd_ready) & main_port_cmd_payload_we);
assign main_write_w_buffer_dequeue = (main_write_w_buffer_source_valid & main_write_w_buffer_source_ready);
assign main_write_can_write = (main_write_w_buffer_level1 > main_write_w_buffer_level2);
assign main_write_cmd_request = (main_write_aw_valid & main_write_can_write);
always @(*) begin
    main_w_ready <= 1'd0;
    main_write_w_buffer_sink_first <= 1'd0;
    main_write_w_buffer_sink_last <= 1'd0;
    main_write_w_buffer_sink_param_dest <= 1'd0;
    main_write_w_buffer_sink_param_id <= 4'd0;
    main_write_w_buffer_sink_param_user <= 1'd0;
    main_write_w_buffer_sink_payload_data <= 512'd0;
    main_write_w_buffer_sink_payload_strb <= 64'd0;
    main_write_w_buffer_sink_valid <= 1'd0;
    if (main_write_axi_w_connect) begin
        main_write_w_buffer_sink_valid <= main_w_valid;
        main_w_ready <= main_write_w_buffer_sink_ready;
        main_write_w_buffer_sink_first <= main_w_first;
        main_write_w_buffer_sink_last <= main_w_last;
        main_write_w_buffer_sink_payload_data <= main_w_payload_data;
        main_write_w_buffer_sink_payload_strb <= main_w_payload_strb;
        main_write_w_buffer_sink_param_id <= main_w_param_id;
        main_write_w_buffer_sink_param_dest <= main_w_param_dest;
        main_write_w_buffer_sink_param_user <= main_w_param_user;
    end
end
assign main_port_wdata_valid = main_write_w_buffer_source_valid;
assign main_write_w_buffer_source_ready = main_port_wdata_ready;
assign main_port_wdata_first = main_write_w_buffer_source_first;
assign main_port_wdata_last = main_write_w_buffer_source_last;
assign main_port_wdata_payload_data = main_write_w_buffer_source_payload_data;
assign main_port_wdata_payload_we = main_write_w_buffer_source_payload_strb;
assign main_write_pipe_valid_sink_ready = ((~main_write_pipe_valid_source_valid) | main_write_pipe_valid_source_ready);
assign main_write_pipe_valid_sink_valid = main_write_sink_sink_valid;
assign main_write_sink_sink_ready = main_write_pipe_valid_sink_ready;
assign main_write_pipe_valid_sink_first = main_write_sink_sink_first;
assign main_write_pipe_valid_sink_last = main_write_sink_sink_last;
assign main_write_pipe_valid_sink_payload_addr = main_write_sink_sink_payload_addr;
assign main_write_pipe_valid_sink_payload_burst = main_write_sink_sink_payload_burst;
assign main_write_pipe_valid_sink_payload_len = main_write_sink_sink_payload_len;
assign main_write_pipe_valid_sink_payload_size = main_write_sink_sink_payload_size;
assign main_write_pipe_valid_sink_payload_lock = main_write_sink_sink_payload_lock;
assign main_write_pipe_valid_sink_payload_prot = main_write_sink_sink_payload_prot;
assign main_write_pipe_valid_sink_payload_cache = main_write_sink_sink_payload_cache;
assign main_write_pipe_valid_sink_payload_qos = main_write_sink_sink_payload_qos;
assign main_write_pipe_valid_sink_payload_region = main_write_sink_sink_payload_region;
assign main_write_pipe_valid_sink_param_id = main_write_sink_sink_param_id;
assign main_write_pipe_valid_sink_param_dest = main_write_sink_sink_param_dest;
assign main_write_pipe_valid_sink_param_user = main_write_sink_sink_param_user;
assign main_write_source_source_valid = main_write_pipe_valid_source_valid;
assign main_write_pipe_valid_source_ready = main_write_source_source_ready;
assign main_write_source_source_first = main_write_pipe_valid_source_first;
assign main_write_source_source_last = main_write_pipe_valid_source_last;
assign main_write_source_source_payload_addr = main_write_pipe_valid_source_payload_addr;
assign main_write_source_source_payload_burst = main_write_pipe_valid_source_payload_burst;
assign main_write_source_source_payload_len = main_write_pipe_valid_source_payload_len;
assign main_write_source_source_payload_size = main_write_pipe_valid_source_payload_size;
assign main_write_source_source_payload_lock = main_write_pipe_valid_source_payload_lock;
assign main_write_source_source_payload_prot = main_write_pipe_valid_source_payload_prot;
assign main_write_source_source_payload_cache = main_write_pipe_valid_source_payload_cache;
assign main_write_source_source_payload_qos = main_write_pipe_valid_source_payload_qos;
assign main_write_source_source_payload_region = main_write_pipe_valid_source_payload_region;
assign main_write_source_source_param_id = main_write_pipe_valid_source_param_id;
assign main_write_source_source_param_dest = main_write_pipe_valid_source_param_dest;
assign main_write_source_source_param_user = main_write_pipe_valid_source_param_user;
assign main_write_beat_size = (1'd1 <<< main_write_source_source_payload_size);
assign main_write_beat_wrap = (main_write_source_source_payload_len <<< main_write_source_source_payload_size);
assign main_write_aw_valid = (main_write_source_source_valid | (~main_write_aw_first));
assign main_write_aw_first = (main_write_beat_count == 1'd0);
assign main_write_aw_last = (main_write_beat_count == main_write_source_source_payload_len);
assign main_write_aw_payload_addr = ($signed({1'd0, main_write_source_source_payload_addr}) + main_write_beat_offset);
assign main_write_aw_param_id = main_write_source_source_param_id;
always @(*) begin
    main_write_source_source_ready <= 1'd0;
    if (main_write_aw_ready) begin
        if (main_write_aw_last) begin
            main_write_source_source_ready <= 1'd1;
        end
    end
end
assign main_write_w_buffer_syncfifo_din = {main_write_w_buffer_fifo_in_last, main_write_w_buffer_fifo_in_first, main_write_w_buffer_fifo_in_param_user, main_write_w_buffer_fifo_in_param_dest, main_write_w_buffer_fifo_in_param_id, main_write_w_buffer_fifo_in_payload_strb, main_write_w_buffer_fifo_in_payload_data};
assign {main_write_w_buffer_fifo_out_last, main_write_w_buffer_fifo_out_first, main_write_w_buffer_fifo_out_param_user, main_write_w_buffer_fifo_out_param_dest, main_write_w_buffer_fifo_out_param_id, main_write_w_buffer_fifo_out_payload_strb, main_write_w_buffer_fifo_out_payload_data} = main_write_w_buffer_syncfifo_dout;
assign main_write_w_buffer_sink_ready = main_write_w_buffer_syncfifo_writable;
assign main_write_w_buffer_syncfifo_we = main_write_w_buffer_sink_valid;
assign main_write_w_buffer_fifo_in_first = main_write_w_buffer_sink_first;
assign main_write_w_buffer_fifo_in_last = main_write_w_buffer_sink_last;
assign main_write_w_buffer_fifo_in_payload_data = main_write_w_buffer_sink_payload_data;
assign main_write_w_buffer_fifo_in_payload_strb = main_write_w_buffer_sink_payload_strb;
assign main_write_w_buffer_fifo_in_param_id = main_write_w_buffer_sink_param_id;
assign main_write_w_buffer_fifo_in_param_dest = main_write_w_buffer_sink_param_dest;
assign main_write_w_buffer_fifo_in_param_user = main_write_w_buffer_sink_param_user;
assign main_write_w_buffer_source_valid = main_write_w_buffer_readable;
assign main_write_w_buffer_source_first = main_write_w_buffer_fifo_out_first;
assign main_write_w_buffer_source_last = main_write_w_buffer_fifo_out_last;
assign main_write_w_buffer_source_payload_data = main_write_w_buffer_fifo_out_payload_data;
assign main_write_w_buffer_source_payload_strb = main_write_w_buffer_fifo_out_payload_strb;
assign main_write_w_buffer_source_param_id = main_write_w_buffer_fifo_out_param_id;
assign main_write_w_buffer_source_param_dest = main_write_w_buffer_fifo_out_param_dest;
assign main_write_w_buffer_source_param_user = main_write_w_buffer_fifo_out_param_user;
assign main_write_w_buffer_re = main_write_w_buffer_source_ready;
assign main_write_w_buffer_syncfifo_re = (main_write_w_buffer_syncfifo_readable & ((~main_write_w_buffer_readable) | main_write_w_buffer_re));
assign main_write_w_buffer_level1 = (main_write_w_buffer_level0 + main_write_w_buffer_readable);
always @(*) begin
    main_write_w_buffer_wrport_adr <= 4'd0;
    if (main_write_w_buffer_replace) begin
        main_write_w_buffer_wrport_adr <= (main_write_w_buffer_produce - 1'd1);
    end else begin
        main_write_w_buffer_wrport_adr <= main_write_w_buffer_produce;
    end
end
assign main_write_w_buffer_wrport_dat_w = main_write_w_buffer_syncfifo_din;
assign main_write_w_buffer_wrport_we = (main_write_w_buffer_syncfifo_we & (main_write_w_buffer_syncfifo_writable | main_write_w_buffer_replace));
assign main_write_w_buffer_do_read = (main_write_w_buffer_syncfifo_readable & main_write_w_buffer_syncfifo_re);
assign main_write_w_buffer_rdport_adr = main_write_w_buffer_consume;
assign main_write_w_buffer_syncfifo_dout = main_write_w_buffer_rdport_dat_r;
assign main_write_w_buffer_rdport_re = main_write_w_buffer_do_read;
assign main_write_w_buffer_syncfifo_writable = (main_write_w_buffer_level0 != 5'd16);
assign main_write_w_buffer_syncfifo_readable = (main_write_w_buffer_level0 != 1'd0);
assign main_write_id_buffer_syncfifo_din = {main_write_id_buffer_fifo_in_last, main_write_id_buffer_fifo_in_first, main_write_id_buffer_fifo_in_payload_id};
assign {main_write_id_buffer_fifo_out_last, main_write_id_buffer_fifo_out_first, main_write_id_buffer_fifo_out_payload_id} = main_write_id_buffer_syncfifo_dout;
assign main_write_id_buffer_sink_ready = main_write_id_buffer_syncfifo_writable;
assign main_write_id_buffer_syncfifo_we = main_write_id_buffer_sink_valid;
assign main_write_id_buffer_fifo_in_first = main_write_id_buffer_sink_first;
assign main_write_id_buffer_fifo_in_last = main_write_id_buffer_sink_last;
assign main_write_id_buffer_fifo_in_payload_id = main_write_id_buffer_sink_payload_id;
assign main_write_id_buffer_source_valid = main_write_id_buffer_syncfifo_readable;
assign main_write_id_buffer_source_first = main_write_id_buffer_fifo_out_first;
assign main_write_id_buffer_source_last = main_write_id_buffer_fifo_out_last;
assign main_write_id_buffer_source_payload_id = main_write_id_buffer_fifo_out_payload_id;
assign main_write_id_buffer_syncfifo_re = main_write_id_buffer_source_ready;
always @(*) begin
    main_write_id_buffer_wrport_adr <= 4'd0;
    if (main_write_id_buffer_replace) begin
        main_write_id_buffer_wrport_adr <= (main_write_id_buffer_produce - 1'd1);
    end else begin
        main_write_id_buffer_wrport_adr <= main_write_id_buffer_produce;
    end
end
assign main_write_id_buffer_wrport_dat_w = main_write_id_buffer_syncfifo_din;
assign main_write_id_buffer_wrport_we = (main_write_id_buffer_syncfifo_we & (main_write_id_buffer_syncfifo_writable | main_write_id_buffer_replace));
assign main_write_id_buffer_do_read = (main_write_id_buffer_syncfifo_readable & main_write_id_buffer_syncfifo_re);
assign main_write_id_buffer_rdport_adr = main_write_id_buffer_consume;
assign main_write_id_buffer_syncfifo_dout = main_write_id_buffer_rdport_dat_r;
assign main_write_id_buffer_syncfifo_writable = (main_write_id_buffer_level != 5'd16);
assign main_write_id_buffer_syncfifo_readable = (main_write_id_buffer_level != 1'd0);
assign main_write_resp_buffer_syncfifo_din = {main_write_resp_buffer_fifo_in_last, main_write_resp_buffer_fifo_in_first, main_write_resp_buffer_fifo_in_payload_resp, main_write_resp_buffer_fifo_in_payload_id};
assign {main_write_resp_buffer_fifo_out_last, main_write_resp_buffer_fifo_out_first, main_write_resp_buffer_fifo_out_payload_resp, main_write_resp_buffer_fifo_out_payload_id} = main_write_resp_buffer_syncfifo_dout;
assign main_write_resp_buffer_sink_ready = main_write_resp_buffer_syncfifo_writable;
assign main_write_resp_buffer_syncfifo_we = main_write_resp_buffer_sink_valid;
assign main_write_resp_buffer_fifo_in_first = main_write_resp_buffer_sink_first;
assign main_write_resp_buffer_fifo_in_last = main_write_resp_buffer_sink_last;
assign main_write_resp_buffer_fifo_in_payload_id = main_write_resp_buffer_sink_payload_id;
assign main_write_resp_buffer_fifo_in_payload_resp = main_write_resp_buffer_sink_payload_resp;
assign main_write_resp_buffer_source_valid = main_write_resp_buffer_syncfifo_readable;
assign main_write_resp_buffer_source_first = main_write_resp_buffer_fifo_out_first;
assign main_write_resp_buffer_source_last = main_write_resp_buffer_fifo_out_last;
assign main_write_resp_buffer_source_payload_id = main_write_resp_buffer_fifo_out_payload_id;
assign main_write_resp_buffer_source_payload_resp = main_write_resp_buffer_fifo_out_payload_resp;
assign main_write_resp_buffer_syncfifo_re = main_write_resp_buffer_source_ready;
always @(*) begin
    main_write_resp_buffer_wrport_adr <= 4'd0;
    if (main_write_resp_buffer_replace) begin
        main_write_resp_buffer_wrport_adr <= (main_write_resp_buffer_produce - 1'd1);
    end else begin
        main_write_resp_buffer_wrport_adr <= main_write_resp_buffer_produce;
    end
end
assign main_write_resp_buffer_wrport_dat_w = main_write_resp_buffer_syncfifo_din;
assign main_write_resp_buffer_wrport_we = (main_write_resp_buffer_syncfifo_we & (main_write_resp_buffer_syncfifo_writable | main_write_resp_buffer_replace));
assign main_write_resp_buffer_do_read = (main_write_resp_buffer_syncfifo_readable & main_write_resp_buffer_syncfifo_re);
assign main_write_resp_buffer_rdport_adr = main_write_resp_buffer_consume;
assign main_write_resp_buffer_syncfifo_dout = main_write_resp_buffer_rdport_dat_r;
assign main_write_resp_buffer_syncfifo_writable = (main_write_resp_buffer_level != 5'd16);
assign main_write_resp_buffer_syncfifo_readable = (main_write_resp_buffer_level != 1'd0);
assign main_read_sink_sink_valid = main_ar_valid;
assign main_ar_ready = main_read_sink_sink_ready;
assign main_read_sink_sink_first = main_ar_first;
assign main_read_sink_sink_last = main_ar_last;
assign main_read_sink_sink_payload_addr = main_ar_payload_addr;
assign main_read_sink_sink_payload_burst = main_ar_payload_burst;
assign main_read_sink_sink_payload_len = main_ar_payload_len;
assign main_read_sink_sink_payload_size = main_ar_payload_size;
assign main_read_sink_sink_payload_lock = main_ar_payload_lock;
assign main_read_sink_sink_payload_prot = main_ar_payload_prot;
assign main_read_sink_sink_payload_cache = main_ar_payload_cache;
assign main_read_sink_sink_payload_qos = main_ar_payload_qos;
assign main_read_sink_sink_payload_region = main_ar_payload_region;
assign main_read_sink_sink_param_id = main_ar_param_id;
assign main_read_sink_sink_param_dest = main_ar_param_dest;
assign main_read_sink_sink_param_user = main_ar_param_user;
assign main_read_r_buffer_queue = ((main_port_cmd_valid & main_port_cmd_ready) & (~main_port_cmd_payload_we));
assign main_read_r_buffer_dequeue = (main_read_r_buffer_source_valid & main_read_r_buffer_source_ready);
assign main_read_can_read = (main_read_r_buffer_level2 != 5'd16);
assign main_read_id_buffer_sink_valid = (main_read_ar_valid & main_read_ar_ready);
assign main_read_id_buffer_sink_last = main_read_ar_last;
assign main_read_id_buffer_sink_payload_id = main_read_ar_param_id;
assign main_r_last = main_read_id_buffer_source_last;
assign main_r_param_id = main_read_id_buffer_source_payload_id;
assign main_read_id_buffer_source_ready = (main_r_valid & main_r_ready);
assign main_read_cmd_request = (main_read_ar_valid & main_read_can_read);
always @(*) begin
    main_port_cmd_last <= 1'd0;
    main_port_cmd_payload_addr <= 25'd0;
    main_port_cmd_payload_we <= 1'd0;
    main_port_cmd_valid <= 1'd0;
    main_read_ar_ready <= 1'd0;
    main_write_aw_ready <= 1'd0;
    if ((main_write_cmd_request & main_write_cmd_grant)) begin
        main_port_cmd_valid <= 1'd1;
        main_port_cmd_last <= main_write_aw_last;
        main_port_cmd_payload_we <= 1'd1;
        main_port_cmd_payload_addr <= ((main_write_aw_payload_addr - 32'd2147483648) >>> 3'd6);
        if (main_port_cmd_ready) begin
            main_write_aw_ready <= 1'd1;
        end
    end
    if ((main_read_cmd_request & main_read_cmd_grant)) begin
        main_port_cmd_valid <= 1'd1;
        main_port_cmd_last <= main_read_ar_last;
        main_port_cmd_payload_we <= 1'd0;
        main_port_cmd_payload_addr <= ((main_read_ar_payload_addr - 32'd2147483648) >>> 3'd6);
        if (main_port_cmd_ready) begin
            main_read_ar_ready <= 1'd1;
        end
    end
end
assign main_read_r_buffer_sink_valid = main_port_rdata_valid;
assign main_port_rdata_ready = main_read_r_buffer_sink_ready;
assign main_read_r_buffer_sink_first = main_port_rdata_first;
assign main_read_r_buffer_sink_last = main_port_rdata_last;
assign main_read_r_buffer_sink_payload_data = main_port_rdata_payload_data;
assign main_r_valid = main_read_r_buffer_source_valid;
assign main_read_r_buffer_source_ready = main_r_ready;
assign main_r_first = main_read_r_buffer_source_first;
assign main_r_payload_data = main_read_r_buffer_source_payload_data;
assign main_r_param_dest = main_read_r_buffer_source_param_dest;
assign main_r_param_user = main_read_r_buffer_source_param_user;
always @(*) begin
    main_r_payload_resp <= 2'd0;
    main_r_payload_resp <= main_read_r_buffer_source_payload_resp;
    main_r_payload_resp <= 1'd0;
end
assign main_read_pipe_valid_sink_ready = ((~main_read_pipe_valid_source_valid) | main_read_pipe_valid_source_ready);
assign main_read_pipe_valid_sink_valid = main_read_sink_sink_valid;
assign main_read_sink_sink_ready = main_read_pipe_valid_sink_ready;
assign main_read_pipe_valid_sink_first = main_read_sink_sink_first;
assign main_read_pipe_valid_sink_last = main_read_sink_sink_last;
assign main_read_pipe_valid_sink_payload_addr = main_read_sink_sink_payload_addr;
assign main_read_pipe_valid_sink_payload_burst = main_read_sink_sink_payload_burst;
assign main_read_pipe_valid_sink_payload_len = main_read_sink_sink_payload_len;
assign main_read_pipe_valid_sink_payload_size = main_read_sink_sink_payload_size;
assign main_read_pipe_valid_sink_payload_lock = main_read_sink_sink_payload_lock;
assign main_read_pipe_valid_sink_payload_prot = main_read_sink_sink_payload_prot;
assign main_read_pipe_valid_sink_payload_cache = main_read_sink_sink_payload_cache;
assign main_read_pipe_valid_sink_payload_qos = main_read_sink_sink_payload_qos;
assign main_read_pipe_valid_sink_payload_region = main_read_sink_sink_payload_region;
assign main_read_pipe_valid_sink_param_id = main_read_sink_sink_param_id;
assign main_read_pipe_valid_sink_param_dest = main_read_sink_sink_param_dest;
assign main_read_pipe_valid_sink_param_user = main_read_sink_sink_param_user;
assign main_read_source_source_valid = main_read_pipe_valid_source_valid;
assign main_read_pipe_valid_source_ready = main_read_source_source_ready;
assign main_read_source_source_first = main_read_pipe_valid_source_first;
assign main_read_source_source_last = main_read_pipe_valid_source_last;
assign main_read_source_source_payload_addr = main_read_pipe_valid_source_payload_addr;
assign main_read_source_source_payload_burst = main_read_pipe_valid_source_payload_burst;
assign main_read_source_source_payload_len = main_read_pipe_valid_source_payload_len;
assign main_read_source_source_payload_size = main_read_pipe_valid_source_payload_size;
assign main_read_source_source_payload_lock = main_read_pipe_valid_source_payload_lock;
assign main_read_source_source_payload_prot = main_read_pipe_valid_source_payload_prot;
assign main_read_source_source_payload_cache = main_read_pipe_valid_source_payload_cache;
assign main_read_source_source_payload_qos = main_read_pipe_valid_source_payload_qos;
assign main_read_source_source_payload_region = main_read_pipe_valid_source_payload_region;
assign main_read_source_source_param_id = main_read_pipe_valid_source_param_id;
assign main_read_source_source_param_dest = main_read_pipe_valid_source_param_dest;
assign main_read_source_source_param_user = main_read_pipe_valid_source_param_user;
assign main_read_beat_size = (1'd1 <<< main_read_source_source_payload_size);
assign main_read_beat_wrap = (main_read_source_source_payload_len <<< main_read_source_source_payload_size);
assign main_read_ar_valid = (main_read_source_source_valid | (~main_read_ar_first));
assign main_read_ar_first = (main_read_beat_count == 1'd0);
assign main_read_ar_last = (main_read_beat_count == main_read_source_source_payload_len);
assign main_read_ar_payload_addr = ($signed({1'd0, main_read_source_source_payload_addr}) + main_read_beat_offset);
assign main_read_ar_param_id = main_read_source_source_param_id;
always @(*) begin
    main_read_source_source_ready <= 1'd0;
    if (main_read_ar_ready) begin
        if (main_read_ar_last) begin
            main_read_source_source_ready <= 1'd1;
        end
    end
end
assign main_read_r_buffer_syncfifo_din = {main_read_r_buffer_fifo_in_last, main_read_r_buffer_fifo_in_first, main_read_r_buffer_fifo_in_param_user, main_read_r_buffer_fifo_in_param_dest, main_read_r_buffer_fifo_in_param_id, main_read_r_buffer_fifo_in_payload_data, main_read_r_buffer_fifo_in_payload_resp};
assign {main_read_r_buffer_fifo_out_last, main_read_r_buffer_fifo_out_first, main_read_r_buffer_fifo_out_param_user, main_read_r_buffer_fifo_out_param_dest, main_read_r_buffer_fifo_out_param_id, main_read_r_buffer_fifo_out_payload_data, main_read_r_buffer_fifo_out_payload_resp} = main_read_r_buffer_syncfifo_dout;
assign main_read_r_buffer_sink_ready = main_read_r_buffer_syncfifo_writable;
assign main_read_r_buffer_syncfifo_we = main_read_r_buffer_sink_valid;
assign main_read_r_buffer_fifo_in_first = main_read_r_buffer_sink_first;
assign main_read_r_buffer_fifo_in_last = main_read_r_buffer_sink_last;
assign main_read_r_buffer_fifo_in_payload_resp = main_read_r_buffer_sink_payload_resp;
assign main_read_r_buffer_fifo_in_payload_data = main_read_r_buffer_sink_payload_data;
assign main_read_r_buffer_fifo_in_param_id = main_read_r_buffer_sink_param_id;
assign main_read_r_buffer_fifo_in_param_dest = main_read_r_buffer_sink_param_dest;
assign main_read_r_buffer_fifo_in_param_user = main_read_r_buffer_sink_param_user;
assign main_read_r_buffer_source_valid = main_read_r_buffer_readable;
assign main_read_r_buffer_source_first = main_read_r_buffer_fifo_out_first;
assign main_read_r_buffer_source_last = main_read_r_buffer_fifo_out_last;
assign main_read_r_buffer_source_payload_resp = main_read_r_buffer_fifo_out_payload_resp;
assign main_read_r_buffer_source_payload_data = main_read_r_buffer_fifo_out_payload_data;
assign main_read_r_buffer_source_param_id = main_read_r_buffer_fifo_out_param_id;
assign main_read_r_buffer_source_param_dest = main_read_r_buffer_fifo_out_param_dest;
assign main_read_r_buffer_source_param_user = main_read_r_buffer_fifo_out_param_user;
assign main_read_r_buffer_re = main_read_r_buffer_source_ready;
assign main_read_r_buffer_syncfifo_re = (main_read_r_buffer_syncfifo_readable & ((~main_read_r_buffer_readable) | main_read_r_buffer_re));
assign main_read_r_buffer_level1 = (main_read_r_buffer_level0 + main_read_r_buffer_readable);
always @(*) begin
    main_read_r_buffer_wrport_adr <= 4'd0;
    if (main_read_r_buffer_replace) begin
        main_read_r_buffer_wrport_adr <= (main_read_r_buffer_produce - 1'd1);
    end else begin
        main_read_r_buffer_wrport_adr <= main_read_r_buffer_produce;
    end
end
assign main_read_r_buffer_wrport_dat_w = main_read_r_buffer_syncfifo_din;
assign main_read_r_buffer_wrport_we = (main_read_r_buffer_syncfifo_we & (main_read_r_buffer_syncfifo_writable | main_read_r_buffer_replace));
assign main_read_r_buffer_do_read = (main_read_r_buffer_syncfifo_readable & main_read_r_buffer_syncfifo_re);
assign main_read_r_buffer_rdport_adr = main_read_r_buffer_consume;
assign main_read_r_buffer_syncfifo_dout = main_read_r_buffer_rdport_dat_r;
assign main_read_r_buffer_rdport_re = main_read_r_buffer_do_read;
assign main_read_r_buffer_syncfifo_writable = (main_read_r_buffer_level0 != 5'd16);
assign main_read_r_buffer_syncfifo_readable = (main_read_r_buffer_level0 != 1'd0);
assign main_read_id_buffer_syncfifo_din = {main_read_id_buffer_fifo_in_last, main_read_id_buffer_fifo_in_first, main_read_id_buffer_fifo_in_payload_id};
assign {main_read_id_buffer_fifo_out_last, main_read_id_buffer_fifo_out_first, main_read_id_buffer_fifo_out_payload_id} = main_read_id_buffer_syncfifo_dout;
assign main_read_id_buffer_sink_ready = main_read_id_buffer_syncfifo_writable;
assign main_read_id_buffer_syncfifo_we = main_read_id_buffer_sink_valid;
assign main_read_id_buffer_fifo_in_first = main_read_id_buffer_sink_first;
assign main_read_id_buffer_fifo_in_last = main_read_id_buffer_sink_last;
assign main_read_id_buffer_fifo_in_payload_id = main_read_id_buffer_sink_payload_id;
assign main_read_id_buffer_source_valid = main_read_id_buffer_syncfifo_readable;
assign main_read_id_buffer_source_first = main_read_id_buffer_fifo_out_first;
assign main_read_id_buffer_source_last = main_read_id_buffer_fifo_out_last;
assign main_read_id_buffer_source_payload_id = main_read_id_buffer_fifo_out_payload_id;
assign main_read_id_buffer_syncfifo_re = main_read_id_buffer_source_ready;
always @(*) begin
    main_read_id_buffer_wrport_adr <= 4'd0;
    if (main_read_id_buffer_replace) begin
        main_read_id_buffer_wrport_adr <= (main_read_id_buffer_produce - 1'd1);
    end else begin
        main_read_id_buffer_wrport_adr <= main_read_id_buffer_produce;
    end
end
assign main_read_id_buffer_wrport_dat_w = main_read_id_buffer_syncfifo_din;
assign main_read_id_buffer_wrport_we = (main_read_id_buffer_syncfifo_we & (main_read_id_buffer_syncfifo_writable | main_read_id_buffer_replace));
assign main_read_id_buffer_do_read = (main_read_id_buffer_syncfifo_readable & main_read_id_buffer_syncfifo_re);
assign main_read_id_buffer_rdport_adr = main_read_id_buffer_consume;
assign main_read_id_buffer_syncfifo_dout = main_read_id_buffer_rdport_dat_r;
assign main_read_id_buffer_syncfifo_writable = (main_read_id_buffer_level != 5'd16);
assign main_read_id_buffer_syncfifo_readable = (main_read_id_buffer_level != 1'd0);
assign main_wait = (~main_done);
always @(*) begin
    main_leds <= 8'd0;
    if ((main_mode == 1'd1)) begin
        main_leds <= main_storage;
    end else begin
        main_leds <= main_chaser;
    end
end
assign {user_led7, user_led6, user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} = (main_leds ^ 1'd0);
assign main_done = (main_count == 1'd0);
always @(*) begin
    builder_interface0_ack <= 1'd0;
    builder_interface0_dat_r <= 32'd0;
    builder_interface1_adr_wishbone2csr_next_value1 <= 14'd0;
    builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    builder_interface1_dat_w_wishbone2csr_next_value0 <= 32'd0;
    builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
    builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
    builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd0;
    builder_wishbone2csr_next_state <= 2'd0;
    builder_wishbone2csr_next_state <= builder_wishbone2csr_state;
    case (builder_wishbone2csr_state)
        1'd1: begin
            builder_interface1_adr_wishbone2csr_next_value1 <= 1'd0;
            builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            builder_interface1_re_wishbone2csr_next_value2 <= 1'd0;
            builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
            builder_interface1_we_wishbone2csr_next_value3 <= 1'd0;
            builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
            builder_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_interface0_ack <= 1'd1;
            builder_interface0_dat_r <= builder_interface1_dat_r;
            builder_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_interface1_dat_w_wishbone2csr_next_value0 <= builder_interface0_dat_w;
            builder_interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((builder_interface0_cyc & builder_interface0_stb)) begin
                builder_interface1_adr_wishbone2csr_next_value1 <= builder_interface0_adr;
                builder_interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                builder_interface1_re_wishbone2csr_next_value2 <= ((~builder_interface0_we) & (builder_interface0_sel != 1'd0));
                builder_interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
                builder_interface1_we_wishbone2csr_next_value3 <= (builder_interface0_we & (builder_interface0_sel != 1'd0));
                builder_interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
                builder_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_reset0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_reset0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_reset0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_reset0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_scratch0_r = builder_csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank0_scratch0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_scratch0_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank0_bus_errors_r = builder_csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    builder_csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank0_bus_errors_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_bus_errors_we <= builder_csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    main_soc_rst <= 1'd0;
    if (main_reset_re) begin
        main_soc_rst <= main_reset_storage[0];
    end
end
assign main_cpu_rst = main_reset_storage[1];
assign builder_csr_bankarray_csrbank0_reset0_w = main_reset_storage;
assign builder_csr_bankarray_csrbank0_scratch0_w = main_scratch_storage;
assign builder_csr_bankarray_csrbank0_bus_errors_w = main_bus_errors_status;
assign main_bus_errors_we = builder_csr_bankarray_csrbank0_bus_errors_we;
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_rst0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_rst0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_rst0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_rst0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_rst0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_en_vtc0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_en_vtc0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_en_vtc0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank1_en_vtc0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_en_vtc0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_half_sys8x_taps_r = builder_csr_bankarray_interface1_bank_bus_dat_w[8:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_half_sys8x_taps_re <= 1'd0;
    builder_csr_bankarray_csrbank1_half_sys8x_taps_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank1_half_sys8x_taps_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_half_sys8x_taps_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_wlevel_en0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_wlevel_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_wlevel_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank1_wlevel_en0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_wlevel_en0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_wlevel_strobe_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_wlevel_strobe_re <= 1'd0;
    main_usddrphy_wlevel_strobe_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        main_usddrphy_wlevel_strobe_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_wlevel_strobe_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_cdly_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_cdly_rst_re <= 1'd0;
    main_usddrphy_cdly_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        main_usddrphy_cdly_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_cdly_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_cdly_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_cdly_inc_re <= 1'd0;
    main_usddrphy_cdly_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        main_usddrphy_cdly_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_cdly_inc_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_cdly_value_r = builder_csr_bankarray_interface1_bank_bus_dat_w[8:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_cdly_value_re <= 1'd0;
    builder_csr_bankarray_csrbank1_cdly_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank1_cdly_value_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_cdly_value_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_dly_sel0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_dly_sel0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_dly_sel0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank1_dly_sel0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_dly_sel0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_rdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_rdly_dq_rst_re <= 1'd0;
    main_usddrphy_rdly_dq_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        main_usddrphy_rdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_rdly_dq_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_rdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_rdly_dq_inc_re <= 1'd0;
    main_usddrphy_rdly_dq_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        main_usddrphy_rdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_rdly_dq_inc_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_rdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    main_usddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        main_usddrphy_rdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_rdly_dq_bitslip_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_rdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_rdly_dq_bitslip_re <= 1'd0;
    main_usddrphy_rdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        main_usddrphy_rdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_rdly_dq_bitslip_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_wdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_wdly_dq_rst_re <= 1'd0;
    main_usddrphy_wdly_dq_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd13))) begin
        main_usddrphy_wdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_wdly_dq_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_wdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_wdly_dq_inc_re <= 1'd0;
    main_usddrphy_wdly_dq_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd14))) begin
        main_usddrphy_wdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_wdly_dq_inc_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_wdly_dqs_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_wdly_dqs_rst_re <= 1'd0;
    main_usddrphy_wdly_dqs_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd15))) begin
        main_usddrphy_wdly_dqs_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_wdly_dqs_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_wdly_dqs_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_wdly_dqs_inc_re <= 1'd0;
    main_usddrphy_wdly_dqs_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd16))) begin
        main_usddrphy_wdly_dqs_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_wdly_dqs_inc_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_r = builder_csr_bankarray_interface1_bank_bus_dat_w[8:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_re <= 1'd0;
    builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_wdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    main_usddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd18))) begin
        main_usddrphy_wdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_wdly_dq_bitslip_rst_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_usddrphy_wdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_usddrphy_wdly_dq_bitslip_re <= 1'd0;
    main_usddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd19))) begin
        main_usddrphy_wdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_usddrphy_wdly_dq_bitslip_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_rdphase0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_rdphase0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_rdphase0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd20))) begin
        builder_csr_bankarray_csrbank1_rdphase0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_rdphase0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_wrphase0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_wrphase0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_wrphase0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csr_bankarray_csrbank1_wrphase0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_wrphase0_we <= builder_csr_bankarray_interface1_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank1_rst0_w = main_usddrphy_rst_storage;
assign builder_csr_bankarray_csrbank1_en_vtc0_w = main_usddrphy_en_vtc_storage;
assign builder_csr_bankarray_csrbank1_half_sys8x_taps_w = main_usddrphy_half_sys8x_taps_status;
assign main_usddrphy_half_sys8x_taps_we = builder_csr_bankarray_csrbank1_half_sys8x_taps_we;
assign builder_csr_bankarray_csrbank1_wlevel_en0_w = main_usddrphy_wlevel_en_storage;
assign builder_csr_bankarray_csrbank1_cdly_value_w = main_usddrphy_cdly_value_status;
assign main_usddrphy_cdly_value_we = builder_csr_bankarray_csrbank1_cdly_value_we;
assign builder_csr_bankarray_csrbank1_dly_sel0_w = main_usddrphy_dly_sel_storage;
assign builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_w = main_usddrphy_wdly_dqs_inc_count_status;
assign main_usddrphy_wdly_dqs_inc_count_we = builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_we;
assign builder_csr_bankarray_csrbank1_rdphase0_w = main_usddrphy_rdphase_storage;
assign builder_csr_bankarray_csrbank1_wrphase0_w = main_usddrphy_wrphase_storage;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 2'd2);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[5:0];
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank2_out0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_out0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_out0_we <= builder_csr_bankarray_interface2_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank2_out0_w = main_storage;
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign builder_csr_bankarray_csrbank3_dfii_control0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_dfii_control0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_control0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_sdram_phaseinjector0_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector0_command_issue_re <= 1'd0;
    main_sdram_phaseinjector0_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        main_sdram_phaseinjector0_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_sdram_phaseinjector0_command_issue_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_command0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_sdram_phaseinjector1_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector1_command_issue_re <= 1'd0;
    main_sdram_phaseinjector1_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd14))) begin
        main_sdram_phaseinjector1_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_sdram_phaseinjector1_command_issue_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_address0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd19))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd20))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd22))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd23))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd24))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd25))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_command0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_sdram_phaseinjector2_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector2_command_issue_re <= 1'd0;
    main_sdram_phaseinjector2_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd26))) begin
        main_sdram_phaseinjector2_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_sdram_phaseinjector2_command_issue_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd27))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_address0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd28))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd29))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd30))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd31))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd32))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd33))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd34))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd35))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd36))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd37))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_command0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_sdram_phaseinjector3_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector3_command_issue_re <= 1'd0;
    main_sdram_phaseinjector3_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd38))) begin
        main_sdram_phaseinjector3_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_sdram_phaseinjector3_command_issue_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[14:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd39))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_address0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd40))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd41))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd42))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd43))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd44))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd45))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd46))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd47))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd48))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we <= builder_csr_bankarray_interface3_bank_bus_re;
    end
end
assign main_sdram_sel = main_sdram_storage[0];
assign main_sdram_cke = main_sdram_storage[1];
assign main_sdram_odt = main_sdram_storage[2];
assign main_sdram_reset_n = main_sdram_storage[3];
assign builder_csr_bankarray_csrbank3_dfii_control0_w = main_sdram_storage;
assign main_sdram_phaseinjector0_csrfield_cs = main_sdram_phaseinjector0_command_storage[0];
assign main_sdram_phaseinjector0_csrfield_we = main_sdram_phaseinjector0_command_storage[1];
assign main_sdram_phaseinjector0_csrfield_cas = main_sdram_phaseinjector0_command_storage[2];
assign main_sdram_phaseinjector0_csrfield_ras = main_sdram_phaseinjector0_command_storage[3];
assign main_sdram_phaseinjector0_csrfield_wren = main_sdram_phaseinjector0_command_storage[4];
assign main_sdram_phaseinjector0_csrfield_rden = main_sdram_phaseinjector0_command_storage[5];
assign main_sdram_phaseinjector0_csrfield_cs_top = main_sdram_phaseinjector0_command_storage[6];
assign main_sdram_phaseinjector0_csrfield_cs_bottom = main_sdram_phaseinjector0_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_w = main_sdram_phaseinjector0_command_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_w = main_sdram_phaseinjector0_address_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w = main_sdram_phaseinjector0_baddress_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w = main_sdram_phaseinjector0_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w = main_sdram_phaseinjector0_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w = main_sdram_phaseinjector0_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w = main_sdram_phaseinjector0_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w = main_sdram_phaseinjector0_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w = main_sdram_phaseinjector0_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w = main_sdram_phaseinjector0_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w = main_sdram_phaseinjector0_rddata_status[31:0];
assign main_sdram_phaseinjector0_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we;
assign main_sdram_phaseinjector1_csrfield_cs = main_sdram_phaseinjector1_command_storage[0];
assign main_sdram_phaseinjector1_csrfield_we = main_sdram_phaseinjector1_command_storage[1];
assign main_sdram_phaseinjector1_csrfield_cas = main_sdram_phaseinjector1_command_storage[2];
assign main_sdram_phaseinjector1_csrfield_ras = main_sdram_phaseinjector1_command_storage[3];
assign main_sdram_phaseinjector1_csrfield_wren = main_sdram_phaseinjector1_command_storage[4];
assign main_sdram_phaseinjector1_csrfield_rden = main_sdram_phaseinjector1_command_storage[5];
assign main_sdram_phaseinjector1_csrfield_cs_top = main_sdram_phaseinjector1_command_storage[6];
assign main_sdram_phaseinjector1_csrfield_cs_bottom = main_sdram_phaseinjector1_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi1_command0_w = main_sdram_phaseinjector1_command_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi1_address0_w = main_sdram_phaseinjector1_address_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w = main_sdram_phaseinjector1_baddress_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w = main_sdram_phaseinjector1_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w = main_sdram_phaseinjector1_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w = main_sdram_phaseinjector1_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w = main_sdram_phaseinjector1_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w = main_sdram_phaseinjector1_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w = main_sdram_phaseinjector1_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w = main_sdram_phaseinjector1_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w = main_sdram_phaseinjector1_rddata_status[31:0];
assign main_sdram_phaseinjector1_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we;
assign main_sdram_phaseinjector2_csrfield_cs = main_sdram_phaseinjector2_command_storage[0];
assign main_sdram_phaseinjector2_csrfield_we = main_sdram_phaseinjector2_command_storage[1];
assign main_sdram_phaseinjector2_csrfield_cas = main_sdram_phaseinjector2_command_storage[2];
assign main_sdram_phaseinjector2_csrfield_ras = main_sdram_phaseinjector2_command_storage[3];
assign main_sdram_phaseinjector2_csrfield_wren = main_sdram_phaseinjector2_command_storage[4];
assign main_sdram_phaseinjector2_csrfield_rden = main_sdram_phaseinjector2_command_storage[5];
assign main_sdram_phaseinjector2_csrfield_cs_top = main_sdram_phaseinjector2_command_storage[6];
assign main_sdram_phaseinjector2_csrfield_cs_bottom = main_sdram_phaseinjector2_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi2_command0_w = main_sdram_phaseinjector2_command_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi2_address0_w = main_sdram_phaseinjector2_address_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_w = main_sdram_phaseinjector2_baddress_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_w = main_sdram_phaseinjector2_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_w = main_sdram_phaseinjector2_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_w = main_sdram_phaseinjector2_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_w = main_sdram_phaseinjector2_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_w = main_sdram_phaseinjector2_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_w = main_sdram_phaseinjector2_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_w = main_sdram_phaseinjector2_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_w = main_sdram_phaseinjector2_rddata_status[31:0];
assign main_sdram_phaseinjector2_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we;
assign main_sdram_phaseinjector3_csrfield_cs = main_sdram_phaseinjector3_command_storage[0];
assign main_sdram_phaseinjector3_csrfield_we = main_sdram_phaseinjector3_command_storage[1];
assign main_sdram_phaseinjector3_csrfield_cas = main_sdram_phaseinjector3_command_storage[2];
assign main_sdram_phaseinjector3_csrfield_ras = main_sdram_phaseinjector3_command_storage[3];
assign main_sdram_phaseinjector3_csrfield_wren = main_sdram_phaseinjector3_command_storage[4];
assign main_sdram_phaseinjector3_csrfield_rden = main_sdram_phaseinjector3_command_storage[5];
assign main_sdram_phaseinjector3_csrfield_cs_top = main_sdram_phaseinjector3_command_storage[6];
assign main_sdram_phaseinjector3_csrfield_cs_bottom = main_sdram_phaseinjector3_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi3_command0_w = main_sdram_phaseinjector3_command_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi3_address0_w = main_sdram_phaseinjector3_address_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_w = main_sdram_phaseinjector3_baddress_storage;
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_w = main_sdram_phaseinjector3_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_w = main_sdram_phaseinjector3_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_w = main_sdram_phaseinjector3_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_w = main_sdram_phaseinjector3_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_w = main_sdram_phaseinjector3_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_w = main_sdram_phaseinjector3_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_w = main_sdram_phaseinjector3_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_w = main_sdram_phaseinjector3_rddata_status[31:0];
assign main_sdram_phaseinjector3_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we;
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank4_load0_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_load0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_load0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_load0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_load0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_reload0_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank4_reload0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_reload0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_en0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank4_en0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_en0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_update_value0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_update_value0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_update_value0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank4_update_value0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_update_value0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_value_r = builder_csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    builder_csr_bankarray_csrbank4_value_re <= 1'd0;
    builder_csr_bankarray_csrbank4_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank4_value_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_value_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_ev_status_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank4_ev_status_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_status_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_ev_pending_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank4_ev_pending_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_pending_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_ev_enable0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank4_ev_enable0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_enable0_we <= builder_csr_bankarray_interface4_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank4_load0_w = main_timer_load_storage;
assign builder_csr_bankarray_csrbank4_reload0_w = main_timer_reload_storage;
assign builder_csr_bankarray_csrbank4_en0_w = main_timer_en_storage;
assign builder_csr_bankarray_csrbank4_update_value0_w = main_timer_update_value_storage;
assign builder_csr_bankarray_csrbank4_value_w = main_timer_value_status;
assign main_timer_value_we = builder_csr_bankarray_csrbank4_value_we;
assign main_timer_status_status = main_timer_zero0;
assign builder_csr_bankarray_csrbank4_ev_status_w = main_timer_status_status;
assign main_timer_status_we = builder_csr_bankarray_csrbank4_ev_status_we;
assign main_timer_pending_status = main_timer_zero1;
assign builder_csr_bankarray_csrbank4_ev_pending_w = main_timer_pending_status;
assign main_timer_pending_we = builder_csr_bankarray_csrbank4_ev_pending_we;
assign main_timer_zero2 = main_timer_enable_storage;
assign builder_csr_bankarray_csrbank4_ev_enable0_w = main_timer_enable_storage;
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign main_uart_rxtx_r = builder_csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
    main_uart_rxtx_re <= 1'd0;
    main_uart_rxtx_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        main_uart_rxtx_re <= builder_csr_bankarray_interface5_bank_bus_we;
        main_uart_rxtx_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_txfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_txfull_re <= 1'd0;
    builder_csr_bankarray_csrbank5_txfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_txfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_txfull_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_rxempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_rxempty_re <= 1'd0;
    builder_csr_bankarray_csrbank5_rxempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_rxempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_rxempty_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank5_ev_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_status_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank5_ev_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_pending_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_ev_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank5_ev_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_enable0_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_txempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_txempty_re <= 1'd0;
    builder_csr_bankarray_csrbank5_txempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank5_txempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_txempty_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_rxfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank5_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank5_rxfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_rxfull_we <= builder_csr_bankarray_interface5_bank_bus_re;
    end
end
assign builder_csr_bankarray_csrbank5_txfull_w = main_uart_txfull_status;
assign main_uart_txfull_we = builder_csr_bankarray_csrbank5_txfull_we;
assign builder_csr_bankarray_csrbank5_rxempty_w = main_uart_rxempty_status;
assign main_uart_rxempty_we = builder_csr_bankarray_csrbank5_rxempty_we;
always @(*) begin
    main_uart_status_status <= 2'd0;
    main_uart_status_status[0] <= main_uart_tx0;
    main_uart_status_status[1] <= main_uart_rx0;
end
assign builder_csr_bankarray_csrbank5_ev_status_w = main_uart_status_status;
assign main_uart_status_we = builder_csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
    main_uart_pending_status <= 2'd0;
    main_uart_pending_status[0] <= main_uart_tx1;
    main_uart_pending_status[1] <= main_uart_rx1;
end
assign builder_csr_bankarray_csrbank5_ev_pending_w = main_uart_pending_status;
assign main_uart_pending_we = builder_csr_bankarray_csrbank5_ev_pending_we;
assign main_uart_tx2 = main_uart_enable_storage[0];
assign main_uart_rx2 = main_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank5_ev_enable0_w = main_uart_enable_storage;
assign builder_csr_bankarray_csrbank5_txempty_w = main_uart_txempty_status;
assign main_uart_txempty_we = builder_csr_bankarray_csrbank5_txempty_we;
assign builder_csr_bankarray_csrbank5_rxfull_w = main_uart_rxfull_status;
assign main_uart_rxfull_we = builder_csr_bankarray_csrbank5_rxfull_we;
assign builder_csr_interconnect_adr = builder_interface1_adr;
assign builder_csr_interconnect_re = builder_interface1_re;
assign builder_csr_interconnect_we = builder_interface1_we;
assign builder_csr_interconnect_dat_w = builder_interface1_dat_w;
assign builder_interface1_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface1_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface2_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface3_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface4_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface5_bank_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_sram_bus_re = builder_csr_interconnect_re;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_rhs_array_muxed0 <= 30'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed0 <= main_socbushandler_adapted_interface_adr;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed1 <= 32'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed1 <= main_socbushandler_adapted_interface_dat_w;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed2 <= 4'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed2 <= main_socbushandler_adapted_interface_sel;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed3 <= 1'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed3 <= main_socbushandler_adapted_interface_cyc;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed4 <= 1'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed4 <= main_socbushandler_adapted_interface_stb;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed5 <= 1'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed5 <= main_socbushandler_adapted_interface_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed6 <= 3'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed6 <= main_socbushandler_adapted_interface_cti;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed7 <= 2'd0;
    case (builder_grant)
        default: begin
            builder_rhs_array_muxed7 <= main_socbushandler_adapted_interface_bte;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed8 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[6];
        end
        default: begin
            builder_rhs_array_muxed8 <= main_sdram_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed9 <= 15'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_array_muxed9 <= main_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed10 <= 3'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_array_muxed10 <= main_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed11 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_array_muxed11 <= main_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed12 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_array_muxed12 <= main_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed13 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_array_muxed13 <= main_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed0 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_array_muxed0 <= main_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed1 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_array_muxed1 <= main_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed2 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_array_muxed2 <= main_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed14 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[0];
        end
        1'd1: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[1];
        end
        2'd2: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[2];
        end
        2'd3: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[3];
        end
        3'd4: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[4];
        end
        3'd5: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[5];
        end
        3'd6: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[6];
        end
        default: begin
            builder_rhs_array_muxed14 <= main_sdram_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed15 <= 15'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_array_muxed15 <= main_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed16 <= 3'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_array_muxed16 <= main_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed17 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_array_muxed17 <= main_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed18 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_array_muxed18 <= main_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed19 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_array_muxed19 <= main_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed3 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_array_muxed3 <= main_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed4 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_array_muxed4 <= main_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_array_muxed5 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_array_muxed5 <= main_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed20 <= 22'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed20 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed21 <= 1'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed21 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed22 <= 1'd0;
    case (builder_roundrobin0_grant)
        default: begin
            builder_rhs_array_muxed22 <= (((main_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_locked0 | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed23 <= 22'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed23 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed24 <= 1'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed24 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed25 <= 1'd0;
    case (builder_roundrobin1_grant)
        default: begin
            builder_rhs_array_muxed25 <= (((main_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_locked1 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed26 <= 22'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed26 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed27 <= 1'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed27 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed28 <= 1'd0;
    case (builder_roundrobin2_grant)
        default: begin
            builder_rhs_array_muxed28 <= (((main_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_locked2 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed29 <= 22'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed29 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed30 <= 1'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed30 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed31 <= 1'd0;
    case (builder_roundrobin3_grant)
        default: begin
            builder_rhs_array_muxed31 <= (((main_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_locked3 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed32 <= 22'd0;
    case (builder_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed32 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed33 <= 1'd0;
    case (builder_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed33 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed34 <= 1'd0;
    case (builder_roundrobin4_grant)
        default: begin
            builder_rhs_array_muxed34 <= (((main_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_locked4 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed35 <= 22'd0;
    case (builder_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed35 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed36 <= 1'd0;
    case (builder_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed36 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed37 <= 1'd0;
    case (builder_roundrobin5_grant)
        default: begin
            builder_rhs_array_muxed37 <= (((main_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_locked5 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed38 <= 22'd0;
    case (builder_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed38 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed39 <= 1'd0;
    case (builder_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed39 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed40 <= 1'd0;
    case (builder_roundrobin6_grant)
        default: begin
            builder_rhs_array_muxed40 <= (((main_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_locked6 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (builder_roundrobin7_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed41 <= 22'd0;
    case (builder_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed41 <= {main_port_cmd_payload_addr[24:10], main_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed42 <= 1'd0;
    case (builder_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed42 <= main_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_array_muxed43 <= 1'd0;
    case (builder_roundrobin7_grant)
        default: begin
            builder_rhs_array_muxed43 <= (((main_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_locked7 | (main_sdram_interface_bank0_lock & (builder_roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (builder_roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (builder_roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (builder_roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (builder_roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (builder_roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (builder_roundrobin6_grant == 1'd0))))) & main_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_array_muxed0 <= 3'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed0 <= main_sdram_nop_ba;
        end
        1'd1: begin
            builder_array_muxed0 <= main_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            builder_array_muxed0 <= main_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            builder_array_muxed0 <= main_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_array_muxed1 <= 15'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed1 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed1 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed1 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed1 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed2 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed2 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed2 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed2 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed2 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed3 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed3 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed3 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed3 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed3 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed4 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed4 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed4 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed4 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed4 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed5 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed5 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed5 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed5 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed5 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed6 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            builder_array_muxed6 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed6 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed6 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed6 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_array_muxed7 <= 3'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed7 <= main_sdram_nop_ba;
        end
        1'd1: begin
            builder_array_muxed7 <= main_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            builder_array_muxed7 <= main_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            builder_array_muxed7 <= main_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_array_muxed8 <= 15'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed8 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed8 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed8 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed8 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed9 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed9 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed9 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed9 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed9 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed10 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed10 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed10 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed10 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed10 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed11 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed11 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed11 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed11 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed11 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed12 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed12 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed12 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed12 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed12 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed13 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            builder_array_muxed13 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed13 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed13 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed13 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_array_muxed14 <= 3'd0;
    case (main_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed14 <= main_sdram_nop_ba;
        end
        1'd1: begin
            builder_array_muxed14 <= main_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            builder_array_muxed14 <= main_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            builder_array_muxed14 <= main_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_array_muxed15 <= 15'd0;
    case (main_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed15 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed15 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed15 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed15 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed16 <= 1'd0;
    case (main_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed16 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed16 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed16 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed16 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed17 <= 1'd0;
    case (main_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed17 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed17 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed17 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed17 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed18 <= 1'd0;
    case (main_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed18 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed18 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed18 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed18 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed19 <= 1'd0;
    case (main_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed19 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed19 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed19 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed19 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed20 <= 1'd0;
    case (main_sdram_steerer_sel2)
        1'd0: begin
            builder_array_muxed20 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed20 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed20 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed20 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_array_muxed21 <= 3'd0;
    case (main_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed21 <= main_sdram_nop_ba;
        end
        1'd1: begin
            builder_array_muxed21 <= main_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            builder_array_muxed21 <= main_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            builder_array_muxed21 <= main_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_array_muxed22 <= 15'd0;
    case (main_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed22 <= main_sdram_nop_a;
        end
        1'd1: begin
            builder_array_muxed22 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_array_muxed22 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_array_muxed22 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_array_muxed23 <= 1'd0;
    case (main_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed23 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed23 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_array_muxed23 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_array_muxed23 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_array_muxed24 <= 1'd0;
    case (main_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed24 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed24 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_array_muxed24 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_array_muxed24 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_array_muxed25 <= 1'd0;
    case (main_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed25 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed25 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_array_muxed25 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_array_muxed25 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_array_muxed26 <= 1'd0;
    case (main_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed26 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed26 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_array_muxed26 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_array_muxed26 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_array_muxed27 <= 1'd0;
    case (main_sdram_steerer_sel3)
        1'd0: begin
            builder_array_muxed27 <= 1'd0;
        end
        1'd1: begin
            builder_array_muxed27 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_array_muxed27 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_array_muxed27 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
assign builder_xilinxasyncresetsynchronizerimpl0 = (~main_crg_locked);
assign builder_xilinxasyncresetsynchronizerimpl1 = (~main_crg_locked);
assign main_rx_rx = builder_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge ic_clk) begin
    sys_rst <= 1'd1;
    if (main_crg_idelayctrl_ic_ready) begin
        if ((main_crg_idelayctrl_ic_ready_counter != 1'd0)) begin
            main_crg_idelayctrl_ic_ready_counter <= (main_crg_idelayctrl_ic_ready_counter - 1'd1);
        end else begin
            sys_rst <= 1'd0;
        end
    end
    if (ic_rst) begin
        sys_rst <= 1'd0;
        main_crg_idelayctrl_ic_ready_counter <= 6'd63;
    end
end

always @(posedge idelay_clk) begin
    if ((main_crg_idelayctrl_ic_reset_counter != 1'd0)) begin
        main_crg_idelayctrl_ic_reset_counter <= (main_crg_idelayctrl_ic_reset_counter - 1'd1);
    end else begin
        main_crg_idelayctrl_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
        main_crg_idelayctrl_ic_reset_counter <= 6'd63;
        main_crg_idelayctrl_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    if ((((main_socbushandler_adapted_interface_stb & main_socbushandler_adapted_interface_cyc) & main_socbushandler_adapted_interface_ack) | main_socbushandler_skip)) begin
        main_socbushandler_count <= (main_socbushandler_count + 1'd1);
    end
    if ((main_rocket_mmio_wb_ack | (~main_rocket_mmio_wb_cyc))) begin
        main_socbushandler_count <= 1'd0;
    end
    if ((main_socbushandler_adapted_interface_ack | main_socbushandler_skip)) begin
        main_socbushandler_dat_r <= main_rocket_mmio_wb_dat_r;
    end
    builder_slave_sel_r <= builder_slave_sel;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((main_bus_errors != 32'd4294967295)) begin
        if (main_bus_error) begin
            main_bus_errors <= (main_bus_errors + 1'd1);
        end
    end
    if (((~main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_valid) | main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_ready)) begin
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_valid <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_valid;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_first <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_first;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_last <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_last;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_addr <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_addr;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_burst <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_burst;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_len <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_len;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_size <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_size;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_lock <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_lock;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_prot <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_prot;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_cache <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_cache;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_qos <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_qos;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_region <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_payload_region;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_id <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_id;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_dest <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_dest;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_param_user <= main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_sink_param_user;
    end
    if ((main_rocket_mmio_a2w_axi2axi_lite_ax_beat_valid & main_rocket_mmio_a2w_axi2axi_lite_ax_beat_ready)) begin
        if (main_rocket_mmio_a2w_axi2axi_lite_ax_beat_last) begin
            main_rocket_mmio_a2w_axi2axi_lite_beat_count <= 1'd0;
            main_rocket_mmio_a2w_axi2axi_lite_beat_offset <= 1'd0;
        end else begin
            main_rocket_mmio_a2w_axi2axi_lite_beat_count <= (main_rocket_mmio_a2w_axi2axi_lite_beat_count + 1'd1);
            if ((((main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_burst == 1'd1) & 1'd1) | ((main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_burst == 2'd2) & 1'd1))) begin
                main_rocket_mmio_a2w_axi2axi_lite_beat_offset <= (main_rocket_mmio_a2w_axi2axi_lite_beat_offset + $signed({1'd0, main_rocket_mmio_a2w_axi2axi_lite_beat_size}));
            end
        end
        if (((main_rocket_mmio_a2w_axi2axi_lite_source_source_payload_burst == 2'd2) & 1'd1)) begin
            if (((main_rocket_mmio_a2w_axi2axi_lite_ax_beat_payload_addr & main_rocket_mmio_a2w_axi2axi_lite_beat_wrap) == main_rocket_mmio_a2w_axi2axi_lite_beat_wrap)) begin
                main_rocket_mmio_a2w_axi2axi_lite_beat_offset <= (main_rocket_mmio_a2w_axi2axi_lite_beat_offset - $signed({1'd0, main_rocket_mmio_a2w_axi2axi_lite_beat_wrap}));
            end
        end
    end
    builder_rocket_axi2axilite_state <= builder_rocket_axi2axilite_next_state;
    if (main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value_ce0) begin
        main_rocket_mmio_a2w_axi2axi_lite_cmd_done <= main_rocket_mmio_a2w_axi2axi_lite_cmd_done_rocket_axi2axilite_next_value0;
    end
    if (main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value_ce1) begin
        main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n <= main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n_rocket_axi2axilite_next_value1;
    end
    builder_rocket_axilite2wishbone_state <= builder_rocket_axilite2wishbone_next_state;
    if (main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value_ce0) begin
        main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n <= main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n_rocket_axilite2wishbone_next_value0;
    end
    if (main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value_ce1) begin
        main_rocket_mmio_a2w_axi_lite2wishbone_data <= main_rocket_mmio_a2w_axi_lite2wishbone_data_rocket_axilite2wishbone_next_value1;
    end
    builder_rocket_state <= builder_rocket_next_state;
    if (main_rocket_l2fb_a2w_cmd_done_rocket_next_value_ce0) begin
        main_rocket_l2fb_a2w_cmd_done <= main_rocket_l2fb_a2w_cmd_done_rocket_next_value0;
    end
    if (main_rocket_l2fb_a2w_data_done_rocket_next_value_ce1) begin
        main_rocket_l2fb_a2w_data_done <= main_rocket_l2fb_a2w_data_done_rocket_next_value1;
    end
    main_basesoc_ram_bus_ack <= 1'd0;
    if (((main_basesoc_ram_bus_cyc & main_basesoc_ram_bus_stb) & ((~main_basesoc_ram_bus_ack) | main_basesoc_adr_burst))) begin
        main_basesoc_ram_bus_ack <= 1'd1;
    end
    main_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_ram_bus_ram_bus_cyc & main_ram_bus_ram_bus_stb) & ((~main_ram_bus_ram_bus_ack) | main_ram_adr_burst))) begin
        main_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_tx_tick, main_tx_phase} <= 23'd4947802;
    if (main_tx_enable) begin
        {main_tx_tick, main_tx_phase} <= (main_tx_phase + 23'd4947802);
    end
    builder_rs232phytx_state <= builder_rs232phytx_next_state;
    if (main_tx_count_rs232phytx_next_value_ce0) begin
        main_tx_count <= main_tx_count_rs232phytx_next_value0;
    end
    if (main_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= main_serial_tx_rs232phytx_next_value1;
    end
    if (main_tx_data_rs232phytx_next_value_ce2) begin
        main_tx_data <= main_tx_data_rs232phytx_next_value2;
    end
    main_rx_rx_d <= main_rx_rx;
    {main_rx_tick, main_rx_phase} <= 32'd2147483648;
    if (main_rx_enable) begin
        {main_rx_tick, main_rx_phase} <= (main_rx_phase + 23'd4947802);
    end
    builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
    if (main_rx_count_rs232phyrx_next_value_ce0) begin
        main_rx_count <= main_rx_count_rs232phyrx_next_value0;
    end
    if (main_rx_data_rs232phyrx_next_value_ce1) begin
        main_rx_data <= main_rx_data_rs232phyrx_next_value1;
    end
    if (main_uart_tx_clear) begin
        main_uart_tx_pending <= 1'd0;
    end
    main_uart_tx_trigger_d <= main_uart_tx_trigger;
    if ((main_uart_tx_trigger & (~main_uart_tx_trigger_d))) begin
        main_uart_tx_pending <= 1'd1;
    end
    if (main_uart_rx_clear) begin
        main_uart_rx_pending <= 1'd0;
    end
    main_uart_rx_trigger_d <= main_uart_rx_trigger;
    if ((main_uart_rx_trigger & (~main_uart_rx_trigger_d))) begin
        main_uart_rx_pending <= 1'd1;
    end
    if (main_uart_tx_fifo_syncfifo_re) begin
        main_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_uart_tx_fifo_re) begin
            main_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_uart_tx_fifo_syncfifo_we & main_uart_tx_fifo_syncfifo_writable) & (~main_uart_tx_fifo_replace))) begin
        main_uart_tx_fifo_produce <= (main_uart_tx_fifo_produce + 1'd1);
    end
    if (main_uart_tx_fifo_do_read) begin
        main_uart_tx_fifo_consume <= (main_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_uart_tx_fifo_syncfifo_we & main_uart_tx_fifo_syncfifo_writable) & (~main_uart_tx_fifo_replace))) begin
        if ((~main_uart_tx_fifo_do_read)) begin
            main_uart_tx_fifo_level0 <= (main_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_uart_tx_fifo_do_read) begin
            main_uart_tx_fifo_level0 <= (main_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_uart_rx_fifo_syncfifo_re) begin
        main_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_uart_rx_fifo_re) begin
            main_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_uart_rx_fifo_syncfifo_we & main_uart_rx_fifo_syncfifo_writable) & (~main_uart_rx_fifo_replace))) begin
        main_uart_rx_fifo_produce <= (main_uart_rx_fifo_produce + 1'd1);
    end
    if (main_uart_rx_fifo_do_read) begin
        main_uart_rx_fifo_consume <= (main_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_uart_rx_fifo_syncfifo_we & main_uart_rx_fifo_syncfifo_writable) & (~main_uart_rx_fifo_replace))) begin
        if ((~main_uart_rx_fifo_do_read)) begin
            main_uart_rx_fifo_level0 <= (main_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_uart_rx_fifo_do_read) begin
            main_uart_rx_fifo_level0 <= (main_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_timer_en_storage) begin
        if ((main_timer_value == 1'd0)) begin
            main_timer_value <= main_timer_reload_storage;
        end else begin
            main_timer_value <= (main_timer_value - 1'd1);
        end
    end else begin
        main_timer_value <= main_timer_load_storage;
    end
    if (main_timer_update_value_re) begin
        main_timer_value_status <= main_timer_value;
    end
    if (main_timer_zero_clear) begin
        main_timer_zero_pending <= 1'd0;
    end
    main_timer_zero_trigger_d <= main_timer_zero_trigger;
    if ((main_timer_zero_trigger & (~main_timer_zero_trigger_d))) begin
        main_timer_zero_pending <= 1'd1;
    end
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count0 <= (main_usddrphy_wdly_dqs_inc_count0 + 1'd1);
    end
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count1 <= (main_usddrphy_wdly_dqs_inc_count1 + 1'd1);
    end
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count2 <= (main_usddrphy_wdly_dqs_inc_count2 + 1'd1);
    end
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count3 <= (main_usddrphy_wdly_dqs_inc_count3 + 1'd1);
    end
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count4 <= (main_usddrphy_wdly_dqs_inc_count4 + 1'd1);
    end
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count5 <= (main_usddrphy_wdly_dqs_inc_count5 + 1'd1);
    end
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count6 <= (main_usddrphy_wdly_dqs_inc_count6 + 1'd1);
    end
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dqs_inc_re)) begin
        main_usddrphy_wdly_dqs_inc_count7 <= (main_usddrphy_wdly_dqs_inc_count7 + 1'd1);
    end
    main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= main_usddrphy_dqs_oe_delay_tappeddelayline;
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip0_value0 <= (main_usddrphy_bitslip0_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip0_value0 <= 3'd7;
    end
    main_usddrphy_bitslip0_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip0_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip1_value0 <= (main_usddrphy_bitslip1_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip1_value0 <= 3'd7;
    end
    main_usddrphy_bitslip1_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip1_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip2_value0 <= (main_usddrphy_bitslip2_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip2_value0 <= 3'd7;
    end
    main_usddrphy_bitslip2_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip2_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip3_value0 <= (main_usddrphy_bitslip3_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip3_value0 <= 3'd7;
    end
    main_usddrphy_bitslip3_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip3_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip4_value0 <= (main_usddrphy_bitslip4_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip4_value0 <= 3'd7;
    end
    main_usddrphy_bitslip4_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip4_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip5_value0 <= (main_usddrphy_bitslip5_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip5_value0 <= 3'd7;
    end
    main_usddrphy_bitslip5_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip5_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip6_value0 <= (main_usddrphy_bitslip6_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip6_value0 <= 3'd7;
    end
    main_usddrphy_bitslip6_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip6_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip7_value0 <= (main_usddrphy_bitslip7_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip7_value0 <= 3'd7;
    end
    main_usddrphy_bitslip7_r0 <= {main_usddrphy_dqspattern_o, main_usddrphy_bitslip7_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip0_value1 <= (main_usddrphy_bitslip0_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip0_value1 <= 3'd7;
    end
    main_usddrphy_bitslip0_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[8], main_usddrphy_interface1_dfi_p3_wrdata_mask[0], main_usddrphy_interface1_dfi_p2_wrdata_mask[8], main_usddrphy_interface1_dfi_p2_wrdata_mask[0], main_usddrphy_interface1_dfi_p1_wrdata_mask[8], main_usddrphy_interface1_dfi_p1_wrdata_mask[0], main_usddrphy_interface1_dfi_p0_wrdata_mask[8], main_usddrphy_interface1_dfi_p0_wrdata_mask[0]}), main_usddrphy_bitslip0_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip1_value1 <= (main_usddrphy_bitslip1_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip1_value1 <= 3'd7;
    end
    main_usddrphy_bitslip1_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[9], main_usddrphy_interface1_dfi_p3_wrdata_mask[1], main_usddrphy_interface1_dfi_p2_wrdata_mask[9], main_usddrphy_interface1_dfi_p2_wrdata_mask[1], main_usddrphy_interface1_dfi_p1_wrdata_mask[9], main_usddrphy_interface1_dfi_p1_wrdata_mask[1], main_usddrphy_interface1_dfi_p0_wrdata_mask[9], main_usddrphy_interface1_dfi_p0_wrdata_mask[1]}), main_usddrphy_bitslip1_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip2_value1 <= (main_usddrphy_bitslip2_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip2_value1 <= 3'd7;
    end
    main_usddrphy_bitslip2_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[10], main_usddrphy_interface1_dfi_p3_wrdata_mask[2], main_usddrphy_interface1_dfi_p2_wrdata_mask[10], main_usddrphy_interface1_dfi_p2_wrdata_mask[2], main_usddrphy_interface1_dfi_p1_wrdata_mask[10], main_usddrphy_interface1_dfi_p1_wrdata_mask[2], main_usddrphy_interface1_dfi_p0_wrdata_mask[10], main_usddrphy_interface1_dfi_p0_wrdata_mask[2]}), main_usddrphy_bitslip2_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip3_value1 <= (main_usddrphy_bitslip3_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip3_value1 <= 3'd7;
    end
    main_usddrphy_bitslip3_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[11], main_usddrphy_interface1_dfi_p3_wrdata_mask[3], main_usddrphy_interface1_dfi_p2_wrdata_mask[11], main_usddrphy_interface1_dfi_p2_wrdata_mask[3], main_usddrphy_interface1_dfi_p1_wrdata_mask[11], main_usddrphy_interface1_dfi_p1_wrdata_mask[3], main_usddrphy_interface1_dfi_p0_wrdata_mask[11], main_usddrphy_interface1_dfi_p0_wrdata_mask[3]}), main_usddrphy_bitslip3_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip4_value1 <= (main_usddrphy_bitslip4_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip4_value1 <= 3'd7;
    end
    main_usddrphy_bitslip4_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[12], main_usddrphy_interface1_dfi_p3_wrdata_mask[4], main_usddrphy_interface1_dfi_p2_wrdata_mask[12], main_usddrphy_interface1_dfi_p2_wrdata_mask[4], main_usddrphy_interface1_dfi_p1_wrdata_mask[12], main_usddrphy_interface1_dfi_p1_wrdata_mask[4], main_usddrphy_interface1_dfi_p0_wrdata_mask[12], main_usddrphy_interface1_dfi_p0_wrdata_mask[4]}), main_usddrphy_bitslip4_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip5_value1 <= (main_usddrphy_bitslip5_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip5_value1 <= 3'd7;
    end
    main_usddrphy_bitslip5_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[13], main_usddrphy_interface1_dfi_p3_wrdata_mask[5], main_usddrphy_interface1_dfi_p2_wrdata_mask[13], main_usddrphy_interface1_dfi_p2_wrdata_mask[5], main_usddrphy_interface1_dfi_p1_wrdata_mask[13], main_usddrphy_interface1_dfi_p1_wrdata_mask[5], main_usddrphy_interface1_dfi_p0_wrdata_mask[13], main_usddrphy_interface1_dfi_p0_wrdata_mask[5]}), main_usddrphy_bitslip5_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip6_value1 <= (main_usddrphy_bitslip6_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip6_value1 <= 3'd7;
    end
    main_usddrphy_bitslip6_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[14], main_usddrphy_interface1_dfi_p3_wrdata_mask[6], main_usddrphy_interface1_dfi_p2_wrdata_mask[14], main_usddrphy_interface1_dfi_p2_wrdata_mask[6], main_usddrphy_interface1_dfi_p1_wrdata_mask[14], main_usddrphy_interface1_dfi_p1_wrdata_mask[6], main_usddrphy_interface1_dfi_p0_wrdata_mask[14], main_usddrphy_interface1_dfi_p0_wrdata_mask[6]}), main_usddrphy_bitslip6_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip7_value1 <= (main_usddrphy_bitslip7_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip7_value1 <= 3'd7;
    end
    main_usddrphy_bitslip7_r1 <= {(~{main_usddrphy_interface1_dfi_p3_wrdata_mask[15], main_usddrphy_interface1_dfi_p3_wrdata_mask[7], main_usddrphy_interface1_dfi_p2_wrdata_mask[15], main_usddrphy_interface1_dfi_p2_wrdata_mask[7], main_usddrphy_interface1_dfi_p1_wrdata_mask[15], main_usddrphy_interface1_dfi_p1_wrdata_mask[7], main_usddrphy_interface1_dfi_p0_wrdata_mask[15], main_usddrphy_interface1_dfi_p0_wrdata_mask[7]}), main_usddrphy_bitslip7_r1[15:8]};
    main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= main_usddrphy_dq_oe_delay_tappeddelayline;
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip0_value2 <= (main_usddrphy_bitslip0_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip0_value2 <= 3'd7;
    end
    main_usddrphy_bitslip0_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[64], main_usddrphy_interface1_dfi_p3_wrdata[0], main_usddrphy_interface1_dfi_p2_wrdata[64], main_usddrphy_interface1_dfi_p2_wrdata[0], main_usddrphy_interface1_dfi_p1_wrdata[64], main_usddrphy_interface1_dfi_p1_wrdata[0], main_usddrphy_interface1_dfi_p0_wrdata[64], main_usddrphy_interface1_dfi_p0_wrdata[0]}, main_usddrphy_bitslip0_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip0_value3 <= (main_usddrphy_bitslip0_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip0_value3 <= 3'd7;
    end
    main_usddrphy_bitslip0_r3 <= {main_usddrphy_bitslip03, main_usddrphy_bitslip0_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip1_value2 <= (main_usddrphy_bitslip1_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip1_value2 <= 3'd7;
    end
    main_usddrphy_bitslip1_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[65], main_usddrphy_interface1_dfi_p3_wrdata[1], main_usddrphy_interface1_dfi_p2_wrdata[65], main_usddrphy_interface1_dfi_p2_wrdata[1], main_usddrphy_interface1_dfi_p1_wrdata[65], main_usddrphy_interface1_dfi_p1_wrdata[1], main_usddrphy_interface1_dfi_p0_wrdata[65], main_usddrphy_interface1_dfi_p0_wrdata[1]}, main_usddrphy_bitslip1_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip1_value3 <= (main_usddrphy_bitslip1_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip1_value3 <= 3'd7;
    end
    main_usddrphy_bitslip1_r3 <= {main_usddrphy_bitslip13, main_usddrphy_bitslip1_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip2_value2 <= (main_usddrphy_bitslip2_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip2_value2 <= 3'd7;
    end
    main_usddrphy_bitslip2_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[66], main_usddrphy_interface1_dfi_p3_wrdata[2], main_usddrphy_interface1_dfi_p2_wrdata[66], main_usddrphy_interface1_dfi_p2_wrdata[2], main_usddrphy_interface1_dfi_p1_wrdata[66], main_usddrphy_interface1_dfi_p1_wrdata[2], main_usddrphy_interface1_dfi_p0_wrdata[66], main_usddrphy_interface1_dfi_p0_wrdata[2]}, main_usddrphy_bitslip2_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip2_value3 <= (main_usddrphy_bitslip2_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip2_value3 <= 3'd7;
    end
    main_usddrphy_bitslip2_r3 <= {main_usddrphy_bitslip23, main_usddrphy_bitslip2_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip3_value2 <= (main_usddrphy_bitslip3_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip3_value2 <= 3'd7;
    end
    main_usddrphy_bitslip3_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[67], main_usddrphy_interface1_dfi_p3_wrdata[3], main_usddrphy_interface1_dfi_p2_wrdata[67], main_usddrphy_interface1_dfi_p2_wrdata[3], main_usddrphy_interface1_dfi_p1_wrdata[67], main_usddrphy_interface1_dfi_p1_wrdata[3], main_usddrphy_interface1_dfi_p0_wrdata[67], main_usddrphy_interface1_dfi_p0_wrdata[3]}, main_usddrphy_bitslip3_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip3_value3 <= (main_usddrphy_bitslip3_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip3_value3 <= 3'd7;
    end
    main_usddrphy_bitslip3_r3 <= {main_usddrphy_bitslip33, main_usddrphy_bitslip3_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip4_value2 <= (main_usddrphy_bitslip4_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip4_value2 <= 3'd7;
    end
    main_usddrphy_bitslip4_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[68], main_usddrphy_interface1_dfi_p3_wrdata[4], main_usddrphy_interface1_dfi_p2_wrdata[68], main_usddrphy_interface1_dfi_p2_wrdata[4], main_usddrphy_interface1_dfi_p1_wrdata[68], main_usddrphy_interface1_dfi_p1_wrdata[4], main_usddrphy_interface1_dfi_p0_wrdata[68], main_usddrphy_interface1_dfi_p0_wrdata[4]}, main_usddrphy_bitslip4_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip4_value3 <= (main_usddrphy_bitslip4_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip4_value3 <= 3'd7;
    end
    main_usddrphy_bitslip4_r3 <= {main_usddrphy_bitslip43, main_usddrphy_bitslip4_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip5_value2 <= (main_usddrphy_bitslip5_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip5_value2 <= 3'd7;
    end
    main_usddrphy_bitslip5_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[69], main_usddrphy_interface1_dfi_p3_wrdata[5], main_usddrphy_interface1_dfi_p2_wrdata[69], main_usddrphy_interface1_dfi_p2_wrdata[5], main_usddrphy_interface1_dfi_p1_wrdata[69], main_usddrphy_interface1_dfi_p1_wrdata[5], main_usddrphy_interface1_dfi_p0_wrdata[69], main_usddrphy_interface1_dfi_p0_wrdata[5]}, main_usddrphy_bitslip5_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip5_value3 <= (main_usddrphy_bitslip5_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip5_value3 <= 3'd7;
    end
    main_usddrphy_bitslip5_r3 <= {main_usddrphy_bitslip53, main_usddrphy_bitslip5_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip6_value2 <= (main_usddrphy_bitslip6_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip6_value2 <= 3'd7;
    end
    main_usddrphy_bitslip6_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[70], main_usddrphy_interface1_dfi_p3_wrdata[6], main_usddrphy_interface1_dfi_p2_wrdata[70], main_usddrphy_interface1_dfi_p2_wrdata[6], main_usddrphy_interface1_dfi_p1_wrdata[70], main_usddrphy_interface1_dfi_p1_wrdata[6], main_usddrphy_interface1_dfi_p0_wrdata[70], main_usddrphy_interface1_dfi_p0_wrdata[6]}, main_usddrphy_bitslip6_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip6_value3 <= (main_usddrphy_bitslip6_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip6_value3 <= 3'd7;
    end
    main_usddrphy_bitslip6_r3 <= {main_usddrphy_bitslip63, main_usddrphy_bitslip6_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip7_value2 <= (main_usddrphy_bitslip7_value2 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip7_value2 <= 3'd7;
    end
    main_usddrphy_bitslip7_r2 <= {{main_usddrphy_interface1_dfi_p3_wrdata[71], main_usddrphy_interface1_dfi_p3_wrdata[7], main_usddrphy_interface1_dfi_p2_wrdata[71], main_usddrphy_interface1_dfi_p2_wrdata[7], main_usddrphy_interface1_dfi_p1_wrdata[71], main_usddrphy_interface1_dfi_p1_wrdata[7], main_usddrphy_interface1_dfi_p0_wrdata[71], main_usddrphy_interface1_dfi_p0_wrdata[7]}, main_usddrphy_bitslip7_r2[15:8]};
    if ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip7_value3 <= (main_usddrphy_bitslip7_value3 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip7_value3 <= 3'd7;
    end
    main_usddrphy_bitslip7_r3 <= {main_usddrphy_bitslip73, main_usddrphy_bitslip7_r3[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip8_value0 <= (main_usddrphy_bitslip8_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip8_value0 <= 3'd7;
    end
    main_usddrphy_bitslip8_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[72], main_usddrphy_interface1_dfi_p3_wrdata[8], main_usddrphy_interface1_dfi_p2_wrdata[72], main_usddrphy_interface1_dfi_p2_wrdata[8], main_usddrphy_interface1_dfi_p1_wrdata[72], main_usddrphy_interface1_dfi_p1_wrdata[8], main_usddrphy_interface1_dfi_p0_wrdata[72], main_usddrphy_interface1_dfi_p0_wrdata[8]}, main_usddrphy_bitslip8_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip8_value1 <= (main_usddrphy_bitslip8_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip8_value1 <= 3'd7;
    end
    main_usddrphy_bitslip8_r1 <= {main_usddrphy_bitslip81, main_usddrphy_bitslip8_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip9_value0 <= (main_usddrphy_bitslip9_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip9_value0 <= 3'd7;
    end
    main_usddrphy_bitslip9_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[73], main_usddrphy_interface1_dfi_p3_wrdata[9], main_usddrphy_interface1_dfi_p2_wrdata[73], main_usddrphy_interface1_dfi_p2_wrdata[9], main_usddrphy_interface1_dfi_p1_wrdata[73], main_usddrphy_interface1_dfi_p1_wrdata[9], main_usddrphy_interface1_dfi_p0_wrdata[73], main_usddrphy_interface1_dfi_p0_wrdata[9]}, main_usddrphy_bitslip9_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip9_value1 <= (main_usddrphy_bitslip9_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip9_value1 <= 3'd7;
    end
    main_usddrphy_bitslip9_r1 <= {main_usddrphy_bitslip91, main_usddrphy_bitslip9_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip10_value0 <= (main_usddrphy_bitslip10_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip10_value0 <= 3'd7;
    end
    main_usddrphy_bitslip10_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[74], main_usddrphy_interface1_dfi_p3_wrdata[10], main_usddrphy_interface1_dfi_p2_wrdata[74], main_usddrphy_interface1_dfi_p2_wrdata[10], main_usddrphy_interface1_dfi_p1_wrdata[74], main_usddrphy_interface1_dfi_p1_wrdata[10], main_usddrphy_interface1_dfi_p0_wrdata[74], main_usddrphy_interface1_dfi_p0_wrdata[10]}, main_usddrphy_bitslip10_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip10_value1 <= (main_usddrphy_bitslip10_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip10_value1 <= 3'd7;
    end
    main_usddrphy_bitslip10_r1 <= {main_usddrphy_bitslip101, main_usddrphy_bitslip10_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip11_value0 <= (main_usddrphy_bitslip11_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip11_value0 <= 3'd7;
    end
    main_usddrphy_bitslip11_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[75], main_usddrphy_interface1_dfi_p3_wrdata[11], main_usddrphy_interface1_dfi_p2_wrdata[75], main_usddrphy_interface1_dfi_p2_wrdata[11], main_usddrphy_interface1_dfi_p1_wrdata[75], main_usddrphy_interface1_dfi_p1_wrdata[11], main_usddrphy_interface1_dfi_p0_wrdata[75], main_usddrphy_interface1_dfi_p0_wrdata[11]}, main_usddrphy_bitslip11_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip11_value1 <= (main_usddrphy_bitslip11_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip11_value1 <= 3'd7;
    end
    main_usddrphy_bitslip11_r1 <= {main_usddrphy_bitslip111, main_usddrphy_bitslip11_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip12_value0 <= (main_usddrphy_bitslip12_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip12_value0 <= 3'd7;
    end
    main_usddrphy_bitslip12_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[76], main_usddrphy_interface1_dfi_p3_wrdata[12], main_usddrphy_interface1_dfi_p2_wrdata[76], main_usddrphy_interface1_dfi_p2_wrdata[12], main_usddrphy_interface1_dfi_p1_wrdata[76], main_usddrphy_interface1_dfi_p1_wrdata[12], main_usddrphy_interface1_dfi_p0_wrdata[76], main_usddrphy_interface1_dfi_p0_wrdata[12]}, main_usddrphy_bitslip12_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip12_value1 <= (main_usddrphy_bitslip12_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip12_value1 <= 3'd7;
    end
    main_usddrphy_bitslip12_r1 <= {main_usddrphy_bitslip121, main_usddrphy_bitslip12_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip13_value0 <= (main_usddrphy_bitslip13_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip13_value0 <= 3'd7;
    end
    main_usddrphy_bitslip13_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[77], main_usddrphy_interface1_dfi_p3_wrdata[13], main_usddrphy_interface1_dfi_p2_wrdata[77], main_usddrphy_interface1_dfi_p2_wrdata[13], main_usddrphy_interface1_dfi_p1_wrdata[77], main_usddrphy_interface1_dfi_p1_wrdata[13], main_usddrphy_interface1_dfi_p0_wrdata[77], main_usddrphy_interface1_dfi_p0_wrdata[13]}, main_usddrphy_bitslip13_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip13_value1 <= (main_usddrphy_bitslip13_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip13_value1 <= 3'd7;
    end
    main_usddrphy_bitslip13_r1 <= {main_usddrphy_bitslip131, main_usddrphy_bitslip13_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip14_value0 <= (main_usddrphy_bitslip14_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip14_value0 <= 3'd7;
    end
    main_usddrphy_bitslip14_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[78], main_usddrphy_interface1_dfi_p3_wrdata[14], main_usddrphy_interface1_dfi_p2_wrdata[78], main_usddrphy_interface1_dfi_p2_wrdata[14], main_usddrphy_interface1_dfi_p1_wrdata[78], main_usddrphy_interface1_dfi_p1_wrdata[14], main_usddrphy_interface1_dfi_p0_wrdata[78], main_usddrphy_interface1_dfi_p0_wrdata[14]}, main_usddrphy_bitslip14_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip14_value1 <= (main_usddrphy_bitslip14_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip14_value1 <= 3'd7;
    end
    main_usddrphy_bitslip14_r1 <= {main_usddrphy_bitslip141, main_usddrphy_bitslip14_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip15_value0 <= (main_usddrphy_bitslip15_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip15_value0 <= 3'd7;
    end
    main_usddrphy_bitslip15_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[79], main_usddrphy_interface1_dfi_p3_wrdata[15], main_usddrphy_interface1_dfi_p2_wrdata[79], main_usddrphy_interface1_dfi_p2_wrdata[15], main_usddrphy_interface1_dfi_p1_wrdata[79], main_usddrphy_interface1_dfi_p1_wrdata[15], main_usddrphy_interface1_dfi_p0_wrdata[79], main_usddrphy_interface1_dfi_p0_wrdata[15]}, main_usddrphy_bitslip15_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip15_value1 <= (main_usddrphy_bitslip15_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip15_value1 <= 3'd7;
    end
    main_usddrphy_bitslip15_r1 <= {main_usddrphy_bitslip151, main_usddrphy_bitslip15_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip16_value0 <= (main_usddrphy_bitslip16_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip16_value0 <= 3'd7;
    end
    main_usddrphy_bitslip16_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[80], main_usddrphy_interface1_dfi_p3_wrdata[16], main_usddrphy_interface1_dfi_p2_wrdata[80], main_usddrphy_interface1_dfi_p2_wrdata[16], main_usddrphy_interface1_dfi_p1_wrdata[80], main_usddrphy_interface1_dfi_p1_wrdata[16], main_usddrphy_interface1_dfi_p0_wrdata[80], main_usddrphy_interface1_dfi_p0_wrdata[16]}, main_usddrphy_bitslip16_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip16_value1 <= (main_usddrphy_bitslip16_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip16_value1 <= 3'd7;
    end
    main_usddrphy_bitslip16_r1 <= {main_usddrphy_bitslip161, main_usddrphy_bitslip16_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip17_value0 <= (main_usddrphy_bitslip17_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip17_value0 <= 3'd7;
    end
    main_usddrphy_bitslip17_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[81], main_usddrphy_interface1_dfi_p3_wrdata[17], main_usddrphy_interface1_dfi_p2_wrdata[81], main_usddrphy_interface1_dfi_p2_wrdata[17], main_usddrphy_interface1_dfi_p1_wrdata[81], main_usddrphy_interface1_dfi_p1_wrdata[17], main_usddrphy_interface1_dfi_p0_wrdata[81], main_usddrphy_interface1_dfi_p0_wrdata[17]}, main_usddrphy_bitslip17_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip17_value1 <= (main_usddrphy_bitslip17_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip17_value1 <= 3'd7;
    end
    main_usddrphy_bitslip17_r1 <= {main_usddrphy_bitslip171, main_usddrphy_bitslip17_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip18_value0 <= (main_usddrphy_bitslip18_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip18_value0 <= 3'd7;
    end
    main_usddrphy_bitslip18_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[82], main_usddrphy_interface1_dfi_p3_wrdata[18], main_usddrphy_interface1_dfi_p2_wrdata[82], main_usddrphy_interface1_dfi_p2_wrdata[18], main_usddrphy_interface1_dfi_p1_wrdata[82], main_usddrphy_interface1_dfi_p1_wrdata[18], main_usddrphy_interface1_dfi_p0_wrdata[82], main_usddrphy_interface1_dfi_p0_wrdata[18]}, main_usddrphy_bitslip18_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip18_value1 <= (main_usddrphy_bitslip18_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip18_value1 <= 3'd7;
    end
    main_usddrphy_bitslip18_r1 <= {main_usddrphy_bitslip181, main_usddrphy_bitslip18_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip19_value0 <= (main_usddrphy_bitslip19_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip19_value0 <= 3'd7;
    end
    main_usddrphy_bitslip19_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[83], main_usddrphy_interface1_dfi_p3_wrdata[19], main_usddrphy_interface1_dfi_p2_wrdata[83], main_usddrphy_interface1_dfi_p2_wrdata[19], main_usddrphy_interface1_dfi_p1_wrdata[83], main_usddrphy_interface1_dfi_p1_wrdata[19], main_usddrphy_interface1_dfi_p0_wrdata[83], main_usddrphy_interface1_dfi_p0_wrdata[19]}, main_usddrphy_bitslip19_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip19_value1 <= (main_usddrphy_bitslip19_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip19_value1 <= 3'd7;
    end
    main_usddrphy_bitslip19_r1 <= {main_usddrphy_bitslip191, main_usddrphy_bitslip19_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip20_value0 <= (main_usddrphy_bitslip20_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip20_value0 <= 3'd7;
    end
    main_usddrphy_bitslip20_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[84], main_usddrphy_interface1_dfi_p3_wrdata[20], main_usddrphy_interface1_dfi_p2_wrdata[84], main_usddrphy_interface1_dfi_p2_wrdata[20], main_usddrphy_interface1_dfi_p1_wrdata[84], main_usddrphy_interface1_dfi_p1_wrdata[20], main_usddrphy_interface1_dfi_p0_wrdata[84], main_usddrphy_interface1_dfi_p0_wrdata[20]}, main_usddrphy_bitslip20_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip20_value1 <= (main_usddrphy_bitslip20_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip20_value1 <= 3'd7;
    end
    main_usddrphy_bitslip20_r1 <= {main_usddrphy_bitslip201, main_usddrphy_bitslip20_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip21_value0 <= (main_usddrphy_bitslip21_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip21_value0 <= 3'd7;
    end
    main_usddrphy_bitslip21_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[85], main_usddrphy_interface1_dfi_p3_wrdata[21], main_usddrphy_interface1_dfi_p2_wrdata[85], main_usddrphy_interface1_dfi_p2_wrdata[21], main_usddrphy_interface1_dfi_p1_wrdata[85], main_usddrphy_interface1_dfi_p1_wrdata[21], main_usddrphy_interface1_dfi_p0_wrdata[85], main_usddrphy_interface1_dfi_p0_wrdata[21]}, main_usddrphy_bitslip21_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip21_value1 <= (main_usddrphy_bitslip21_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip21_value1 <= 3'd7;
    end
    main_usddrphy_bitslip21_r1 <= {main_usddrphy_bitslip211, main_usddrphy_bitslip21_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip22_value0 <= (main_usddrphy_bitslip22_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip22_value0 <= 3'd7;
    end
    main_usddrphy_bitslip22_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[86], main_usddrphy_interface1_dfi_p3_wrdata[22], main_usddrphy_interface1_dfi_p2_wrdata[86], main_usddrphy_interface1_dfi_p2_wrdata[22], main_usddrphy_interface1_dfi_p1_wrdata[86], main_usddrphy_interface1_dfi_p1_wrdata[22], main_usddrphy_interface1_dfi_p0_wrdata[86], main_usddrphy_interface1_dfi_p0_wrdata[22]}, main_usddrphy_bitslip22_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip22_value1 <= (main_usddrphy_bitslip22_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip22_value1 <= 3'd7;
    end
    main_usddrphy_bitslip22_r1 <= {main_usddrphy_bitslip221, main_usddrphy_bitslip22_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip23_value0 <= (main_usddrphy_bitslip23_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip23_value0 <= 3'd7;
    end
    main_usddrphy_bitslip23_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[87], main_usddrphy_interface1_dfi_p3_wrdata[23], main_usddrphy_interface1_dfi_p2_wrdata[87], main_usddrphy_interface1_dfi_p2_wrdata[23], main_usddrphy_interface1_dfi_p1_wrdata[87], main_usddrphy_interface1_dfi_p1_wrdata[23], main_usddrphy_interface1_dfi_p0_wrdata[87], main_usddrphy_interface1_dfi_p0_wrdata[23]}, main_usddrphy_bitslip23_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip23_value1 <= (main_usddrphy_bitslip23_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip23_value1 <= 3'd7;
    end
    main_usddrphy_bitslip23_r1 <= {main_usddrphy_bitslip231, main_usddrphy_bitslip23_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip24_value0 <= (main_usddrphy_bitslip24_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip24_value0 <= 3'd7;
    end
    main_usddrphy_bitslip24_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[88], main_usddrphy_interface1_dfi_p3_wrdata[24], main_usddrphy_interface1_dfi_p2_wrdata[88], main_usddrphy_interface1_dfi_p2_wrdata[24], main_usddrphy_interface1_dfi_p1_wrdata[88], main_usddrphy_interface1_dfi_p1_wrdata[24], main_usddrphy_interface1_dfi_p0_wrdata[88], main_usddrphy_interface1_dfi_p0_wrdata[24]}, main_usddrphy_bitslip24_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip24_value1 <= (main_usddrphy_bitslip24_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip24_value1 <= 3'd7;
    end
    main_usddrphy_bitslip24_r1 <= {main_usddrphy_bitslip241, main_usddrphy_bitslip24_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip25_value0 <= (main_usddrphy_bitslip25_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip25_value0 <= 3'd7;
    end
    main_usddrphy_bitslip25_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[89], main_usddrphy_interface1_dfi_p3_wrdata[25], main_usddrphy_interface1_dfi_p2_wrdata[89], main_usddrphy_interface1_dfi_p2_wrdata[25], main_usddrphy_interface1_dfi_p1_wrdata[89], main_usddrphy_interface1_dfi_p1_wrdata[25], main_usddrphy_interface1_dfi_p0_wrdata[89], main_usddrphy_interface1_dfi_p0_wrdata[25]}, main_usddrphy_bitslip25_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip25_value1 <= (main_usddrphy_bitslip25_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip25_value1 <= 3'd7;
    end
    main_usddrphy_bitslip25_r1 <= {main_usddrphy_bitslip251, main_usddrphy_bitslip25_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip26_value0 <= (main_usddrphy_bitslip26_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip26_value0 <= 3'd7;
    end
    main_usddrphy_bitslip26_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[90], main_usddrphy_interface1_dfi_p3_wrdata[26], main_usddrphy_interface1_dfi_p2_wrdata[90], main_usddrphy_interface1_dfi_p2_wrdata[26], main_usddrphy_interface1_dfi_p1_wrdata[90], main_usddrphy_interface1_dfi_p1_wrdata[26], main_usddrphy_interface1_dfi_p0_wrdata[90], main_usddrphy_interface1_dfi_p0_wrdata[26]}, main_usddrphy_bitslip26_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip26_value1 <= (main_usddrphy_bitslip26_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip26_value1 <= 3'd7;
    end
    main_usddrphy_bitslip26_r1 <= {main_usddrphy_bitslip261, main_usddrphy_bitslip26_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip27_value0 <= (main_usddrphy_bitslip27_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip27_value0 <= 3'd7;
    end
    main_usddrphy_bitslip27_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[91], main_usddrphy_interface1_dfi_p3_wrdata[27], main_usddrphy_interface1_dfi_p2_wrdata[91], main_usddrphy_interface1_dfi_p2_wrdata[27], main_usddrphy_interface1_dfi_p1_wrdata[91], main_usddrphy_interface1_dfi_p1_wrdata[27], main_usddrphy_interface1_dfi_p0_wrdata[91], main_usddrphy_interface1_dfi_p0_wrdata[27]}, main_usddrphy_bitslip27_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip27_value1 <= (main_usddrphy_bitslip27_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip27_value1 <= 3'd7;
    end
    main_usddrphy_bitslip27_r1 <= {main_usddrphy_bitslip271, main_usddrphy_bitslip27_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip28_value0 <= (main_usddrphy_bitslip28_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip28_value0 <= 3'd7;
    end
    main_usddrphy_bitslip28_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[92], main_usddrphy_interface1_dfi_p3_wrdata[28], main_usddrphy_interface1_dfi_p2_wrdata[92], main_usddrphy_interface1_dfi_p2_wrdata[28], main_usddrphy_interface1_dfi_p1_wrdata[92], main_usddrphy_interface1_dfi_p1_wrdata[28], main_usddrphy_interface1_dfi_p0_wrdata[92], main_usddrphy_interface1_dfi_p0_wrdata[28]}, main_usddrphy_bitslip28_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip28_value1 <= (main_usddrphy_bitslip28_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip28_value1 <= 3'd7;
    end
    main_usddrphy_bitslip28_r1 <= {main_usddrphy_bitslip281, main_usddrphy_bitslip28_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip29_value0 <= (main_usddrphy_bitslip29_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip29_value0 <= 3'd7;
    end
    main_usddrphy_bitslip29_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[93], main_usddrphy_interface1_dfi_p3_wrdata[29], main_usddrphy_interface1_dfi_p2_wrdata[93], main_usddrphy_interface1_dfi_p2_wrdata[29], main_usddrphy_interface1_dfi_p1_wrdata[93], main_usddrphy_interface1_dfi_p1_wrdata[29], main_usddrphy_interface1_dfi_p0_wrdata[93], main_usddrphy_interface1_dfi_p0_wrdata[29]}, main_usddrphy_bitslip29_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip29_value1 <= (main_usddrphy_bitslip29_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip29_value1 <= 3'd7;
    end
    main_usddrphy_bitslip29_r1 <= {main_usddrphy_bitslip291, main_usddrphy_bitslip29_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip30_value0 <= (main_usddrphy_bitslip30_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip30_value0 <= 3'd7;
    end
    main_usddrphy_bitslip30_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[94], main_usddrphy_interface1_dfi_p3_wrdata[30], main_usddrphy_interface1_dfi_p2_wrdata[94], main_usddrphy_interface1_dfi_p2_wrdata[30], main_usddrphy_interface1_dfi_p1_wrdata[94], main_usddrphy_interface1_dfi_p1_wrdata[30], main_usddrphy_interface1_dfi_p0_wrdata[94], main_usddrphy_interface1_dfi_p0_wrdata[30]}, main_usddrphy_bitslip30_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip30_value1 <= (main_usddrphy_bitslip30_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip30_value1 <= 3'd7;
    end
    main_usddrphy_bitslip30_r1 <= {main_usddrphy_bitslip301, main_usddrphy_bitslip30_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip31_value0 <= (main_usddrphy_bitslip31_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip31_value0 <= 3'd7;
    end
    main_usddrphy_bitslip31_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[95], main_usddrphy_interface1_dfi_p3_wrdata[31], main_usddrphy_interface1_dfi_p2_wrdata[95], main_usddrphy_interface1_dfi_p2_wrdata[31], main_usddrphy_interface1_dfi_p1_wrdata[95], main_usddrphy_interface1_dfi_p1_wrdata[31], main_usddrphy_interface1_dfi_p0_wrdata[95], main_usddrphy_interface1_dfi_p0_wrdata[31]}, main_usddrphy_bitslip31_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip31_value1 <= (main_usddrphy_bitslip31_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip31_value1 <= 3'd7;
    end
    main_usddrphy_bitslip31_r1 <= {main_usddrphy_bitslip311, main_usddrphy_bitslip31_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip32_value0 <= (main_usddrphy_bitslip32_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip32_value0 <= 3'd7;
    end
    main_usddrphy_bitslip32_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[96], main_usddrphy_interface1_dfi_p3_wrdata[32], main_usddrphy_interface1_dfi_p2_wrdata[96], main_usddrphy_interface1_dfi_p2_wrdata[32], main_usddrphy_interface1_dfi_p1_wrdata[96], main_usddrphy_interface1_dfi_p1_wrdata[32], main_usddrphy_interface1_dfi_p0_wrdata[96], main_usddrphy_interface1_dfi_p0_wrdata[32]}, main_usddrphy_bitslip32_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip32_value1 <= (main_usddrphy_bitslip32_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip32_value1 <= 3'd7;
    end
    main_usddrphy_bitslip32_r1 <= {main_usddrphy_bitslip321, main_usddrphy_bitslip32_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip33_value0 <= (main_usddrphy_bitslip33_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip33_value0 <= 3'd7;
    end
    main_usddrphy_bitslip33_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[97], main_usddrphy_interface1_dfi_p3_wrdata[33], main_usddrphy_interface1_dfi_p2_wrdata[97], main_usddrphy_interface1_dfi_p2_wrdata[33], main_usddrphy_interface1_dfi_p1_wrdata[97], main_usddrphy_interface1_dfi_p1_wrdata[33], main_usddrphy_interface1_dfi_p0_wrdata[97], main_usddrphy_interface1_dfi_p0_wrdata[33]}, main_usddrphy_bitslip33_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip33_value1 <= (main_usddrphy_bitslip33_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip33_value1 <= 3'd7;
    end
    main_usddrphy_bitslip33_r1 <= {main_usddrphy_bitslip331, main_usddrphy_bitslip33_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip34_value0 <= (main_usddrphy_bitslip34_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip34_value0 <= 3'd7;
    end
    main_usddrphy_bitslip34_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[98], main_usddrphy_interface1_dfi_p3_wrdata[34], main_usddrphy_interface1_dfi_p2_wrdata[98], main_usddrphy_interface1_dfi_p2_wrdata[34], main_usddrphy_interface1_dfi_p1_wrdata[98], main_usddrphy_interface1_dfi_p1_wrdata[34], main_usddrphy_interface1_dfi_p0_wrdata[98], main_usddrphy_interface1_dfi_p0_wrdata[34]}, main_usddrphy_bitslip34_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip34_value1 <= (main_usddrphy_bitslip34_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip34_value1 <= 3'd7;
    end
    main_usddrphy_bitslip34_r1 <= {main_usddrphy_bitslip341, main_usddrphy_bitslip34_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip35_value0 <= (main_usddrphy_bitslip35_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip35_value0 <= 3'd7;
    end
    main_usddrphy_bitslip35_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[99], main_usddrphy_interface1_dfi_p3_wrdata[35], main_usddrphy_interface1_dfi_p2_wrdata[99], main_usddrphy_interface1_dfi_p2_wrdata[35], main_usddrphy_interface1_dfi_p1_wrdata[99], main_usddrphy_interface1_dfi_p1_wrdata[35], main_usddrphy_interface1_dfi_p0_wrdata[99], main_usddrphy_interface1_dfi_p0_wrdata[35]}, main_usddrphy_bitslip35_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip35_value1 <= (main_usddrphy_bitslip35_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip35_value1 <= 3'd7;
    end
    main_usddrphy_bitslip35_r1 <= {main_usddrphy_bitslip351, main_usddrphy_bitslip35_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip36_value0 <= (main_usddrphy_bitslip36_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip36_value0 <= 3'd7;
    end
    main_usddrphy_bitslip36_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[100], main_usddrphy_interface1_dfi_p3_wrdata[36], main_usddrphy_interface1_dfi_p2_wrdata[100], main_usddrphy_interface1_dfi_p2_wrdata[36], main_usddrphy_interface1_dfi_p1_wrdata[100], main_usddrphy_interface1_dfi_p1_wrdata[36], main_usddrphy_interface1_dfi_p0_wrdata[100], main_usddrphy_interface1_dfi_p0_wrdata[36]}, main_usddrphy_bitslip36_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip36_value1 <= (main_usddrphy_bitslip36_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip36_value1 <= 3'd7;
    end
    main_usddrphy_bitslip36_r1 <= {main_usddrphy_bitslip361, main_usddrphy_bitslip36_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip37_value0 <= (main_usddrphy_bitslip37_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip37_value0 <= 3'd7;
    end
    main_usddrphy_bitslip37_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[101], main_usddrphy_interface1_dfi_p3_wrdata[37], main_usddrphy_interface1_dfi_p2_wrdata[101], main_usddrphy_interface1_dfi_p2_wrdata[37], main_usddrphy_interface1_dfi_p1_wrdata[101], main_usddrphy_interface1_dfi_p1_wrdata[37], main_usddrphy_interface1_dfi_p0_wrdata[101], main_usddrphy_interface1_dfi_p0_wrdata[37]}, main_usddrphy_bitslip37_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip37_value1 <= (main_usddrphy_bitslip37_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip37_value1 <= 3'd7;
    end
    main_usddrphy_bitslip37_r1 <= {main_usddrphy_bitslip371, main_usddrphy_bitslip37_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip38_value0 <= (main_usddrphy_bitslip38_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip38_value0 <= 3'd7;
    end
    main_usddrphy_bitslip38_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[102], main_usddrphy_interface1_dfi_p3_wrdata[38], main_usddrphy_interface1_dfi_p2_wrdata[102], main_usddrphy_interface1_dfi_p2_wrdata[38], main_usddrphy_interface1_dfi_p1_wrdata[102], main_usddrphy_interface1_dfi_p1_wrdata[38], main_usddrphy_interface1_dfi_p0_wrdata[102], main_usddrphy_interface1_dfi_p0_wrdata[38]}, main_usddrphy_bitslip38_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip38_value1 <= (main_usddrphy_bitslip38_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip38_value1 <= 3'd7;
    end
    main_usddrphy_bitslip38_r1 <= {main_usddrphy_bitslip381, main_usddrphy_bitslip38_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip39_value0 <= (main_usddrphy_bitslip39_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip39_value0 <= 3'd7;
    end
    main_usddrphy_bitslip39_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[103], main_usddrphy_interface1_dfi_p3_wrdata[39], main_usddrphy_interface1_dfi_p2_wrdata[103], main_usddrphy_interface1_dfi_p2_wrdata[39], main_usddrphy_interface1_dfi_p1_wrdata[103], main_usddrphy_interface1_dfi_p1_wrdata[39], main_usddrphy_interface1_dfi_p0_wrdata[103], main_usddrphy_interface1_dfi_p0_wrdata[39]}, main_usddrphy_bitslip39_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip39_value1 <= (main_usddrphy_bitslip39_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip39_value1 <= 3'd7;
    end
    main_usddrphy_bitslip39_r1 <= {main_usddrphy_bitslip391, main_usddrphy_bitslip39_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip40_value0 <= (main_usddrphy_bitslip40_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip40_value0 <= 3'd7;
    end
    main_usddrphy_bitslip40_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[104], main_usddrphy_interface1_dfi_p3_wrdata[40], main_usddrphy_interface1_dfi_p2_wrdata[104], main_usddrphy_interface1_dfi_p2_wrdata[40], main_usddrphy_interface1_dfi_p1_wrdata[104], main_usddrphy_interface1_dfi_p1_wrdata[40], main_usddrphy_interface1_dfi_p0_wrdata[104], main_usddrphy_interface1_dfi_p0_wrdata[40]}, main_usddrphy_bitslip40_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip40_value1 <= (main_usddrphy_bitslip40_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip40_value1 <= 3'd7;
    end
    main_usddrphy_bitslip40_r1 <= {main_usddrphy_bitslip401, main_usddrphy_bitslip40_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip41_value0 <= (main_usddrphy_bitslip41_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip41_value0 <= 3'd7;
    end
    main_usddrphy_bitslip41_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[105], main_usddrphy_interface1_dfi_p3_wrdata[41], main_usddrphy_interface1_dfi_p2_wrdata[105], main_usddrphy_interface1_dfi_p2_wrdata[41], main_usddrphy_interface1_dfi_p1_wrdata[105], main_usddrphy_interface1_dfi_p1_wrdata[41], main_usddrphy_interface1_dfi_p0_wrdata[105], main_usddrphy_interface1_dfi_p0_wrdata[41]}, main_usddrphy_bitslip41_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip41_value1 <= (main_usddrphy_bitslip41_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip41_value1 <= 3'd7;
    end
    main_usddrphy_bitslip41_r1 <= {main_usddrphy_bitslip411, main_usddrphy_bitslip41_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip42_value0 <= (main_usddrphy_bitslip42_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip42_value0 <= 3'd7;
    end
    main_usddrphy_bitslip42_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[106], main_usddrphy_interface1_dfi_p3_wrdata[42], main_usddrphy_interface1_dfi_p2_wrdata[106], main_usddrphy_interface1_dfi_p2_wrdata[42], main_usddrphy_interface1_dfi_p1_wrdata[106], main_usddrphy_interface1_dfi_p1_wrdata[42], main_usddrphy_interface1_dfi_p0_wrdata[106], main_usddrphy_interface1_dfi_p0_wrdata[42]}, main_usddrphy_bitslip42_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip42_value1 <= (main_usddrphy_bitslip42_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip42_value1 <= 3'd7;
    end
    main_usddrphy_bitslip42_r1 <= {main_usddrphy_bitslip421, main_usddrphy_bitslip42_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip43_value0 <= (main_usddrphy_bitslip43_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip43_value0 <= 3'd7;
    end
    main_usddrphy_bitslip43_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[107], main_usddrphy_interface1_dfi_p3_wrdata[43], main_usddrphy_interface1_dfi_p2_wrdata[107], main_usddrphy_interface1_dfi_p2_wrdata[43], main_usddrphy_interface1_dfi_p1_wrdata[107], main_usddrphy_interface1_dfi_p1_wrdata[43], main_usddrphy_interface1_dfi_p0_wrdata[107], main_usddrphy_interface1_dfi_p0_wrdata[43]}, main_usddrphy_bitslip43_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip43_value1 <= (main_usddrphy_bitslip43_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip43_value1 <= 3'd7;
    end
    main_usddrphy_bitslip43_r1 <= {main_usddrphy_bitslip431, main_usddrphy_bitslip43_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip44_value0 <= (main_usddrphy_bitslip44_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip44_value0 <= 3'd7;
    end
    main_usddrphy_bitslip44_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[108], main_usddrphy_interface1_dfi_p3_wrdata[44], main_usddrphy_interface1_dfi_p2_wrdata[108], main_usddrphy_interface1_dfi_p2_wrdata[44], main_usddrphy_interface1_dfi_p1_wrdata[108], main_usddrphy_interface1_dfi_p1_wrdata[44], main_usddrphy_interface1_dfi_p0_wrdata[108], main_usddrphy_interface1_dfi_p0_wrdata[44]}, main_usddrphy_bitslip44_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip44_value1 <= (main_usddrphy_bitslip44_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip44_value1 <= 3'd7;
    end
    main_usddrphy_bitslip44_r1 <= {main_usddrphy_bitslip441, main_usddrphy_bitslip44_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip45_value0 <= (main_usddrphy_bitslip45_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip45_value0 <= 3'd7;
    end
    main_usddrphy_bitslip45_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[109], main_usddrphy_interface1_dfi_p3_wrdata[45], main_usddrphy_interface1_dfi_p2_wrdata[109], main_usddrphy_interface1_dfi_p2_wrdata[45], main_usddrphy_interface1_dfi_p1_wrdata[109], main_usddrphy_interface1_dfi_p1_wrdata[45], main_usddrphy_interface1_dfi_p0_wrdata[109], main_usddrphy_interface1_dfi_p0_wrdata[45]}, main_usddrphy_bitslip45_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip45_value1 <= (main_usddrphy_bitslip45_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip45_value1 <= 3'd7;
    end
    main_usddrphy_bitslip45_r1 <= {main_usddrphy_bitslip451, main_usddrphy_bitslip45_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip46_value0 <= (main_usddrphy_bitslip46_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip46_value0 <= 3'd7;
    end
    main_usddrphy_bitslip46_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[110], main_usddrphy_interface1_dfi_p3_wrdata[46], main_usddrphy_interface1_dfi_p2_wrdata[110], main_usddrphy_interface1_dfi_p2_wrdata[46], main_usddrphy_interface1_dfi_p1_wrdata[110], main_usddrphy_interface1_dfi_p1_wrdata[46], main_usddrphy_interface1_dfi_p0_wrdata[110], main_usddrphy_interface1_dfi_p0_wrdata[46]}, main_usddrphy_bitslip46_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip46_value1 <= (main_usddrphy_bitslip46_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip46_value1 <= 3'd7;
    end
    main_usddrphy_bitslip46_r1 <= {main_usddrphy_bitslip461, main_usddrphy_bitslip46_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip47_value0 <= (main_usddrphy_bitslip47_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip47_value0 <= 3'd7;
    end
    main_usddrphy_bitslip47_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[111], main_usddrphy_interface1_dfi_p3_wrdata[47], main_usddrphy_interface1_dfi_p2_wrdata[111], main_usddrphy_interface1_dfi_p2_wrdata[47], main_usddrphy_interface1_dfi_p1_wrdata[111], main_usddrphy_interface1_dfi_p1_wrdata[47], main_usddrphy_interface1_dfi_p0_wrdata[111], main_usddrphy_interface1_dfi_p0_wrdata[47]}, main_usddrphy_bitslip47_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip47_value1 <= (main_usddrphy_bitslip47_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip47_value1 <= 3'd7;
    end
    main_usddrphy_bitslip47_r1 <= {main_usddrphy_bitslip471, main_usddrphy_bitslip47_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip48_value0 <= (main_usddrphy_bitslip48_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip48_value0 <= 3'd7;
    end
    main_usddrphy_bitslip48_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[112], main_usddrphy_interface1_dfi_p3_wrdata[48], main_usddrphy_interface1_dfi_p2_wrdata[112], main_usddrphy_interface1_dfi_p2_wrdata[48], main_usddrphy_interface1_dfi_p1_wrdata[112], main_usddrphy_interface1_dfi_p1_wrdata[48], main_usddrphy_interface1_dfi_p0_wrdata[112], main_usddrphy_interface1_dfi_p0_wrdata[48]}, main_usddrphy_bitslip48_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip48_value1 <= (main_usddrphy_bitslip48_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip48_value1 <= 3'd7;
    end
    main_usddrphy_bitslip48_r1 <= {main_usddrphy_bitslip481, main_usddrphy_bitslip48_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip49_value0 <= (main_usddrphy_bitslip49_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip49_value0 <= 3'd7;
    end
    main_usddrphy_bitslip49_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[113], main_usddrphy_interface1_dfi_p3_wrdata[49], main_usddrphy_interface1_dfi_p2_wrdata[113], main_usddrphy_interface1_dfi_p2_wrdata[49], main_usddrphy_interface1_dfi_p1_wrdata[113], main_usddrphy_interface1_dfi_p1_wrdata[49], main_usddrphy_interface1_dfi_p0_wrdata[113], main_usddrphy_interface1_dfi_p0_wrdata[49]}, main_usddrphy_bitslip49_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip49_value1 <= (main_usddrphy_bitslip49_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip49_value1 <= 3'd7;
    end
    main_usddrphy_bitslip49_r1 <= {main_usddrphy_bitslip491, main_usddrphy_bitslip49_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip50_value0 <= (main_usddrphy_bitslip50_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip50_value0 <= 3'd7;
    end
    main_usddrphy_bitslip50_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[114], main_usddrphy_interface1_dfi_p3_wrdata[50], main_usddrphy_interface1_dfi_p2_wrdata[114], main_usddrphy_interface1_dfi_p2_wrdata[50], main_usddrphy_interface1_dfi_p1_wrdata[114], main_usddrphy_interface1_dfi_p1_wrdata[50], main_usddrphy_interface1_dfi_p0_wrdata[114], main_usddrphy_interface1_dfi_p0_wrdata[50]}, main_usddrphy_bitslip50_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip50_value1 <= (main_usddrphy_bitslip50_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip50_value1 <= 3'd7;
    end
    main_usddrphy_bitslip50_r1 <= {main_usddrphy_bitslip501, main_usddrphy_bitslip50_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip51_value0 <= (main_usddrphy_bitslip51_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip51_value0 <= 3'd7;
    end
    main_usddrphy_bitslip51_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[115], main_usddrphy_interface1_dfi_p3_wrdata[51], main_usddrphy_interface1_dfi_p2_wrdata[115], main_usddrphy_interface1_dfi_p2_wrdata[51], main_usddrphy_interface1_dfi_p1_wrdata[115], main_usddrphy_interface1_dfi_p1_wrdata[51], main_usddrphy_interface1_dfi_p0_wrdata[115], main_usddrphy_interface1_dfi_p0_wrdata[51]}, main_usddrphy_bitslip51_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip51_value1 <= (main_usddrphy_bitslip51_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip51_value1 <= 3'd7;
    end
    main_usddrphy_bitslip51_r1 <= {main_usddrphy_bitslip511, main_usddrphy_bitslip51_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip52_value0 <= (main_usddrphy_bitslip52_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip52_value0 <= 3'd7;
    end
    main_usddrphy_bitslip52_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[116], main_usddrphy_interface1_dfi_p3_wrdata[52], main_usddrphy_interface1_dfi_p2_wrdata[116], main_usddrphy_interface1_dfi_p2_wrdata[52], main_usddrphy_interface1_dfi_p1_wrdata[116], main_usddrphy_interface1_dfi_p1_wrdata[52], main_usddrphy_interface1_dfi_p0_wrdata[116], main_usddrphy_interface1_dfi_p0_wrdata[52]}, main_usddrphy_bitslip52_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip52_value1 <= (main_usddrphy_bitslip52_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip52_value1 <= 3'd7;
    end
    main_usddrphy_bitslip52_r1 <= {main_usddrphy_bitslip521, main_usddrphy_bitslip52_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip53_value0 <= (main_usddrphy_bitslip53_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip53_value0 <= 3'd7;
    end
    main_usddrphy_bitslip53_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[117], main_usddrphy_interface1_dfi_p3_wrdata[53], main_usddrphy_interface1_dfi_p2_wrdata[117], main_usddrphy_interface1_dfi_p2_wrdata[53], main_usddrphy_interface1_dfi_p1_wrdata[117], main_usddrphy_interface1_dfi_p1_wrdata[53], main_usddrphy_interface1_dfi_p0_wrdata[117], main_usddrphy_interface1_dfi_p0_wrdata[53]}, main_usddrphy_bitslip53_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip53_value1 <= (main_usddrphy_bitslip53_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip53_value1 <= 3'd7;
    end
    main_usddrphy_bitslip53_r1 <= {main_usddrphy_bitslip531, main_usddrphy_bitslip53_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip54_value0 <= (main_usddrphy_bitslip54_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip54_value0 <= 3'd7;
    end
    main_usddrphy_bitslip54_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[118], main_usddrphy_interface1_dfi_p3_wrdata[54], main_usddrphy_interface1_dfi_p2_wrdata[118], main_usddrphy_interface1_dfi_p2_wrdata[54], main_usddrphy_interface1_dfi_p1_wrdata[118], main_usddrphy_interface1_dfi_p1_wrdata[54], main_usddrphy_interface1_dfi_p0_wrdata[118], main_usddrphy_interface1_dfi_p0_wrdata[54]}, main_usddrphy_bitslip54_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip54_value1 <= (main_usddrphy_bitslip54_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip54_value1 <= 3'd7;
    end
    main_usddrphy_bitslip54_r1 <= {main_usddrphy_bitslip541, main_usddrphy_bitslip54_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip55_value0 <= (main_usddrphy_bitslip55_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip55_value0 <= 3'd7;
    end
    main_usddrphy_bitslip55_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[119], main_usddrphy_interface1_dfi_p3_wrdata[55], main_usddrphy_interface1_dfi_p2_wrdata[119], main_usddrphy_interface1_dfi_p2_wrdata[55], main_usddrphy_interface1_dfi_p1_wrdata[119], main_usddrphy_interface1_dfi_p1_wrdata[55], main_usddrphy_interface1_dfi_p0_wrdata[119], main_usddrphy_interface1_dfi_p0_wrdata[55]}, main_usddrphy_bitslip55_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip55_value1 <= (main_usddrphy_bitslip55_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip55_value1 <= 3'd7;
    end
    main_usddrphy_bitslip55_r1 <= {main_usddrphy_bitslip551, main_usddrphy_bitslip55_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip56_value0 <= (main_usddrphy_bitslip56_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip56_value0 <= 3'd7;
    end
    main_usddrphy_bitslip56_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[120], main_usddrphy_interface1_dfi_p3_wrdata[56], main_usddrphy_interface1_dfi_p2_wrdata[120], main_usddrphy_interface1_dfi_p2_wrdata[56], main_usddrphy_interface1_dfi_p1_wrdata[120], main_usddrphy_interface1_dfi_p1_wrdata[56], main_usddrphy_interface1_dfi_p0_wrdata[120], main_usddrphy_interface1_dfi_p0_wrdata[56]}, main_usddrphy_bitslip56_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip56_value1 <= (main_usddrphy_bitslip56_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip56_value1 <= 3'd7;
    end
    main_usddrphy_bitslip56_r1 <= {main_usddrphy_bitslip561, main_usddrphy_bitslip56_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip57_value0 <= (main_usddrphy_bitslip57_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip57_value0 <= 3'd7;
    end
    main_usddrphy_bitslip57_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[121], main_usddrphy_interface1_dfi_p3_wrdata[57], main_usddrphy_interface1_dfi_p2_wrdata[121], main_usddrphy_interface1_dfi_p2_wrdata[57], main_usddrphy_interface1_dfi_p1_wrdata[121], main_usddrphy_interface1_dfi_p1_wrdata[57], main_usddrphy_interface1_dfi_p0_wrdata[121], main_usddrphy_interface1_dfi_p0_wrdata[57]}, main_usddrphy_bitslip57_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip57_value1 <= (main_usddrphy_bitslip57_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip57_value1 <= 3'd7;
    end
    main_usddrphy_bitslip57_r1 <= {main_usddrphy_bitslip571, main_usddrphy_bitslip57_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip58_value0 <= (main_usddrphy_bitslip58_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip58_value0 <= 3'd7;
    end
    main_usddrphy_bitslip58_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[122], main_usddrphy_interface1_dfi_p3_wrdata[58], main_usddrphy_interface1_dfi_p2_wrdata[122], main_usddrphy_interface1_dfi_p2_wrdata[58], main_usddrphy_interface1_dfi_p1_wrdata[122], main_usddrphy_interface1_dfi_p1_wrdata[58], main_usddrphy_interface1_dfi_p0_wrdata[122], main_usddrphy_interface1_dfi_p0_wrdata[58]}, main_usddrphy_bitslip58_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip58_value1 <= (main_usddrphy_bitslip58_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip58_value1 <= 3'd7;
    end
    main_usddrphy_bitslip58_r1 <= {main_usddrphy_bitslip581, main_usddrphy_bitslip58_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip59_value0 <= (main_usddrphy_bitslip59_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip59_value0 <= 3'd7;
    end
    main_usddrphy_bitslip59_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[123], main_usddrphy_interface1_dfi_p3_wrdata[59], main_usddrphy_interface1_dfi_p2_wrdata[123], main_usddrphy_interface1_dfi_p2_wrdata[59], main_usddrphy_interface1_dfi_p1_wrdata[123], main_usddrphy_interface1_dfi_p1_wrdata[59], main_usddrphy_interface1_dfi_p0_wrdata[123], main_usddrphy_interface1_dfi_p0_wrdata[59]}, main_usddrphy_bitslip59_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip59_value1 <= (main_usddrphy_bitslip59_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip59_value1 <= 3'd7;
    end
    main_usddrphy_bitslip59_r1 <= {main_usddrphy_bitslip591, main_usddrphy_bitslip59_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip60_value0 <= (main_usddrphy_bitslip60_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip60_value0 <= 3'd7;
    end
    main_usddrphy_bitslip60_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[124], main_usddrphy_interface1_dfi_p3_wrdata[60], main_usddrphy_interface1_dfi_p2_wrdata[124], main_usddrphy_interface1_dfi_p2_wrdata[60], main_usddrphy_interface1_dfi_p1_wrdata[124], main_usddrphy_interface1_dfi_p1_wrdata[60], main_usddrphy_interface1_dfi_p0_wrdata[124], main_usddrphy_interface1_dfi_p0_wrdata[60]}, main_usddrphy_bitslip60_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip60_value1 <= (main_usddrphy_bitslip60_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip60_value1 <= 3'd7;
    end
    main_usddrphy_bitslip60_r1 <= {main_usddrphy_bitslip601, main_usddrphy_bitslip60_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip61_value0 <= (main_usddrphy_bitslip61_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip61_value0 <= 3'd7;
    end
    main_usddrphy_bitslip61_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[125], main_usddrphy_interface1_dfi_p3_wrdata[61], main_usddrphy_interface1_dfi_p2_wrdata[125], main_usddrphy_interface1_dfi_p2_wrdata[61], main_usddrphy_interface1_dfi_p1_wrdata[125], main_usddrphy_interface1_dfi_p1_wrdata[61], main_usddrphy_interface1_dfi_p0_wrdata[125], main_usddrphy_interface1_dfi_p0_wrdata[61]}, main_usddrphy_bitslip61_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip61_value1 <= (main_usddrphy_bitslip61_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip61_value1 <= 3'd7;
    end
    main_usddrphy_bitslip61_r1 <= {main_usddrphy_bitslip611, main_usddrphy_bitslip61_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip62_value0 <= (main_usddrphy_bitslip62_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip62_value0 <= 3'd7;
    end
    main_usddrphy_bitslip62_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[126], main_usddrphy_interface1_dfi_p3_wrdata[62], main_usddrphy_interface1_dfi_p2_wrdata[126], main_usddrphy_interface1_dfi_p2_wrdata[62], main_usddrphy_interface1_dfi_p1_wrdata[126], main_usddrphy_interface1_dfi_p1_wrdata[62], main_usddrphy_interface1_dfi_p0_wrdata[126], main_usddrphy_interface1_dfi_p0_wrdata[62]}, main_usddrphy_bitslip62_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip62_value1 <= (main_usddrphy_bitslip62_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip62_value1 <= 3'd7;
    end
    main_usddrphy_bitslip62_r1 <= {main_usddrphy_bitslip621, main_usddrphy_bitslip62_r1[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip63_value0 <= (main_usddrphy_bitslip63_value0 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip63_value0 <= 3'd7;
    end
    main_usddrphy_bitslip63_r0 <= {{main_usddrphy_interface1_dfi_p3_wrdata[127], main_usddrphy_interface1_dfi_p3_wrdata[63], main_usddrphy_interface1_dfi_p2_wrdata[127], main_usddrphy_interface1_dfi_p2_wrdata[63], main_usddrphy_interface1_dfi_p1_wrdata[127], main_usddrphy_interface1_dfi_p1_wrdata[63], main_usddrphy_interface1_dfi_p0_wrdata[127], main_usddrphy_interface1_dfi_p0_wrdata[63]}, main_usddrphy_bitslip63_r0[15:8]};
    if ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_re)) begin
        main_usddrphy_bitslip63_value1 <= (main_usddrphy_bitslip63_value1 + 1'd1);
    end
    if (((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_bitslip_rst_re) | main_usddrphy_rst_storage)) begin
        main_usddrphy_bitslip63_value1 <= 3'd7;
    end
    main_usddrphy_bitslip63_r1 <= {main_usddrphy_bitslip631, main_usddrphy_bitslip63_r1[15:8]};
    main_usddrphy_rddata_en_tappeddelayline0 <= (((main_usddrphy_interface1_dfi_p0_rddata_en | main_usddrphy_interface1_dfi_p1_rddata_en) | main_usddrphy_interface1_dfi_p2_rddata_en) | main_usddrphy_interface1_dfi_p3_rddata_en);
    main_usddrphy_rddata_en_tappeddelayline1 <= main_usddrphy_rddata_en_tappeddelayline0;
    main_usddrphy_rddata_en_tappeddelayline2 <= main_usddrphy_rddata_en_tappeddelayline1;
    main_usddrphy_rddata_en_tappeddelayline3 <= main_usddrphy_rddata_en_tappeddelayline2;
    main_usddrphy_rddata_en_tappeddelayline4 <= main_usddrphy_rddata_en_tappeddelayline3;
    main_usddrphy_rddata_en_tappeddelayline5 <= main_usddrphy_rddata_en_tappeddelayline4;
    main_usddrphy_rddata_en_tappeddelayline6 <= main_usddrphy_rddata_en_tappeddelayline5;
    main_usddrphy_rddata_en_tappeddelayline7 <= main_usddrphy_rddata_en_tappeddelayline6;
    main_usddrphy_wrdata_en_tappeddelayline0 <= (((main_usddrphy_interface1_dfi_p0_wrdata_en | main_usddrphy_interface1_dfi_p1_wrdata_en) | main_usddrphy_interface1_dfi_p2_wrdata_en) | main_usddrphy_interface1_dfi_p3_wrdata_en);
    main_usddrphy_wrdata_en_tappeddelayline1 <= main_usddrphy_wrdata_en_tappeddelayline0;
    main_usddrphy_wrdata_en_tappeddelayline2 <= main_usddrphy_wrdata_en_tappeddelayline1;
    main_usddrphy_wrdata_en_tappeddelayline3 <= main_usddrphy_wrdata_en_tappeddelayline2;
    if (main_sdram_csr_dfi_p0_rddata_valid) begin
        main_sdram_phaseinjector0_rddata_status <= main_sdram_csr_dfi_p0_rddata;
    end
    if (main_sdram_csr_dfi_p1_rddata_valid) begin
        main_sdram_phaseinjector1_rddata_status <= main_sdram_csr_dfi_p1_rddata;
    end
    if (main_sdram_csr_dfi_p2_rddata_valid) begin
        main_sdram_phaseinjector2_rddata_status <= main_sdram_csr_dfi_p2_rddata;
    end
    if (main_sdram_csr_dfi_p3_rddata_valid) begin
        main_sdram_phaseinjector3_rddata_status <= main_sdram_csr_dfi_p3_rddata;
    end
    if ((main_sdram_timer_wait & (~main_sdram_timer_done0))) begin
        main_sdram_timer_count1 <= (main_sdram_timer_count1 - 1'd1);
    end else begin
        main_sdram_timer_count1 <= 10'd781;
    end
    main_sdram_postponer_req_o <= 1'd0;
    if (main_sdram_postponer_req_i) begin
        main_sdram_postponer_count <= (main_sdram_postponer_count - 1'd1);
        if ((main_sdram_postponer_count == 1'd0)) begin
            main_sdram_postponer_count <= 1'd0;
            main_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (main_sdram_sequencer_start0) begin
        main_sdram_sequencer_count <= 1'd0;
    end else begin
        if (main_sdram_sequencer_done1) begin
            if ((main_sdram_sequencer_count != 1'd0)) begin
                main_sdram_sequencer_count <= (main_sdram_sequencer_count - 1'd1);
            end
        end
    end
    main_sdram_cmd_payload_a <= 1'd0;
    main_sdram_cmd_payload_ba <= 1'd0;
    main_sdram_cmd_payload_cas <= 1'd0;
    main_sdram_cmd_payload_ras <= 1'd0;
    main_sdram_cmd_payload_we <= 1'd0;
    main_sdram_sequencer_done1 <= 1'd0;
    if ((main_sdram_sequencer_start1 & (main_sdram_sequencer_counter == 1'd0))) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_sdram_sequencer_counter == 2'd3)) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd1;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd0;
    end
    if ((main_sdram_sequencer_counter == 5'd30)) begin
        main_sdram_cmd_payload_a <= 1'd0;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_sdram_sequencer_counter == 5'd30)) begin
        main_sdram_sequencer_counter <= 1'd0;
    end else begin
        if ((main_sdram_sequencer_counter != 1'd0)) begin
            main_sdram_sequencer_counter <= (main_sdram_sequencer_counter + 1'd1);
        end else begin
            if (main_sdram_sequencer_start1) begin
                main_sdram_sequencer_counter <= 1'd1;
            end
        end
    end
    if ((main_sdram_zqcs_timer_wait & (~main_sdram_zqcs_timer_done0))) begin
        main_sdram_zqcs_timer_count1 <= (main_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
        main_sdram_zqcs_timer_count1 <= 27'd99999999;
    end
    main_sdram_zqcs_executer_done <= 1'd0;
    if ((main_sdram_zqcs_executer_start & (main_sdram_zqcs_executer_counter == 1'd0))) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_sdram_zqcs_executer_counter == 2'd3)) begin
        main_sdram_cmd_payload_a <= 1'd0;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_sdram_zqcs_executer_counter == 6'd35)) begin
        main_sdram_cmd_payload_a <= 1'd0;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((main_sdram_zqcs_executer_counter == 6'd35)) begin
        main_sdram_zqcs_executer_counter <= 1'd0;
    end else begin
        if ((main_sdram_zqcs_executer_counter != 1'd0)) begin
            main_sdram_zqcs_executer_counter <= (main_sdram_zqcs_executer_counter + 1'd1);
        end else begin
            if (main_sdram_zqcs_executer_start) begin
                main_sdram_zqcs_executer_counter <= 1'd1;
            end
        end
    end
    builder_refresher_state <= builder_refresher_next_state;
    if (main_sdram_bankmachine0_row_close) begin
        main_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine0_row_open) begin
            main_sdram_bankmachine0_row_opened <= 1'd1;
            main_sdram_bankmachine0_row <= main_sdram_bankmachine0_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine0_syncfifo0_we & main_sdram_bankmachine0_syncfifo0_writable) & (~main_sdram_bankmachine0_replace))) begin
        main_sdram_bankmachine0_produce <= (main_sdram_bankmachine0_produce + 1'd1);
    end
    if (main_sdram_bankmachine0_do_read) begin
        main_sdram_bankmachine0_consume <= (main_sdram_bankmachine0_consume + 1'd1);
    end
    if (((main_sdram_bankmachine0_syncfifo0_we & main_sdram_bankmachine0_syncfifo0_writable) & (~main_sdram_bankmachine0_replace))) begin
        if ((~main_sdram_bankmachine0_do_read)) begin
            main_sdram_bankmachine0_level <= (main_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine0_do_read) begin
            main_sdram_bankmachine0_level <= (main_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine0_pipe_valid_source_valid) | main_sdram_bankmachine0_pipe_valid_source_ready)) begin
        main_sdram_bankmachine0_pipe_valid_source_valid <= main_sdram_bankmachine0_pipe_valid_sink_valid;
        main_sdram_bankmachine0_pipe_valid_source_first <= main_sdram_bankmachine0_pipe_valid_sink_first;
        main_sdram_bankmachine0_pipe_valid_source_last <= main_sdram_bankmachine0_pipe_valid_sink_last;
        main_sdram_bankmachine0_pipe_valid_source_payload_we <= main_sdram_bankmachine0_pipe_valid_sink_payload_we;
        main_sdram_bankmachine0_pipe_valid_source_payload_addr <= main_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine0_twtpcon_valid) begin
        main_sdram_bankmachine0_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine0_twtpcon_ready)) begin
            main_sdram_bankmachine0_twtpcon_count <= (main_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine0_trccon_valid) begin
        main_sdram_bankmachine0_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine0_trccon_ready)) begin
            main_sdram_bankmachine0_trccon_count <= (main_sdram_bankmachine0_trccon_count - 1'd1);
            if ((main_sdram_bankmachine0_trccon_count == 1'd1)) begin
                main_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine0_trascon_valid) begin
        main_sdram_bankmachine0_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine0_trascon_ready)) begin
            main_sdram_bankmachine0_trascon_count <= (main_sdram_bankmachine0_trascon_count - 1'd1);
            if ((main_sdram_bankmachine0_trascon_count == 1'd1)) begin
                main_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine0_state <= builder_bankmachine0_next_state;
    if (main_sdram_bankmachine1_row_close) begin
        main_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine1_row_open) begin
            main_sdram_bankmachine1_row_opened <= 1'd1;
            main_sdram_bankmachine1_row <= main_sdram_bankmachine1_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine1_syncfifo1_we & main_sdram_bankmachine1_syncfifo1_writable) & (~main_sdram_bankmachine1_replace))) begin
        main_sdram_bankmachine1_produce <= (main_sdram_bankmachine1_produce + 1'd1);
    end
    if (main_sdram_bankmachine1_do_read) begin
        main_sdram_bankmachine1_consume <= (main_sdram_bankmachine1_consume + 1'd1);
    end
    if (((main_sdram_bankmachine1_syncfifo1_we & main_sdram_bankmachine1_syncfifo1_writable) & (~main_sdram_bankmachine1_replace))) begin
        if ((~main_sdram_bankmachine1_do_read)) begin
            main_sdram_bankmachine1_level <= (main_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine1_do_read) begin
            main_sdram_bankmachine1_level <= (main_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine1_pipe_valid_source_valid) | main_sdram_bankmachine1_pipe_valid_source_ready)) begin
        main_sdram_bankmachine1_pipe_valid_source_valid <= main_sdram_bankmachine1_pipe_valid_sink_valid;
        main_sdram_bankmachine1_pipe_valid_source_first <= main_sdram_bankmachine1_pipe_valid_sink_first;
        main_sdram_bankmachine1_pipe_valid_source_last <= main_sdram_bankmachine1_pipe_valid_sink_last;
        main_sdram_bankmachine1_pipe_valid_source_payload_we <= main_sdram_bankmachine1_pipe_valid_sink_payload_we;
        main_sdram_bankmachine1_pipe_valid_source_payload_addr <= main_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine1_twtpcon_valid) begin
        main_sdram_bankmachine1_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine1_twtpcon_ready)) begin
            main_sdram_bankmachine1_twtpcon_count <= (main_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine1_trccon_valid) begin
        main_sdram_bankmachine1_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine1_trccon_ready)) begin
            main_sdram_bankmachine1_trccon_count <= (main_sdram_bankmachine1_trccon_count - 1'd1);
            if ((main_sdram_bankmachine1_trccon_count == 1'd1)) begin
                main_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine1_trascon_valid) begin
        main_sdram_bankmachine1_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine1_trascon_ready)) begin
            main_sdram_bankmachine1_trascon_count <= (main_sdram_bankmachine1_trascon_count - 1'd1);
            if ((main_sdram_bankmachine1_trascon_count == 1'd1)) begin
                main_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine1_state <= builder_bankmachine1_next_state;
    if (main_sdram_bankmachine2_row_close) begin
        main_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine2_row_open) begin
            main_sdram_bankmachine2_row_opened <= 1'd1;
            main_sdram_bankmachine2_row <= main_sdram_bankmachine2_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine2_syncfifo2_we & main_sdram_bankmachine2_syncfifo2_writable) & (~main_sdram_bankmachine2_replace))) begin
        main_sdram_bankmachine2_produce <= (main_sdram_bankmachine2_produce + 1'd1);
    end
    if (main_sdram_bankmachine2_do_read) begin
        main_sdram_bankmachine2_consume <= (main_sdram_bankmachine2_consume + 1'd1);
    end
    if (((main_sdram_bankmachine2_syncfifo2_we & main_sdram_bankmachine2_syncfifo2_writable) & (~main_sdram_bankmachine2_replace))) begin
        if ((~main_sdram_bankmachine2_do_read)) begin
            main_sdram_bankmachine2_level <= (main_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine2_do_read) begin
            main_sdram_bankmachine2_level <= (main_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine2_pipe_valid_source_valid) | main_sdram_bankmachine2_pipe_valid_source_ready)) begin
        main_sdram_bankmachine2_pipe_valid_source_valid <= main_sdram_bankmachine2_pipe_valid_sink_valid;
        main_sdram_bankmachine2_pipe_valid_source_first <= main_sdram_bankmachine2_pipe_valid_sink_first;
        main_sdram_bankmachine2_pipe_valid_source_last <= main_sdram_bankmachine2_pipe_valid_sink_last;
        main_sdram_bankmachine2_pipe_valid_source_payload_we <= main_sdram_bankmachine2_pipe_valid_sink_payload_we;
        main_sdram_bankmachine2_pipe_valid_source_payload_addr <= main_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine2_twtpcon_valid) begin
        main_sdram_bankmachine2_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine2_twtpcon_ready)) begin
            main_sdram_bankmachine2_twtpcon_count <= (main_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine2_trccon_valid) begin
        main_sdram_bankmachine2_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine2_trccon_ready)) begin
            main_sdram_bankmachine2_trccon_count <= (main_sdram_bankmachine2_trccon_count - 1'd1);
            if ((main_sdram_bankmachine2_trccon_count == 1'd1)) begin
                main_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine2_trascon_valid) begin
        main_sdram_bankmachine2_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine2_trascon_ready)) begin
            main_sdram_bankmachine2_trascon_count <= (main_sdram_bankmachine2_trascon_count - 1'd1);
            if ((main_sdram_bankmachine2_trascon_count == 1'd1)) begin
                main_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine2_state <= builder_bankmachine2_next_state;
    if (main_sdram_bankmachine3_row_close) begin
        main_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine3_row_open) begin
            main_sdram_bankmachine3_row_opened <= 1'd1;
            main_sdram_bankmachine3_row <= main_sdram_bankmachine3_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine3_syncfifo3_we & main_sdram_bankmachine3_syncfifo3_writable) & (~main_sdram_bankmachine3_replace))) begin
        main_sdram_bankmachine3_produce <= (main_sdram_bankmachine3_produce + 1'd1);
    end
    if (main_sdram_bankmachine3_do_read) begin
        main_sdram_bankmachine3_consume <= (main_sdram_bankmachine3_consume + 1'd1);
    end
    if (((main_sdram_bankmachine3_syncfifo3_we & main_sdram_bankmachine3_syncfifo3_writable) & (~main_sdram_bankmachine3_replace))) begin
        if ((~main_sdram_bankmachine3_do_read)) begin
            main_sdram_bankmachine3_level <= (main_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine3_do_read) begin
            main_sdram_bankmachine3_level <= (main_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine3_pipe_valid_source_valid) | main_sdram_bankmachine3_pipe_valid_source_ready)) begin
        main_sdram_bankmachine3_pipe_valid_source_valid <= main_sdram_bankmachine3_pipe_valid_sink_valid;
        main_sdram_bankmachine3_pipe_valid_source_first <= main_sdram_bankmachine3_pipe_valid_sink_first;
        main_sdram_bankmachine3_pipe_valid_source_last <= main_sdram_bankmachine3_pipe_valid_sink_last;
        main_sdram_bankmachine3_pipe_valid_source_payload_we <= main_sdram_bankmachine3_pipe_valid_sink_payload_we;
        main_sdram_bankmachine3_pipe_valid_source_payload_addr <= main_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine3_twtpcon_valid) begin
        main_sdram_bankmachine3_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine3_twtpcon_ready)) begin
            main_sdram_bankmachine3_twtpcon_count <= (main_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine3_trccon_valid) begin
        main_sdram_bankmachine3_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine3_trccon_ready)) begin
            main_sdram_bankmachine3_trccon_count <= (main_sdram_bankmachine3_trccon_count - 1'd1);
            if ((main_sdram_bankmachine3_trccon_count == 1'd1)) begin
                main_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine3_trascon_valid) begin
        main_sdram_bankmachine3_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine3_trascon_ready)) begin
            main_sdram_bankmachine3_trascon_count <= (main_sdram_bankmachine3_trascon_count - 1'd1);
            if ((main_sdram_bankmachine3_trascon_count == 1'd1)) begin
                main_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine3_state <= builder_bankmachine3_next_state;
    if (main_sdram_bankmachine4_row_close) begin
        main_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine4_row_open) begin
            main_sdram_bankmachine4_row_opened <= 1'd1;
            main_sdram_bankmachine4_row <= main_sdram_bankmachine4_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine4_syncfifo4_we & main_sdram_bankmachine4_syncfifo4_writable) & (~main_sdram_bankmachine4_replace))) begin
        main_sdram_bankmachine4_produce <= (main_sdram_bankmachine4_produce + 1'd1);
    end
    if (main_sdram_bankmachine4_do_read) begin
        main_sdram_bankmachine4_consume <= (main_sdram_bankmachine4_consume + 1'd1);
    end
    if (((main_sdram_bankmachine4_syncfifo4_we & main_sdram_bankmachine4_syncfifo4_writable) & (~main_sdram_bankmachine4_replace))) begin
        if ((~main_sdram_bankmachine4_do_read)) begin
            main_sdram_bankmachine4_level <= (main_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine4_do_read) begin
            main_sdram_bankmachine4_level <= (main_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine4_pipe_valid_source_valid) | main_sdram_bankmachine4_pipe_valid_source_ready)) begin
        main_sdram_bankmachine4_pipe_valid_source_valid <= main_sdram_bankmachine4_pipe_valid_sink_valid;
        main_sdram_bankmachine4_pipe_valid_source_first <= main_sdram_bankmachine4_pipe_valid_sink_first;
        main_sdram_bankmachine4_pipe_valid_source_last <= main_sdram_bankmachine4_pipe_valid_sink_last;
        main_sdram_bankmachine4_pipe_valid_source_payload_we <= main_sdram_bankmachine4_pipe_valid_sink_payload_we;
        main_sdram_bankmachine4_pipe_valid_source_payload_addr <= main_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine4_twtpcon_valid) begin
        main_sdram_bankmachine4_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine4_twtpcon_ready)) begin
            main_sdram_bankmachine4_twtpcon_count <= (main_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine4_trccon_valid) begin
        main_sdram_bankmachine4_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine4_trccon_ready)) begin
            main_sdram_bankmachine4_trccon_count <= (main_sdram_bankmachine4_trccon_count - 1'd1);
            if ((main_sdram_bankmachine4_trccon_count == 1'd1)) begin
                main_sdram_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine4_trascon_valid) begin
        main_sdram_bankmachine4_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine4_trascon_ready)) begin
            main_sdram_bankmachine4_trascon_count <= (main_sdram_bankmachine4_trascon_count - 1'd1);
            if ((main_sdram_bankmachine4_trascon_count == 1'd1)) begin
                main_sdram_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine4_state <= builder_bankmachine4_next_state;
    if (main_sdram_bankmachine5_row_close) begin
        main_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine5_row_open) begin
            main_sdram_bankmachine5_row_opened <= 1'd1;
            main_sdram_bankmachine5_row <= main_sdram_bankmachine5_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine5_syncfifo5_we & main_sdram_bankmachine5_syncfifo5_writable) & (~main_sdram_bankmachine5_replace))) begin
        main_sdram_bankmachine5_produce <= (main_sdram_bankmachine5_produce + 1'd1);
    end
    if (main_sdram_bankmachine5_do_read) begin
        main_sdram_bankmachine5_consume <= (main_sdram_bankmachine5_consume + 1'd1);
    end
    if (((main_sdram_bankmachine5_syncfifo5_we & main_sdram_bankmachine5_syncfifo5_writable) & (~main_sdram_bankmachine5_replace))) begin
        if ((~main_sdram_bankmachine5_do_read)) begin
            main_sdram_bankmachine5_level <= (main_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine5_do_read) begin
            main_sdram_bankmachine5_level <= (main_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine5_pipe_valid_source_valid) | main_sdram_bankmachine5_pipe_valid_source_ready)) begin
        main_sdram_bankmachine5_pipe_valid_source_valid <= main_sdram_bankmachine5_pipe_valid_sink_valid;
        main_sdram_bankmachine5_pipe_valid_source_first <= main_sdram_bankmachine5_pipe_valid_sink_first;
        main_sdram_bankmachine5_pipe_valid_source_last <= main_sdram_bankmachine5_pipe_valid_sink_last;
        main_sdram_bankmachine5_pipe_valid_source_payload_we <= main_sdram_bankmachine5_pipe_valid_sink_payload_we;
        main_sdram_bankmachine5_pipe_valid_source_payload_addr <= main_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine5_twtpcon_valid) begin
        main_sdram_bankmachine5_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine5_twtpcon_ready)) begin
            main_sdram_bankmachine5_twtpcon_count <= (main_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine5_trccon_valid) begin
        main_sdram_bankmachine5_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine5_trccon_ready)) begin
            main_sdram_bankmachine5_trccon_count <= (main_sdram_bankmachine5_trccon_count - 1'd1);
            if ((main_sdram_bankmachine5_trccon_count == 1'd1)) begin
                main_sdram_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine5_trascon_valid) begin
        main_sdram_bankmachine5_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine5_trascon_ready)) begin
            main_sdram_bankmachine5_trascon_count <= (main_sdram_bankmachine5_trascon_count - 1'd1);
            if ((main_sdram_bankmachine5_trascon_count == 1'd1)) begin
                main_sdram_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine5_state <= builder_bankmachine5_next_state;
    if (main_sdram_bankmachine6_row_close) begin
        main_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine6_row_open) begin
            main_sdram_bankmachine6_row_opened <= 1'd1;
            main_sdram_bankmachine6_row <= main_sdram_bankmachine6_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine6_syncfifo6_we & main_sdram_bankmachine6_syncfifo6_writable) & (~main_sdram_bankmachine6_replace))) begin
        main_sdram_bankmachine6_produce <= (main_sdram_bankmachine6_produce + 1'd1);
    end
    if (main_sdram_bankmachine6_do_read) begin
        main_sdram_bankmachine6_consume <= (main_sdram_bankmachine6_consume + 1'd1);
    end
    if (((main_sdram_bankmachine6_syncfifo6_we & main_sdram_bankmachine6_syncfifo6_writable) & (~main_sdram_bankmachine6_replace))) begin
        if ((~main_sdram_bankmachine6_do_read)) begin
            main_sdram_bankmachine6_level <= (main_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine6_do_read) begin
            main_sdram_bankmachine6_level <= (main_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine6_pipe_valid_source_valid) | main_sdram_bankmachine6_pipe_valid_source_ready)) begin
        main_sdram_bankmachine6_pipe_valid_source_valid <= main_sdram_bankmachine6_pipe_valid_sink_valid;
        main_sdram_bankmachine6_pipe_valid_source_first <= main_sdram_bankmachine6_pipe_valid_sink_first;
        main_sdram_bankmachine6_pipe_valid_source_last <= main_sdram_bankmachine6_pipe_valid_sink_last;
        main_sdram_bankmachine6_pipe_valid_source_payload_we <= main_sdram_bankmachine6_pipe_valid_sink_payload_we;
        main_sdram_bankmachine6_pipe_valid_source_payload_addr <= main_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine6_twtpcon_valid) begin
        main_sdram_bankmachine6_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine6_twtpcon_ready)) begin
            main_sdram_bankmachine6_twtpcon_count <= (main_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine6_trccon_valid) begin
        main_sdram_bankmachine6_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine6_trccon_ready)) begin
            main_sdram_bankmachine6_trccon_count <= (main_sdram_bankmachine6_trccon_count - 1'd1);
            if ((main_sdram_bankmachine6_trccon_count == 1'd1)) begin
                main_sdram_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine6_trascon_valid) begin
        main_sdram_bankmachine6_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine6_trascon_ready)) begin
            main_sdram_bankmachine6_trascon_count <= (main_sdram_bankmachine6_trascon_count - 1'd1);
            if ((main_sdram_bankmachine6_trascon_count == 1'd1)) begin
                main_sdram_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine6_state <= builder_bankmachine6_next_state;
    if (main_sdram_bankmachine7_row_close) begin
        main_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine7_row_open) begin
            main_sdram_bankmachine7_row_opened <= 1'd1;
            main_sdram_bankmachine7_row <= main_sdram_bankmachine7_source_source_payload_addr[21:7];
        end
    end
    if (((main_sdram_bankmachine7_syncfifo7_we & main_sdram_bankmachine7_syncfifo7_writable) & (~main_sdram_bankmachine7_replace))) begin
        main_sdram_bankmachine7_produce <= (main_sdram_bankmachine7_produce + 1'd1);
    end
    if (main_sdram_bankmachine7_do_read) begin
        main_sdram_bankmachine7_consume <= (main_sdram_bankmachine7_consume + 1'd1);
    end
    if (((main_sdram_bankmachine7_syncfifo7_we & main_sdram_bankmachine7_syncfifo7_writable) & (~main_sdram_bankmachine7_replace))) begin
        if ((~main_sdram_bankmachine7_do_read)) begin
            main_sdram_bankmachine7_level <= (main_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine7_do_read) begin
            main_sdram_bankmachine7_level <= (main_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine7_pipe_valid_source_valid) | main_sdram_bankmachine7_pipe_valid_source_ready)) begin
        main_sdram_bankmachine7_pipe_valid_source_valid <= main_sdram_bankmachine7_pipe_valid_sink_valid;
        main_sdram_bankmachine7_pipe_valid_source_first <= main_sdram_bankmachine7_pipe_valid_sink_first;
        main_sdram_bankmachine7_pipe_valid_source_last <= main_sdram_bankmachine7_pipe_valid_sink_last;
        main_sdram_bankmachine7_pipe_valid_source_payload_we <= main_sdram_bankmachine7_pipe_valid_sink_payload_we;
        main_sdram_bankmachine7_pipe_valid_source_payload_addr <= main_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine7_twtpcon_valid) begin
        main_sdram_bankmachine7_twtpcon_count <= 3'd6;
        if (1'd0) begin
            main_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine7_twtpcon_ready)) begin
            main_sdram_bankmachine7_twtpcon_count <= (main_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine7_trccon_valid) begin
        main_sdram_bankmachine7_trccon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine7_trccon_ready)) begin
            main_sdram_bankmachine7_trccon_count <= (main_sdram_bankmachine7_trccon_count - 1'd1);
            if ((main_sdram_bankmachine7_trccon_count == 1'd1)) begin
                main_sdram_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_bankmachine7_trascon_valid) begin
        main_sdram_bankmachine7_trascon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine7_trascon_ready)) begin
            main_sdram_bankmachine7_trascon_count <= (main_sdram_bankmachine7_trascon_count - 1'd1);
            if ((main_sdram_bankmachine7_trascon_count == 1'd1)) begin
                main_sdram_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    builder_bankmachine7_state <= builder_bankmachine7_next_state;
    if ((~main_sdram_en0)) begin
        main_sdram_time0 <= 5'd31;
    end else begin
        if ((~main_sdram_max_time0)) begin
            main_sdram_time0 <= (main_sdram_time0 - 1'd1);
        end
    end
    if ((~main_sdram_en1)) begin
        main_sdram_time1 <= 4'd15;
    end else begin
        if ((~main_sdram_max_time1)) begin
            main_sdram_time1 <= (main_sdram_time1 - 1'd1);
        end
    end
    if (main_sdram_choose_cmd_ce) begin
        case (main_sdram_choose_cmd_grant)
            1'd0: begin
                if (main_sdram_choose_cmd_request[1]) begin
                    main_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_sdram_choose_cmd_request[2]) begin
                        main_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_sdram_choose_cmd_request[3]) begin
                            main_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (main_sdram_choose_cmd_request[4]) begin
                                main_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (main_sdram_choose_cmd_request[5]) begin
                                    main_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (main_sdram_choose_cmd_request[6]) begin
                                        main_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[7]) begin
                                            main_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_sdram_choose_cmd_request[2]) begin
                    main_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_sdram_choose_cmd_request[3]) begin
                        main_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_sdram_choose_cmd_request[4]) begin
                            main_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (main_sdram_choose_cmd_request[5]) begin
                                main_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (main_sdram_choose_cmd_request[6]) begin
                                    main_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (main_sdram_choose_cmd_request[7]) begin
                                        main_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[0]) begin
                                            main_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_sdram_choose_cmd_request[3]) begin
                    main_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_sdram_choose_cmd_request[4]) begin
                        main_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (main_sdram_choose_cmd_request[5]) begin
                            main_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (main_sdram_choose_cmd_request[6]) begin
                                main_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (main_sdram_choose_cmd_request[7]) begin
                                    main_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (main_sdram_choose_cmd_request[0]) begin
                                        main_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[1]) begin
                                            main_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_sdram_choose_cmd_request[4]) begin
                    main_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (main_sdram_choose_cmd_request[5]) begin
                        main_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (main_sdram_choose_cmd_request[6]) begin
                            main_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (main_sdram_choose_cmd_request[7]) begin
                                main_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (main_sdram_choose_cmd_request[0]) begin
                                    main_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (main_sdram_choose_cmd_request[1]) begin
                                        main_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[2]) begin
                                            main_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_sdram_choose_cmd_request[5]) begin
                    main_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (main_sdram_choose_cmd_request[6]) begin
                        main_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (main_sdram_choose_cmd_request[7]) begin
                            main_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (main_sdram_choose_cmd_request[0]) begin
                                main_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (main_sdram_choose_cmd_request[1]) begin
                                    main_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (main_sdram_choose_cmd_request[2]) begin
                                        main_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[3]) begin
                                            main_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_sdram_choose_cmd_request[6]) begin
                    main_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (main_sdram_choose_cmd_request[7]) begin
                        main_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (main_sdram_choose_cmd_request[0]) begin
                            main_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (main_sdram_choose_cmd_request[1]) begin
                                main_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (main_sdram_choose_cmd_request[2]) begin
                                    main_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (main_sdram_choose_cmd_request[3]) begin
                                        main_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[4]) begin
                                            main_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_sdram_choose_cmd_request[7]) begin
                    main_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (main_sdram_choose_cmd_request[0]) begin
                        main_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_sdram_choose_cmd_request[1]) begin
                            main_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (main_sdram_choose_cmd_request[2]) begin
                                main_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (main_sdram_choose_cmd_request[3]) begin
                                    main_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (main_sdram_choose_cmd_request[4]) begin
                                        main_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[5]) begin
                                            main_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_sdram_choose_cmd_request[0]) begin
                    main_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_sdram_choose_cmd_request[1]) begin
                        main_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_sdram_choose_cmd_request[2]) begin
                            main_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (main_sdram_choose_cmd_request[3]) begin
                                main_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (main_sdram_choose_cmd_request[4]) begin
                                    main_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (main_sdram_choose_cmd_request[5]) begin
                                        main_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[6]) begin
                                            main_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (main_sdram_choose_req_ce) begin
        case (main_sdram_choose_req_grant)
            1'd0: begin
                if (main_sdram_choose_req_request[1]) begin
                    main_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (main_sdram_choose_req_request[2]) begin
                        main_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_sdram_choose_req_request[3]) begin
                            main_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (main_sdram_choose_req_request[4]) begin
                                main_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (main_sdram_choose_req_request[5]) begin
                                    main_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (main_sdram_choose_req_request[6]) begin
                                        main_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (main_sdram_choose_req_request[7]) begin
                                            main_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_sdram_choose_req_request[2]) begin
                    main_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (main_sdram_choose_req_request[3]) begin
                        main_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_sdram_choose_req_request[4]) begin
                            main_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (main_sdram_choose_req_request[5]) begin
                                main_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (main_sdram_choose_req_request[6]) begin
                                    main_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (main_sdram_choose_req_request[7]) begin
                                        main_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (main_sdram_choose_req_request[0]) begin
                                            main_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_sdram_choose_req_request[3]) begin
                    main_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (main_sdram_choose_req_request[4]) begin
                        main_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (main_sdram_choose_req_request[5]) begin
                            main_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (main_sdram_choose_req_request[6]) begin
                                main_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (main_sdram_choose_req_request[7]) begin
                                    main_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (main_sdram_choose_req_request[0]) begin
                                        main_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (main_sdram_choose_req_request[1]) begin
                                            main_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_sdram_choose_req_request[4]) begin
                    main_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (main_sdram_choose_req_request[5]) begin
                        main_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (main_sdram_choose_req_request[6]) begin
                            main_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (main_sdram_choose_req_request[7]) begin
                                main_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (main_sdram_choose_req_request[0]) begin
                                    main_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (main_sdram_choose_req_request[1]) begin
                                        main_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (main_sdram_choose_req_request[2]) begin
                                            main_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_sdram_choose_req_request[5]) begin
                    main_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (main_sdram_choose_req_request[6]) begin
                        main_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (main_sdram_choose_req_request[7]) begin
                            main_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (main_sdram_choose_req_request[0]) begin
                                main_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (main_sdram_choose_req_request[1]) begin
                                    main_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (main_sdram_choose_req_request[2]) begin
                                        main_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (main_sdram_choose_req_request[3]) begin
                                            main_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_sdram_choose_req_request[6]) begin
                    main_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (main_sdram_choose_req_request[7]) begin
                        main_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (main_sdram_choose_req_request[0]) begin
                            main_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (main_sdram_choose_req_request[1]) begin
                                main_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (main_sdram_choose_req_request[2]) begin
                                    main_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (main_sdram_choose_req_request[3]) begin
                                        main_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (main_sdram_choose_req_request[4]) begin
                                            main_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_sdram_choose_req_request[7]) begin
                    main_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (main_sdram_choose_req_request[0]) begin
                        main_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_sdram_choose_req_request[1]) begin
                            main_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (main_sdram_choose_req_request[2]) begin
                                main_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (main_sdram_choose_req_request[3]) begin
                                    main_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (main_sdram_choose_req_request[4]) begin
                                        main_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (main_sdram_choose_req_request[5]) begin
                                            main_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_sdram_choose_req_request[0]) begin
                    main_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (main_sdram_choose_req_request[1]) begin
                        main_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_sdram_choose_req_request[2]) begin
                            main_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (main_sdram_choose_req_request[3]) begin
                                main_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (main_sdram_choose_req_request[4]) begin
                                    main_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (main_sdram_choose_req_request[5]) begin
                                        main_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (main_sdram_choose_req_request[6]) begin
                                            main_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    main_sdram_dfi_p0_cs_n <= 1'd0;
    main_sdram_dfi_p0_bank <= builder_array_muxed0;
    main_sdram_dfi_p0_address <= builder_array_muxed1;
    main_sdram_dfi_p0_cas_n <= (~builder_array_muxed2);
    main_sdram_dfi_p0_ras_n <= (~builder_array_muxed3);
    main_sdram_dfi_p0_we_n <= (~builder_array_muxed4);
    main_sdram_dfi_p0_rddata_en <= builder_array_muxed5;
    main_sdram_dfi_p0_wrdata_en <= builder_array_muxed6;
    main_sdram_dfi_p1_cs_n <= 1'd0;
    main_sdram_dfi_p1_bank <= builder_array_muxed7;
    main_sdram_dfi_p1_address <= builder_array_muxed8;
    main_sdram_dfi_p1_cas_n <= (~builder_array_muxed9);
    main_sdram_dfi_p1_ras_n <= (~builder_array_muxed10);
    main_sdram_dfi_p1_we_n <= (~builder_array_muxed11);
    main_sdram_dfi_p1_rddata_en <= builder_array_muxed12;
    main_sdram_dfi_p1_wrdata_en <= builder_array_muxed13;
    main_sdram_dfi_p2_cs_n <= 1'd0;
    main_sdram_dfi_p2_bank <= builder_array_muxed14;
    main_sdram_dfi_p2_address <= builder_array_muxed15;
    main_sdram_dfi_p2_cas_n <= (~builder_array_muxed16);
    main_sdram_dfi_p2_ras_n <= (~builder_array_muxed17);
    main_sdram_dfi_p2_we_n <= (~builder_array_muxed18);
    main_sdram_dfi_p2_rddata_en <= builder_array_muxed19;
    main_sdram_dfi_p2_wrdata_en <= builder_array_muxed20;
    main_sdram_dfi_p3_cs_n <= 1'd0;
    main_sdram_dfi_p3_bank <= builder_array_muxed21;
    main_sdram_dfi_p3_address <= builder_array_muxed22;
    main_sdram_dfi_p3_cas_n <= (~builder_array_muxed23);
    main_sdram_dfi_p3_ras_n <= (~builder_array_muxed24);
    main_sdram_dfi_p3_we_n <= (~builder_array_muxed25);
    main_sdram_dfi_p3_rddata_en <= builder_array_muxed26;
    main_sdram_dfi_p3_wrdata_en <= builder_array_muxed27;
    if (main_sdram_trrdcon_valid) begin
        main_sdram_trrdcon_count <= 1'd1;
        if (1'd0) begin
            main_sdram_trrdcon_ready <= 1'd1;
        end else begin
            main_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_trrdcon_ready)) begin
            main_sdram_trrdcon_count <= (main_sdram_trrdcon_count - 1'd1);
            if ((main_sdram_trrdcon_count == 1'd1)) begin
                main_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    main_sdram_tfawcon_window <= {main_sdram_tfawcon_window, main_sdram_tfawcon_valid};
    if ((main_sdram_tfawcon_count < 3'd4)) begin
        if ((main_sdram_tfawcon_count == 2'd3)) begin
            main_sdram_tfawcon_ready <= (~main_sdram_tfawcon_valid);
        end else begin
            main_sdram_tfawcon_ready <= 1'd1;
        end
    end
    if (main_sdram_tccdcon_valid) begin
        main_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            main_sdram_tccdcon_ready <= 1'd1;
        end else begin
            main_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_tccdcon_ready)) begin
            main_sdram_tccdcon_count <= (main_sdram_tccdcon_count - 1'd1);
            if ((main_sdram_tccdcon_count == 1'd1)) begin
                main_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_twtrcon_valid) begin
        main_sdram_twtrcon_count <= 3'd5;
        if (1'd0) begin
            main_sdram_twtrcon_ready <= 1'd1;
        end else begin
            main_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_twtrcon_ready)) begin
            main_sdram_twtrcon_count <= (main_sdram_twtrcon_count - 1'd1);
            if ((main_sdram_twtrcon_count == 1'd1)) begin
                main_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_multiplexer_state <= builder_multiplexer_next_state;
    builder_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_wdata_ready)) | ((builder_roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_wdata_ready)) | ((builder_roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_wdata_ready)) | ((builder_roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_wdata_ready)) | ((builder_roundrobin4_grant == 1'd0) & main_sdram_interface_bank4_wdata_ready)) | ((builder_roundrobin5_grant == 1'd0) & main_sdram_interface_bank5_wdata_ready)) | ((builder_roundrobin6_grant == 1'd0) & main_sdram_interface_bank6_wdata_ready)) | ((builder_roundrobin7_grant == 1'd0) & main_sdram_interface_bank7_wdata_ready));
    builder_new_master_wdata_ready1 <= builder_new_master_wdata_ready0;
    builder_new_master_wdata_ready2 <= builder_new_master_wdata_ready1;
    builder_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_rdata_valid)) | ((builder_roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_rdata_valid)) | ((builder_roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_rdata_valid)) | ((builder_roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_rdata_valid)) | ((builder_roundrobin4_grant == 1'd0) & main_sdram_interface_bank4_rdata_valid)) | ((builder_roundrobin5_grant == 1'd0) & main_sdram_interface_bank5_rdata_valid)) | ((builder_roundrobin6_grant == 1'd0) & main_sdram_interface_bank6_rdata_valid)) | ((builder_roundrobin7_grant == 1'd0) & main_sdram_interface_bank7_rdata_valid));
    builder_new_master_rdata_valid1 <= builder_new_master_rdata_valid0;
    builder_new_master_rdata_valid2 <= builder_new_master_rdata_valid1;
    builder_new_master_rdata_valid3 <= builder_new_master_rdata_valid2;
    builder_new_master_rdata_valid4 <= builder_new_master_rdata_valid3;
    builder_new_master_rdata_valid5 <= builder_new_master_rdata_valid4;
    builder_new_master_rdata_valid6 <= builder_new_master_rdata_valid5;
    builder_new_master_rdata_valid7 <= builder_new_master_rdata_valid6;
    builder_new_master_rdata_valid8 <= builder_new_master_rdata_valid7;
    if (main_w_converter_converter_source_ready) begin
        main_w_converter_converter_strobe_all <= 1'd0;
    end
    if (main_w_converter_converter_load_part) begin
        if (((main_w_converter_converter_demux == 3'd7) | main_w_converter_converter_sink_last)) begin
            main_w_converter_converter_demux <= 1'd0;
            main_w_converter_converter_strobe_all <= 1'd1;
        end else begin
            main_w_converter_converter_demux <= (main_w_converter_converter_demux + 1'd1);
        end
    end
    if ((main_w_converter_converter_source_valid & main_w_converter_converter_source_ready)) begin
        if ((main_w_converter_converter_sink_valid & main_w_converter_converter_sink_ready)) begin
            main_w_converter_converter_source_first <= main_w_converter_converter_sink_first;
            main_w_converter_converter_source_last <= main_w_converter_converter_sink_last;
        end else begin
            main_w_converter_converter_source_first <= 1'd0;
            main_w_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((main_w_converter_converter_sink_valid & main_w_converter_converter_sink_ready)) begin
            main_w_converter_converter_source_first <= (main_w_converter_converter_sink_first | main_w_converter_converter_source_first);
            main_w_converter_converter_source_last <= (main_w_converter_converter_sink_last | main_w_converter_converter_source_last);
        end
    end
    if (main_w_converter_converter_load_part) begin
        case (main_w_converter_converter_demux)
            1'd0: begin
                main_w_converter_converter_source_payload_data[71:0] <= main_w_converter_converter_sink_payload_data;
            end
            1'd1: begin
                main_w_converter_converter_source_payload_data[143:72] <= main_w_converter_converter_sink_payload_data;
            end
            2'd2: begin
                main_w_converter_converter_source_payload_data[215:144] <= main_w_converter_converter_sink_payload_data;
            end
            2'd3: begin
                main_w_converter_converter_source_payload_data[287:216] <= main_w_converter_converter_sink_payload_data;
            end
            3'd4: begin
                main_w_converter_converter_source_payload_data[359:288] <= main_w_converter_converter_sink_payload_data;
            end
            3'd5: begin
                main_w_converter_converter_source_payload_data[431:360] <= main_w_converter_converter_sink_payload_data;
            end
            3'd6: begin
                main_w_converter_converter_source_payload_data[503:432] <= main_w_converter_converter_sink_payload_data;
            end
            3'd7: begin
                main_w_converter_converter_source_payload_data[575:504] <= main_w_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (main_w_converter_converter_load_part) begin
        main_w_converter_converter_source_payload_valid_token_count <= (main_w_converter_converter_demux + 1'd1);
    end
    if ((main_r_converter_converter_source_valid & main_r_converter_converter_source_ready)) begin
        if (main_r_converter_converter_last) begin
            main_r_converter_converter_mux <= 1'd0;
        end else begin
            main_r_converter_converter_mux <= (main_r_converter_converter_mux + 1'd1);
        end
    end
    if (main_write_w_buffer_queue) begin
        if ((~main_write_w_buffer_dequeue)) begin
            main_write_w_buffer_level2 <= (main_write_w_buffer_level2 + 1'd1);
        end
    end else begin
        if (main_write_w_buffer_dequeue) begin
            main_write_w_buffer_level2 <= (main_write_w_buffer_level2 - 1'd1);
        end
    end
    if (((~main_write_pipe_valid_source_valid) | main_write_pipe_valid_source_ready)) begin
        main_write_pipe_valid_source_valid <= main_write_pipe_valid_sink_valid;
        main_write_pipe_valid_source_first <= main_write_pipe_valid_sink_first;
        main_write_pipe_valid_source_last <= main_write_pipe_valid_sink_last;
        main_write_pipe_valid_source_payload_addr <= main_write_pipe_valid_sink_payload_addr;
        main_write_pipe_valid_source_payload_burst <= main_write_pipe_valid_sink_payload_burst;
        main_write_pipe_valid_source_payload_len <= main_write_pipe_valid_sink_payload_len;
        main_write_pipe_valid_source_payload_size <= main_write_pipe_valid_sink_payload_size;
        main_write_pipe_valid_source_payload_lock <= main_write_pipe_valid_sink_payload_lock;
        main_write_pipe_valid_source_payload_prot <= main_write_pipe_valid_sink_payload_prot;
        main_write_pipe_valid_source_payload_cache <= main_write_pipe_valid_sink_payload_cache;
        main_write_pipe_valid_source_payload_qos <= main_write_pipe_valid_sink_payload_qos;
        main_write_pipe_valid_source_payload_region <= main_write_pipe_valid_sink_payload_region;
        main_write_pipe_valid_source_param_id <= main_write_pipe_valid_sink_param_id;
        main_write_pipe_valid_source_param_dest <= main_write_pipe_valid_sink_param_dest;
        main_write_pipe_valid_source_param_user <= main_write_pipe_valid_sink_param_user;
    end
    if ((main_write_aw_valid & main_write_aw_ready)) begin
        if (main_write_aw_last) begin
            main_write_beat_count <= 1'd0;
            main_write_beat_offset <= 1'd0;
        end else begin
            main_write_beat_count <= (main_write_beat_count + 1'd1);
            if ((((main_write_source_source_payload_burst == 1'd1) & 1'd1) | ((main_write_source_source_payload_burst == 2'd2) & 1'd1))) begin
                main_write_beat_offset <= (main_write_beat_offset + $signed({1'd0, main_write_beat_size}));
            end
        end
        if (((main_write_source_source_payload_burst == 2'd2) & 1'd1)) begin
            if (((main_write_aw_payload_addr & main_write_beat_wrap) == main_write_beat_wrap)) begin
                main_write_beat_offset <= (main_write_beat_offset - $signed({1'd0, main_write_beat_wrap}));
            end
        end
    end
    if (main_write_w_buffer_syncfifo_re) begin
        main_write_w_buffer_readable <= 1'd1;
    end else begin
        if (main_write_w_buffer_re) begin
            main_write_w_buffer_readable <= 1'd0;
        end
    end
    if (((main_write_w_buffer_syncfifo_we & main_write_w_buffer_syncfifo_writable) & (~main_write_w_buffer_replace))) begin
        main_write_w_buffer_produce <= (main_write_w_buffer_produce + 1'd1);
    end
    if (main_write_w_buffer_do_read) begin
        main_write_w_buffer_consume <= (main_write_w_buffer_consume + 1'd1);
    end
    if (((main_write_w_buffer_syncfifo_we & main_write_w_buffer_syncfifo_writable) & (~main_write_w_buffer_replace))) begin
        if ((~main_write_w_buffer_do_read)) begin
            main_write_w_buffer_level0 <= (main_write_w_buffer_level0 + 1'd1);
        end
    end else begin
        if (main_write_w_buffer_do_read) begin
            main_write_w_buffer_level0 <= (main_write_w_buffer_level0 - 1'd1);
        end
    end
    if (((main_write_id_buffer_syncfifo_we & main_write_id_buffer_syncfifo_writable) & (~main_write_id_buffer_replace))) begin
        main_write_id_buffer_produce <= (main_write_id_buffer_produce + 1'd1);
    end
    if (main_write_id_buffer_do_read) begin
        main_write_id_buffer_consume <= (main_write_id_buffer_consume + 1'd1);
    end
    if (((main_write_id_buffer_syncfifo_we & main_write_id_buffer_syncfifo_writable) & (~main_write_id_buffer_replace))) begin
        if ((~main_write_id_buffer_do_read)) begin
            main_write_id_buffer_level <= (main_write_id_buffer_level + 1'd1);
        end
    end else begin
        if (main_write_id_buffer_do_read) begin
            main_write_id_buffer_level <= (main_write_id_buffer_level - 1'd1);
        end
    end
    if (((main_write_resp_buffer_syncfifo_we & main_write_resp_buffer_syncfifo_writable) & (~main_write_resp_buffer_replace))) begin
        main_write_resp_buffer_produce <= (main_write_resp_buffer_produce + 1'd1);
    end
    if (main_write_resp_buffer_do_read) begin
        main_write_resp_buffer_consume <= (main_write_resp_buffer_consume + 1'd1);
    end
    if (((main_write_resp_buffer_syncfifo_we & main_write_resp_buffer_syncfifo_writable) & (~main_write_resp_buffer_replace))) begin
        if ((~main_write_resp_buffer_do_read)) begin
            main_write_resp_buffer_level <= (main_write_resp_buffer_level + 1'd1);
        end
    end else begin
        if (main_write_resp_buffer_do_read) begin
            main_write_resp_buffer_level <= (main_write_resp_buffer_level - 1'd1);
        end
    end
    if (main_read_r_buffer_queue) begin
        if ((~main_read_r_buffer_dequeue)) begin
            main_read_r_buffer_level2 <= (main_read_r_buffer_level2 + 1'd1);
        end
    end else begin
        if (main_read_r_buffer_dequeue) begin
            main_read_r_buffer_level2 <= (main_read_r_buffer_level2 - 1'd1);
        end
    end
    if (((~main_read_pipe_valid_source_valid) | main_read_pipe_valid_source_ready)) begin
        main_read_pipe_valid_source_valid <= main_read_pipe_valid_sink_valid;
        main_read_pipe_valid_source_first <= main_read_pipe_valid_sink_first;
        main_read_pipe_valid_source_last <= main_read_pipe_valid_sink_last;
        main_read_pipe_valid_source_payload_addr <= main_read_pipe_valid_sink_payload_addr;
        main_read_pipe_valid_source_payload_burst <= main_read_pipe_valid_sink_payload_burst;
        main_read_pipe_valid_source_payload_len <= main_read_pipe_valid_sink_payload_len;
        main_read_pipe_valid_source_payload_size <= main_read_pipe_valid_sink_payload_size;
        main_read_pipe_valid_source_payload_lock <= main_read_pipe_valid_sink_payload_lock;
        main_read_pipe_valid_source_payload_prot <= main_read_pipe_valid_sink_payload_prot;
        main_read_pipe_valid_source_payload_cache <= main_read_pipe_valid_sink_payload_cache;
        main_read_pipe_valid_source_payload_qos <= main_read_pipe_valid_sink_payload_qos;
        main_read_pipe_valid_source_payload_region <= main_read_pipe_valid_sink_payload_region;
        main_read_pipe_valid_source_param_id <= main_read_pipe_valid_sink_param_id;
        main_read_pipe_valid_source_param_dest <= main_read_pipe_valid_sink_param_dest;
        main_read_pipe_valid_source_param_user <= main_read_pipe_valid_sink_param_user;
    end
    if ((main_read_ar_valid & main_read_ar_ready)) begin
        if (main_read_ar_last) begin
            main_read_beat_count <= 1'd0;
            main_read_beat_offset <= 1'd0;
        end else begin
            main_read_beat_count <= (main_read_beat_count + 1'd1);
            if ((((main_read_source_source_payload_burst == 1'd1) & 1'd1) | ((main_read_source_source_payload_burst == 2'd2) & 1'd1))) begin
                main_read_beat_offset <= (main_read_beat_offset + $signed({1'd0, main_read_beat_size}));
            end
        end
        if (((main_read_source_source_payload_burst == 2'd2) & 1'd1)) begin
            if (((main_read_ar_payload_addr & main_read_beat_wrap) == main_read_beat_wrap)) begin
                main_read_beat_offset <= (main_read_beat_offset - $signed({1'd0, main_read_beat_wrap}));
            end
        end
    end
    if (main_read_r_buffer_syncfifo_re) begin
        main_read_r_buffer_readable <= 1'd1;
    end else begin
        if (main_read_r_buffer_re) begin
            main_read_r_buffer_readable <= 1'd0;
        end
    end
    if (((main_read_r_buffer_syncfifo_we & main_read_r_buffer_syncfifo_writable) & (~main_read_r_buffer_replace))) begin
        main_read_r_buffer_produce <= (main_read_r_buffer_produce + 1'd1);
    end
    if (main_read_r_buffer_do_read) begin
        main_read_r_buffer_consume <= (main_read_r_buffer_consume + 1'd1);
    end
    if (((main_read_r_buffer_syncfifo_we & main_read_r_buffer_syncfifo_writable) & (~main_read_r_buffer_replace))) begin
        if ((~main_read_r_buffer_do_read)) begin
            main_read_r_buffer_level0 <= (main_read_r_buffer_level0 + 1'd1);
        end
    end else begin
        if (main_read_r_buffer_do_read) begin
            main_read_r_buffer_level0 <= (main_read_r_buffer_level0 - 1'd1);
        end
    end
    if (((main_read_id_buffer_syncfifo_we & main_read_id_buffer_syncfifo_writable) & (~main_read_id_buffer_replace))) begin
        main_read_id_buffer_produce <= (main_read_id_buffer_produce + 1'd1);
    end
    if (main_read_id_buffer_do_read) begin
        main_read_id_buffer_consume <= (main_read_id_buffer_consume + 1'd1);
    end
    if (((main_read_id_buffer_syncfifo_we & main_read_id_buffer_syncfifo_writable) & (~main_read_id_buffer_replace))) begin
        if ((~main_read_id_buffer_do_read)) begin
            main_read_id_buffer_level <= (main_read_id_buffer_level + 1'd1);
        end
    end else begin
        if (main_read_id_buffer_do_read) begin
            main_read_id_buffer_level <= (main_read_id_buffer_level - 1'd1);
        end
    end
    if (main_ce) begin
        case (main_grant)
            1'd0: begin
                if (main_request[1]) begin
                    main_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (main_request[0]) begin
                    main_grant <= 1'd0;
                end
            end
        endcase
    end
    if (main_done) begin
        main_chaser <= {main_chaser, (~main_chaser[7])};
    end
    if (main_re) begin
        main_mode <= 1'd1;
    end
    if (main_wait) begin
        if ((~main_done)) begin
            main_count <= (main_count - 1'd1);
        end
    end else begin
        main_count <= 23'd6250000;
    end
    builder_wishbone2csr_state <= builder_wishbone2csr_next_state;
    if (builder_interface1_dat_w_wishbone2csr_next_value_ce0) begin
        builder_interface1_dat_w <= builder_interface1_dat_w_wishbone2csr_next_value0;
    end
    if (builder_interface1_adr_wishbone2csr_next_value_ce1) begin
        builder_interface1_adr <= builder_interface1_adr_wishbone2csr_next_value1;
    end
    if (builder_interface1_re_wishbone2csr_next_value_ce2) begin
        builder_interface1_re <= builder_interface1_re_wishbone2csr_next_value2;
    end
    if (builder_interface1_we_wishbone2csr_next_value_ce3) begin
        builder_interface1_we <= builder_interface1_we_wishbone2csr_next_value3;
    end
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank0_reset0_re) begin
        main_reset_storage <= builder_csr_bankarray_csrbank0_reset0_r;
    end
    main_reset_re <= builder_csr_bankarray_csrbank0_reset0_re;
    if (builder_csr_bankarray_csrbank0_scratch0_re) begin
        main_scratch_storage <= builder_csr_bankarray_csrbank0_scratch0_r;
    end
    main_scratch_re <= builder_csr_bankarray_csrbank0_scratch0_re;
    main_bus_errors_re <= builder_csr_bankarray_csrbank0_bus_errors_re;
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_rst0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_en_vtc0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_half_sys8x_taps_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_wlevel_en0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_cdly_rst_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_cdly_inc_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_cdly_value_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_dly_sel0_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_rdly_dq_rst_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_rdly_dq_inc_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_rdly_dq_bitslip_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_wdly_dq_rst_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_wdly_dq_inc_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_wdly_dqs_rst_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_wdly_dqs_inc_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_wdly_dq_bitslip_rst_w;
            end
            5'd19: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_usddrphy_wdly_dq_bitslip_w;
            end
            5'd20: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_rdphase0_w;
            end
            5'd21: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_wrphase0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_rst0_re) begin
        main_usddrphy_rst_storage <= builder_csr_bankarray_csrbank1_rst0_r;
    end
    main_usddrphy_rst_re <= builder_csr_bankarray_csrbank1_rst0_re;
    if (builder_csr_bankarray_csrbank1_en_vtc0_re) begin
        main_usddrphy_en_vtc_storage <= builder_csr_bankarray_csrbank1_en_vtc0_r;
    end
    main_usddrphy_en_vtc_re <= builder_csr_bankarray_csrbank1_en_vtc0_re;
    main_usddrphy_half_sys8x_taps_re <= builder_csr_bankarray_csrbank1_half_sys8x_taps_re;
    if (builder_csr_bankarray_csrbank1_wlevel_en0_re) begin
        main_usddrphy_wlevel_en_storage <= builder_csr_bankarray_csrbank1_wlevel_en0_r;
    end
    main_usddrphy_wlevel_en_re <= builder_csr_bankarray_csrbank1_wlevel_en0_re;
    main_usddrphy_cdly_value_re <= builder_csr_bankarray_csrbank1_cdly_value_re;
    if (builder_csr_bankarray_csrbank1_dly_sel0_re) begin
        main_usddrphy_dly_sel_storage <= builder_csr_bankarray_csrbank1_dly_sel0_r;
    end
    main_usddrphy_dly_sel_re <= builder_csr_bankarray_csrbank1_dly_sel0_re;
    main_usddrphy_wdly_dqs_inc_count_re <= builder_csr_bankarray_csrbank1_wdly_dqs_inc_count_re;
    if (builder_csr_bankarray_csrbank1_rdphase0_re) begin
        main_usddrphy_rdphase_storage <= builder_csr_bankarray_csrbank1_rdphase0_r;
    end
    main_usddrphy_rdphase_re <= builder_csr_bankarray_csrbank1_rdphase0_re;
    if (builder_csr_bankarray_csrbank1_wrphase0_re) begin
        main_usddrphy_wrphase_storage <= builder_csr_bankarray_csrbank1_wrphase0_r;
    end
    main_usddrphy_wrphase_re <= builder_csr_bankarray_csrbank1_wrphase0_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_out0_re) begin
        main_storage <= builder_csr_bankarray_csrbank2_out0_r;
    end
    main_re <= builder_csr_bankarray_csrbank2_out0_re;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_sdram_phaseinjector1_command_issue_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w;
            end
            5'd19: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
            end
            5'd20: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
            end
            5'd21: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w;
            end
            5'd22: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w;
            end
            5'd23: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
            end
            5'd24: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
            end
            5'd25: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_command0_w;
            end
            5'd26: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_sdram_phaseinjector2_command_issue_w;
            end
            5'd27: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_address0_w;
            end
            5'd28: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_w;
            end
            5'd29: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_w;
            end
            5'd30: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_w;
            end
            5'd31: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_w;
            end
            6'd32: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_w;
            end
            6'd33: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_w;
            end
            6'd34: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_w;
            end
            6'd35: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_w;
            end
            6'd36: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_w;
            end
            6'd37: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_command0_w;
            end
            6'd38: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_sdram_phaseinjector3_command_issue_w;
            end
            6'd39: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_address0_w;
            end
            6'd40: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_w;
            end
            6'd41: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_w;
            end
            6'd42: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_w;
            end
            6'd43: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_w;
            end
            6'd44: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_w;
            end
            6'd45: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_w;
            end
            6'd46: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_w;
            end
            6'd47: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_w;
            end
            6'd48: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_dfii_control0_re) begin
        main_sdram_storage <= builder_csr_bankarray_csrbank3_dfii_control0_r;
    end
    main_sdram_re <= builder_csr_bankarray_csrbank3_dfii_control0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) begin
        main_sdram_phaseinjector0_command_storage <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
    end
    main_sdram_phaseinjector0_command_re <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) begin
        main_sdram_phaseinjector0_address_storage <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
    end
    main_sdram_phaseinjector0_address_re <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) begin
        main_sdram_phaseinjector0_baddress_storage <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
    end
    main_sdram_phaseinjector0_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) begin
        main_sdram_phaseinjector0_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) begin
        main_sdram_phaseinjector0_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) begin
        main_sdram_phaseinjector0_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) begin
        main_sdram_phaseinjector0_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
    end
    main_sdram_phaseinjector0_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re;
    main_sdram_phaseinjector0_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) begin
        main_sdram_phaseinjector1_command_storage <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_r;
    end
    main_sdram_phaseinjector1_command_re <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) begin
        main_sdram_phaseinjector1_address_storage <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_r;
    end
    main_sdram_phaseinjector1_address_re <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) begin
        main_sdram_phaseinjector1_baddress_storage <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
    end
    main_sdram_phaseinjector1_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) begin
        main_sdram_phaseinjector1_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) begin
        main_sdram_phaseinjector1_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) begin
        main_sdram_phaseinjector1_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) begin
        main_sdram_phaseinjector1_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
    end
    main_sdram_phaseinjector1_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re;
    main_sdram_phaseinjector1_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_command0_re) begin
        main_sdram_phaseinjector2_command_storage <= builder_csr_bankarray_csrbank3_dfii_pi2_command0_r;
    end
    main_sdram_phaseinjector2_command_re <= builder_csr_bankarray_csrbank3_dfii_pi2_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_address0_re) begin
        main_sdram_phaseinjector2_address_storage <= builder_csr_bankarray_csrbank3_dfii_pi2_address0_r;
    end
    main_sdram_phaseinjector2_address_re <= builder_csr_bankarray_csrbank3_dfii_pi2_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re) begin
        main_sdram_phaseinjector2_baddress_storage <= builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_r;
    end
    main_sdram_phaseinjector2_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re) begin
        main_sdram_phaseinjector2_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re) begin
        main_sdram_phaseinjector2_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re) begin
        main_sdram_phaseinjector2_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re) begin
        main_sdram_phaseinjector2_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_r;
    end
    main_sdram_phaseinjector2_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re;
    main_sdram_phaseinjector2_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_command0_re) begin
        main_sdram_phaseinjector3_command_storage <= builder_csr_bankarray_csrbank3_dfii_pi3_command0_r;
    end
    main_sdram_phaseinjector3_command_re <= builder_csr_bankarray_csrbank3_dfii_pi3_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_address0_re) begin
        main_sdram_phaseinjector3_address_storage <= builder_csr_bankarray_csrbank3_dfii_pi3_address0_r;
    end
    main_sdram_phaseinjector3_address_re <= builder_csr_bankarray_csrbank3_dfii_pi3_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re) begin
        main_sdram_phaseinjector3_baddress_storage <= builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_r;
    end
    main_sdram_phaseinjector3_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re) begin
        main_sdram_phaseinjector3_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re) begin
        main_sdram_phaseinjector3_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re) begin
        main_sdram_phaseinjector3_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re) begin
        main_sdram_phaseinjector3_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_r;
    end
    main_sdram_phaseinjector3_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re;
    main_sdram_phaseinjector3_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_load0_re) begin
        main_timer_load_storage <= builder_csr_bankarray_csrbank4_load0_r;
    end
    main_timer_load_re <= builder_csr_bankarray_csrbank4_load0_re;
    if (builder_csr_bankarray_csrbank4_reload0_re) begin
        main_timer_reload_storage <= builder_csr_bankarray_csrbank4_reload0_r;
    end
    main_timer_reload_re <= builder_csr_bankarray_csrbank4_reload0_re;
    if (builder_csr_bankarray_csrbank4_en0_re) begin
        main_timer_en_storage <= builder_csr_bankarray_csrbank4_en0_r;
    end
    main_timer_en_re <= builder_csr_bankarray_csrbank4_en0_re;
    if (builder_csr_bankarray_csrbank4_update_value0_re) begin
        main_timer_update_value_storage <= builder_csr_bankarray_csrbank4_update_value0_r;
    end
    main_timer_update_value_re <= builder_csr_bankarray_csrbank4_update_value0_re;
    main_timer_value_re <= builder_csr_bankarray_csrbank4_value_re;
    main_timer_status_re <= builder_csr_bankarray_csrbank4_ev_status_re;
    if (builder_csr_bankarray_csrbank4_ev_pending_re) begin
        main_timer_pending_r <= builder_csr_bankarray_csrbank4_ev_pending_r;
    end
    main_timer_pending_re <= builder_csr_bankarray_csrbank4_ev_pending_re;
    if (builder_csr_bankarray_csrbank4_ev_enable0_re) begin
        main_timer_enable_storage <= builder_csr_bankarray_csrbank4_ev_enable0_r;
    end
    main_timer_enable_re <= builder_csr_bankarray_csrbank4_ev_enable0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= main_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxfull_w;
            end
        endcase
    end
    main_uart_txfull_re <= builder_csr_bankarray_csrbank5_txfull_re;
    main_uart_rxempty_re <= builder_csr_bankarray_csrbank5_rxempty_re;
    main_uart_status_re <= builder_csr_bankarray_csrbank5_ev_status_re;
    if (builder_csr_bankarray_csrbank5_ev_pending_re) begin
        main_uart_pending_r <= builder_csr_bankarray_csrbank5_ev_pending_r;
    end
    main_uart_pending_re <= builder_csr_bankarray_csrbank5_ev_pending_re;
    if (builder_csr_bankarray_csrbank5_ev_enable0_re) begin
        main_uart_enable_storage <= builder_csr_bankarray_csrbank5_ev_enable0_r;
    end
    main_uart_enable_re <= builder_csr_bankarray_csrbank5_ev_enable0_re;
    main_uart_txempty_re <= builder_csr_bankarray_csrbank5_txempty_re;
    main_uart_rxfull_re <= builder_csr_bankarray_csrbank5_rxfull_re;
    if (sys_rst) begin
        main_reset_storage <= 2'd0;
        main_reset_re <= 1'd0;
        main_scratch_storage <= 32'd305419896;
        main_scratch_re <= 1'd0;
        main_bus_errors_re <= 1'd0;
        main_bus_errors <= 32'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_valid <= 1'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_addr <= 32'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_burst <= 2'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_len <= 8'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_size <= 3'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_lock <= 1'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_prot <= 3'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_cache <= 4'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_qos <= 4'd0;
        main_rocket_mmio_a2w_axi2axi_lite_pipe_valid_source_payload_region <= 4'd0;
        main_rocket_mmio_a2w_axi2axi_lite_beat_count <= 8'd0;
        main_rocket_mmio_a2w_axi2axi_lite_beat_offset <= 13'd0;
        main_rocket_mmio_a2w_axi2axi_lite_cmd_done <= 1'd0;
        main_rocket_mmio_a2w_axi2axi_lite_last_ar_aw_n <= 1'd0;
        main_rocket_mmio_a2w_axi_lite2wishbone_data <= 64'd0;
        main_rocket_mmio_a2w_axi_lite2wishbone_last_ar_aw_n <= 1'd0;
        main_rocket_l2fb_a2w_cmd_done <= 1'd0;
        main_rocket_l2fb_a2w_data_done <= 1'd0;
        main_socbushandler_count <= 1'd0;
        main_basesoc_ram_bus_ack <= 1'd0;
        main_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        main_tx_tick <= 1'd0;
        main_rx_tick <= 1'd0;
        main_rx_rx_d <= 1'd0;
        main_uart_txfull_re <= 1'd0;
        main_uart_rxempty_re <= 1'd0;
        main_uart_tx_pending <= 1'd0;
        main_uart_tx_trigger_d <= 1'd0;
        main_uart_rx_pending <= 1'd0;
        main_uart_rx_trigger_d <= 1'd0;
        main_uart_status_re <= 1'd0;
        main_uart_pending_re <= 1'd0;
        main_uart_pending_r <= 2'd0;
        main_uart_enable_storage <= 2'd0;
        main_uart_enable_re <= 1'd0;
        main_uart_txempty_re <= 1'd0;
        main_uart_rxfull_re <= 1'd0;
        main_uart_tx_fifo_readable <= 1'd0;
        main_uart_tx_fifo_level0 <= 5'd0;
        main_uart_tx_fifo_produce <= 4'd0;
        main_uart_tx_fifo_consume <= 4'd0;
        main_uart_rx_fifo_readable <= 1'd0;
        main_uart_rx_fifo_level0 <= 5'd0;
        main_uart_rx_fifo_produce <= 4'd0;
        main_uart_rx_fifo_consume <= 4'd0;
        main_timer_load_storage <= 32'd0;
        main_timer_load_re <= 1'd0;
        main_timer_reload_storage <= 32'd0;
        main_timer_reload_re <= 1'd0;
        main_timer_en_storage <= 1'd0;
        main_timer_en_re <= 1'd0;
        main_timer_update_value_storage <= 1'd0;
        main_timer_update_value_re <= 1'd0;
        main_timer_value_status <= 32'd0;
        main_timer_value_re <= 1'd0;
        main_timer_zero_pending <= 1'd0;
        main_timer_zero_trigger_d <= 1'd0;
        main_timer_status_re <= 1'd0;
        main_timer_pending_re <= 1'd0;
        main_timer_pending_r <= 1'd0;
        main_timer_enable_storage <= 1'd0;
        main_timer_enable_re <= 1'd0;
        main_timer_value <= 32'd0;
        main_usddrphy_rst_storage <= 1'd0;
        main_usddrphy_rst_re <= 1'd0;
        main_usddrphy_en_vtc_storage <= 1'd1;
        main_usddrphy_en_vtc_re <= 1'd0;
        main_usddrphy_half_sys8x_taps_re <= 1'd0;
        main_usddrphy_wlevel_en_storage <= 1'd0;
        main_usddrphy_wlevel_en_re <= 1'd0;
        main_usddrphy_cdly_value_re <= 1'd0;
        main_usddrphy_dly_sel_storage <= 8'd0;
        main_usddrphy_dly_sel_re <= 1'd0;
        main_usddrphy_wdly_dqs_inc_count_re <= 1'd0;
        main_usddrphy_rdphase_storage <= 2'd3;
        main_usddrphy_rdphase_re <= 1'd0;
        main_usddrphy_wrphase_storage <= 2'd3;
        main_usddrphy_wrphase_re <= 1'd0;
        main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        main_usddrphy_bitslip0_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count0 <= 9'd0;
        main_usddrphy_bitslip1_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count1 <= 9'd0;
        main_usddrphy_bitslip2_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count2 <= 9'd0;
        main_usddrphy_bitslip3_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count3 <= 9'd0;
        main_usddrphy_bitslip4_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count4 <= 9'd0;
        main_usddrphy_bitslip5_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count5 <= 9'd0;
        main_usddrphy_bitslip6_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count6 <= 9'd0;
        main_usddrphy_bitslip7_value0 <= 3'd7;
        main_usddrphy_wdly_dqs_inc_count7 <= 9'd0;
        main_usddrphy_bitslip0_value1 <= 3'd7;
        main_usddrphy_bitslip1_value1 <= 3'd7;
        main_usddrphy_bitslip2_value1 <= 3'd7;
        main_usddrphy_bitslip3_value1 <= 3'd7;
        main_usddrphy_bitslip4_value1 <= 3'd7;
        main_usddrphy_bitslip5_value1 <= 3'd7;
        main_usddrphy_bitslip6_value1 <= 3'd7;
        main_usddrphy_bitslip7_value1 <= 3'd7;
        main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        main_usddrphy_bitslip0_value2 <= 3'd7;
        main_usddrphy_bitslip0_value3 <= 3'd7;
        main_usddrphy_bitslip1_value2 <= 3'd7;
        main_usddrphy_bitslip1_value3 <= 3'd7;
        main_usddrphy_bitslip2_value2 <= 3'd7;
        main_usddrphy_bitslip2_value3 <= 3'd7;
        main_usddrphy_bitslip3_value2 <= 3'd7;
        main_usddrphy_bitslip3_value3 <= 3'd7;
        main_usddrphy_bitslip4_value2 <= 3'd7;
        main_usddrphy_bitslip4_value3 <= 3'd7;
        main_usddrphy_bitslip5_value2 <= 3'd7;
        main_usddrphy_bitslip5_value3 <= 3'd7;
        main_usddrphy_bitslip6_value2 <= 3'd7;
        main_usddrphy_bitslip6_value3 <= 3'd7;
        main_usddrphy_bitslip7_value2 <= 3'd7;
        main_usddrphy_bitslip7_value3 <= 3'd7;
        main_usddrphy_bitslip8_value0 <= 3'd7;
        main_usddrphy_bitslip8_value1 <= 3'd7;
        main_usddrphy_bitslip9_value0 <= 3'd7;
        main_usddrphy_bitslip9_value1 <= 3'd7;
        main_usddrphy_bitslip10_value0 <= 3'd7;
        main_usddrphy_bitslip10_value1 <= 3'd7;
        main_usddrphy_bitslip11_value0 <= 3'd7;
        main_usddrphy_bitslip11_value1 <= 3'd7;
        main_usddrphy_bitslip12_value0 <= 3'd7;
        main_usddrphy_bitslip12_value1 <= 3'd7;
        main_usddrphy_bitslip13_value0 <= 3'd7;
        main_usddrphy_bitslip13_value1 <= 3'd7;
        main_usddrphy_bitslip14_value0 <= 3'd7;
        main_usddrphy_bitslip14_value1 <= 3'd7;
        main_usddrphy_bitslip15_value0 <= 3'd7;
        main_usddrphy_bitslip15_value1 <= 3'd7;
        main_usddrphy_bitslip16_value0 <= 3'd7;
        main_usddrphy_bitslip16_value1 <= 3'd7;
        main_usddrphy_bitslip17_value0 <= 3'd7;
        main_usddrphy_bitslip17_value1 <= 3'd7;
        main_usddrphy_bitslip18_value0 <= 3'd7;
        main_usddrphy_bitslip18_value1 <= 3'd7;
        main_usddrphy_bitslip19_value0 <= 3'd7;
        main_usddrphy_bitslip19_value1 <= 3'd7;
        main_usddrphy_bitslip20_value0 <= 3'd7;
        main_usddrphy_bitslip20_value1 <= 3'd7;
        main_usddrphy_bitslip21_value0 <= 3'd7;
        main_usddrphy_bitslip21_value1 <= 3'd7;
        main_usddrphy_bitslip22_value0 <= 3'd7;
        main_usddrphy_bitslip22_value1 <= 3'd7;
        main_usddrphy_bitslip23_value0 <= 3'd7;
        main_usddrphy_bitslip23_value1 <= 3'd7;
        main_usddrphy_bitslip24_value0 <= 3'd7;
        main_usddrphy_bitslip24_value1 <= 3'd7;
        main_usddrphy_bitslip25_value0 <= 3'd7;
        main_usddrphy_bitslip25_value1 <= 3'd7;
        main_usddrphy_bitslip26_value0 <= 3'd7;
        main_usddrphy_bitslip26_value1 <= 3'd7;
        main_usddrphy_bitslip27_value0 <= 3'd7;
        main_usddrphy_bitslip27_value1 <= 3'd7;
        main_usddrphy_bitslip28_value0 <= 3'd7;
        main_usddrphy_bitslip28_value1 <= 3'd7;
        main_usddrphy_bitslip29_value0 <= 3'd7;
        main_usddrphy_bitslip29_value1 <= 3'd7;
        main_usddrphy_bitslip30_value0 <= 3'd7;
        main_usddrphy_bitslip30_value1 <= 3'd7;
        main_usddrphy_bitslip31_value0 <= 3'd7;
        main_usddrphy_bitslip31_value1 <= 3'd7;
        main_usddrphy_bitslip32_value0 <= 3'd7;
        main_usddrphy_bitslip32_value1 <= 3'd7;
        main_usddrphy_bitslip33_value0 <= 3'd7;
        main_usddrphy_bitslip33_value1 <= 3'd7;
        main_usddrphy_bitslip34_value0 <= 3'd7;
        main_usddrphy_bitslip34_value1 <= 3'd7;
        main_usddrphy_bitslip35_value0 <= 3'd7;
        main_usddrphy_bitslip35_value1 <= 3'd7;
        main_usddrphy_bitslip36_value0 <= 3'd7;
        main_usddrphy_bitslip36_value1 <= 3'd7;
        main_usddrphy_bitslip37_value0 <= 3'd7;
        main_usddrphy_bitslip37_value1 <= 3'd7;
        main_usddrphy_bitslip38_value0 <= 3'd7;
        main_usddrphy_bitslip38_value1 <= 3'd7;
        main_usddrphy_bitslip39_value0 <= 3'd7;
        main_usddrphy_bitslip39_value1 <= 3'd7;
        main_usddrphy_bitslip40_value0 <= 3'd7;
        main_usddrphy_bitslip40_value1 <= 3'd7;
        main_usddrphy_bitslip41_value0 <= 3'd7;
        main_usddrphy_bitslip41_value1 <= 3'd7;
        main_usddrphy_bitslip42_value0 <= 3'd7;
        main_usddrphy_bitslip42_value1 <= 3'd7;
        main_usddrphy_bitslip43_value0 <= 3'd7;
        main_usddrphy_bitslip43_value1 <= 3'd7;
        main_usddrphy_bitslip44_value0 <= 3'd7;
        main_usddrphy_bitslip44_value1 <= 3'd7;
        main_usddrphy_bitslip45_value0 <= 3'd7;
        main_usddrphy_bitslip45_value1 <= 3'd7;
        main_usddrphy_bitslip46_value0 <= 3'd7;
        main_usddrphy_bitslip46_value1 <= 3'd7;
        main_usddrphy_bitslip47_value0 <= 3'd7;
        main_usddrphy_bitslip47_value1 <= 3'd7;
        main_usddrphy_bitslip48_value0 <= 3'd7;
        main_usddrphy_bitslip48_value1 <= 3'd7;
        main_usddrphy_bitslip49_value0 <= 3'd7;
        main_usddrphy_bitslip49_value1 <= 3'd7;
        main_usddrphy_bitslip50_value0 <= 3'd7;
        main_usddrphy_bitslip50_value1 <= 3'd7;
        main_usddrphy_bitslip51_value0 <= 3'd7;
        main_usddrphy_bitslip51_value1 <= 3'd7;
        main_usddrphy_bitslip52_value0 <= 3'd7;
        main_usddrphy_bitslip52_value1 <= 3'd7;
        main_usddrphy_bitslip53_value0 <= 3'd7;
        main_usddrphy_bitslip53_value1 <= 3'd7;
        main_usddrphy_bitslip54_value0 <= 3'd7;
        main_usddrphy_bitslip54_value1 <= 3'd7;
        main_usddrphy_bitslip55_value0 <= 3'd7;
        main_usddrphy_bitslip55_value1 <= 3'd7;
        main_usddrphy_bitslip56_value0 <= 3'd7;
        main_usddrphy_bitslip56_value1 <= 3'd7;
        main_usddrphy_bitslip57_value0 <= 3'd7;
        main_usddrphy_bitslip57_value1 <= 3'd7;
        main_usddrphy_bitslip58_value0 <= 3'd7;
        main_usddrphy_bitslip58_value1 <= 3'd7;
        main_usddrphy_bitslip59_value0 <= 3'd7;
        main_usddrphy_bitslip59_value1 <= 3'd7;
        main_usddrphy_bitslip60_value0 <= 3'd7;
        main_usddrphy_bitslip60_value1 <= 3'd7;
        main_usddrphy_bitslip61_value0 <= 3'd7;
        main_usddrphy_bitslip61_value1 <= 3'd7;
        main_usddrphy_bitslip62_value0 <= 3'd7;
        main_usddrphy_bitslip62_value1 <= 3'd7;
        main_usddrphy_bitslip63_value0 <= 3'd7;
        main_usddrphy_bitslip63_value1 <= 3'd7;
        main_usddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        main_usddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        main_usddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        main_usddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        main_usddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        main_usddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        main_usddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        main_usddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        main_usddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        main_usddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        main_usddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        main_usddrphy_wrdata_en_tappeddelayline3 <= 1'd0;
        main_sdram_storage <= 4'd1;
        main_sdram_re <= 1'd0;
        main_sdram_phaseinjector0_command_storage <= 8'd0;
        main_sdram_phaseinjector0_command_re <= 1'd0;
        main_sdram_phaseinjector0_address_re <= 1'd0;
        main_sdram_phaseinjector0_baddress_re <= 1'd0;
        main_sdram_phaseinjector0_wrdata_re <= 1'd0;
        main_sdram_phaseinjector0_rddata_status <= 128'd0;
        main_sdram_phaseinjector0_rddata_re <= 1'd0;
        main_sdram_phaseinjector1_command_storage <= 8'd0;
        main_sdram_phaseinjector1_command_re <= 1'd0;
        main_sdram_phaseinjector1_address_re <= 1'd0;
        main_sdram_phaseinjector1_baddress_re <= 1'd0;
        main_sdram_phaseinjector1_wrdata_re <= 1'd0;
        main_sdram_phaseinjector1_rddata_status <= 128'd0;
        main_sdram_phaseinjector1_rddata_re <= 1'd0;
        main_sdram_phaseinjector2_command_storage <= 8'd0;
        main_sdram_phaseinjector2_command_re <= 1'd0;
        main_sdram_phaseinjector2_address_re <= 1'd0;
        main_sdram_phaseinjector2_baddress_re <= 1'd0;
        main_sdram_phaseinjector2_wrdata_re <= 1'd0;
        main_sdram_phaseinjector2_rddata_status <= 128'd0;
        main_sdram_phaseinjector2_rddata_re <= 1'd0;
        main_sdram_phaseinjector3_command_storage <= 8'd0;
        main_sdram_phaseinjector3_command_re <= 1'd0;
        main_sdram_phaseinjector3_address_re <= 1'd0;
        main_sdram_phaseinjector3_baddress_re <= 1'd0;
        main_sdram_phaseinjector3_wrdata_re <= 1'd0;
        main_sdram_phaseinjector3_rddata_status <= 128'd0;
        main_sdram_phaseinjector3_rddata_re <= 1'd0;
        main_sdram_dfi_p0_address <= 15'd0;
        main_sdram_dfi_p0_bank <= 3'd0;
        main_sdram_dfi_p0_cas_n <= 1'd1;
        main_sdram_dfi_p0_cs_n <= 1'd1;
        main_sdram_dfi_p0_ras_n <= 1'd1;
        main_sdram_dfi_p0_we_n <= 1'd1;
        main_sdram_dfi_p0_wrdata_en <= 1'd0;
        main_sdram_dfi_p0_rddata_en <= 1'd0;
        main_sdram_dfi_p1_address <= 15'd0;
        main_sdram_dfi_p1_bank <= 3'd0;
        main_sdram_dfi_p1_cas_n <= 1'd1;
        main_sdram_dfi_p1_cs_n <= 1'd1;
        main_sdram_dfi_p1_ras_n <= 1'd1;
        main_sdram_dfi_p1_we_n <= 1'd1;
        main_sdram_dfi_p1_wrdata_en <= 1'd0;
        main_sdram_dfi_p1_rddata_en <= 1'd0;
        main_sdram_dfi_p2_address <= 15'd0;
        main_sdram_dfi_p2_bank <= 3'd0;
        main_sdram_dfi_p2_cas_n <= 1'd1;
        main_sdram_dfi_p2_cs_n <= 1'd1;
        main_sdram_dfi_p2_ras_n <= 1'd1;
        main_sdram_dfi_p2_we_n <= 1'd1;
        main_sdram_dfi_p2_wrdata_en <= 1'd0;
        main_sdram_dfi_p2_rddata_en <= 1'd0;
        main_sdram_dfi_p3_address <= 15'd0;
        main_sdram_dfi_p3_bank <= 3'd0;
        main_sdram_dfi_p3_cas_n <= 1'd1;
        main_sdram_dfi_p3_cs_n <= 1'd1;
        main_sdram_dfi_p3_ras_n <= 1'd1;
        main_sdram_dfi_p3_we_n <= 1'd1;
        main_sdram_dfi_p3_wrdata_en <= 1'd0;
        main_sdram_dfi_p3_rddata_en <= 1'd0;
        main_sdram_cmd_payload_a <= 15'd0;
        main_sdram_cmd_payload_ba <= 3'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_timer_count1 <= 10'd781;
        main_sdram_postponer_req_o <= 1'd0;
        main_sdram_postponer_count <= 1'd0;
        main_sdram_sequencer_done1 <= 1'd0;
        main_sdram_sequencer_counter <= 5'd0;
        main_sdram_sequencer_count <= 1'd0;
        main_sdram_zqcs_timer_count1 <= 27'd99999999;
        main_sdram_zqcs_executer_done <= 1'd0;
        main_sdram_zqcs_executer_counter <= 6'd0;
        main_sdram_bankmachine0_level <= 4'd0;
        main_sdram_bankmachine0_produce <= 3'd0;
        main_sdram_bankmachine0_consume <= 3'd0;
        main_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine0_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine0_row <= 15'd0;
        main_sdram_bankmachine0_row_opened <= 1'd0;
        main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine0_twtpcon_count <= 3'd0;
        main_sdram_bankmachine0_trccon_ready <= 1'd0;
        main_sdram_bankmachine0_trccon_count <= 3'd0;
        main_sdram_bankmachine0_trascon_ready <= 1'd0;
        main_sdram_bankmachine0_trascon_count <= 2'd0;
        main_sdram_bankmachine1_level <= 4'd0;
        main_sdram_bankmachine1_produce <= 3'd0;
        main_sdram_bankmachine1_consume <= 3'd0;
        main_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine1_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine1_row <= 15'd0;
        main_sdram_bankmachine1_row_opened <= 1'd0;
        main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine1_twtpcon_count <= 3'd0;
        main_sdram_bankmachine1_trccon_ready <= 1'd0;
        main_sdram_bankmachine1_trccon_count <= 3'd0;
        main_sdram_bankmachine1_trascon_ready <= 1'd0;
        main_sdram_bankmachine1_trascon_count <= 2'd0;
        main_sdram_bankmachine2_level <= 4'd0;
        main_sdram_bankmachine2_produce <= 3'd0;
        main_sdram_bankmachine2_consume <= 3'd0;
        main_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine2_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine2_row <= 15'd0;
        main_sdram_bankmachine2_row_opened <= 1'd0;
        main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine2_twtpcon_count <= 3'd0;
        main_sdram_bankmachine2_trccon_ready <= 1'd0;
        main_sdram_bankmachine2_trccon_count <= 3'd0;
        main_sdram_bankmachine2_trascon_ready <= 1'd0;
        main_sdram_bankmachine2_trascon_count <= 2'd0;
        main_sdram_bankmachine3_level <= 4'd0;
        main_sdram_bankmachine3_produce <= 3'd0;
        main_sdram_bankmachine3_consume <= 3'd0;
        main_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine3_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine3_row <= 15'd0;
        main_sdram_bankmachine3_row_opened <= 1'd0;
        main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine3_twtpcon_count <= 3'd0;
        main_sdram_bankmachine3_trccon_ready <= 1'd0;
        main_sdram_bankmachine3_trccon_count <= 3'd0;
        main_sdram_bankmachine3_trascon_ready <= 1'd0;
        main_sdram_bankmachine3_trascon_count <= 2'd0;
        main_sdram_bankmachine4_level <= 4'd0;
        main_sdram_bankmachine4_produce <= 3'd0;
        main_sdram_bankmachine4_consume <= 3'd0;
        main_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine4_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine4_row <= 15'd0;
        main_sdram_bankmachine4_row_opened <= 1'd0;
        main_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine4_twtpcon_count <= 3'd0;
        main_sdram_bankmachine4_trccon_ready <= 1'd0;
        main_sdram_bankmachine4_trccon_count <= 3'd0;
        main_sdram_bankmachine4_trascon_ready <= 1'd0;
        main_sdram_bankmachine4_trascon_count <= 2'd0;
        main_sdram_bankmachine5_level <= 4'd0;
        main_sdram_bankmachine5_produce <= 3'd0;
        main_sdram_bankmachine5_consume <= 3'd0;
        main_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine5_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine5_row <= 15'd0;
        main_sdram_bankmachine5_row_opened <= 1'd0;
        main_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine5_twtpcon_count <= 3'd0;
        main_sdram_bankmachine5_trccon_ready <= 1'd0;
        main_sdram_bankmachine5_trccon_count <= 3'd0;
        main_sdram_bankmachine5_trascon_ready <= 1'd0;
        main_sdram_bankmachine5_trascon_count <= 2'd0;
        main_sdram_bankmachine6_level <= 4'd0;
        main_sdram_bankmachine6_produce <= 3'd0;
        main_sdram_bankmachine6_consume <= 3'd0;
        main_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine6_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine6_row <= 15'd0;
        main_sdram_bankmachine6_row_opened <= 1'd0;
        main_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine6_twtpcon_count <= 3'd0;
        main_sdram_bankmachine6_trccon_ready <= 1'd0;
        main_sdram_bankmachine6_trccon_count <= 3'd0;
        main_sdram_bankmachine6_trascon_ready <= 1'd0;
        main_sdram_bankmachine6_trascon_count <= 2'd0;
        main_sdram_bankmachine7_level <= 4'd0;
        main_sdram_bankmachine7_produce <= 3'd0;
        main_sdram_bankmachine7_consume <= 3'd0;
        main_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine7_pipe_valid_source_payload_addr <= 22'd0;
        main_sdram_bankmachine7_row <= 15'd0;
        main_sdram_bankmachine7_row_opened <= 1'd0;
        main_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine7_twtpcon_count <= 3'd0;
        main_sdram_bankmachine7_trccon_ready <= 1'd0;
        main_sdram_bankmachine7_trccon_count <= 3'd0;
        main_sdram_bankmachine7_trascon_ready <= 1'd0;
        main_sdram_bankmachine7_trascon_count <= 2'd0;
        main_sdram_choose_cmd_grant <= 3'd0;
        main_sdram_choose_req_grant <= 3'd0;
        main_sdram_trrdcon_ready <= 1'd0;
        main_sdram_trrdcon_count <= 1'd0;
        main_sdram_tfawcon_ready <= 1'd1;
        main_sdram_tfawcon_window <= 7'd0;
        main_sdram_tccdcon_ready <= 1'd0;
        main_sdram_tccdcon_count <= 1'd0;
        main_sdram_twtrcon_ready <= 1'd0;
        main_sdram_twtrcon_count <= 3'd0;
        main_sdram_time0 <= 5'd0;
        main_sdram_time1 <= 4'd0;
        main_w_converter_converter_source_payload_data <= 576'd0;
        main_w_converter_converter_source_payload_valid_token_count <= 4'd0;
        main_w_converter_converter_demux <= 3'd0;
        main_w_converter_converter_strobe_all <= 1'd0;
        main_r_converter_converter_mux <= 3'd0;
        main_write_pipe_valid_source_valid <= 1'd0;
        main_write_pipe_valid_source_payload_addr <= 32'd0;
        main_write_pipe_valid_source_payload_burst <= 2'd0;
        main_write_pipe_valid_source_payload_len <= 8'd0;
        main_write_pipe_valid_source_payload_size <= 3'd0;
        main_write_pipe_valid_source_payload_lock <= 1'd0;
        main_write_pipe_valid_source_payload_prot <= 3'd0;
        main_write_pipe_valid_source_payload_cache <= 4'd0;
        main_write_pipe_valid_source_payload_qos <= 4'd0;
        main_write_pipe_valid_source_payload_region <= 4'd0;
        main_write_beat_count <= 8'd0;
        main_write_beat_offset <= 13'd0;
        main_write_w_buffer_readable <= 1'd0;
        main_write_w_buffer_level0 <= 5'd0;
        main_write_w_buffer_produce <= 4'd0;
        main_write_w_buffer_consume <= 4'd0;
        main_write_id_buffer_level <= 5'd0;
        main_write_id_buffer_produce <= 4'd0;
        main_write_id_buffer_consume <= 4'd0;
        main_write_resp_buffer_level <= 5'd0;
        main_write_resp_buffer_produce <= 4'd0;
        main_write_resp_buffer_consume <= 4'd0;
        main_write_w_buffer_level2 <= 5'd0;
        main_read_pipe_valid_source_valid <= 1'd0;
        main_read_pipe_valid_source_payload_addr <= 32'd0;
        main_read_pipe_valid_source_payload_burst <= 2'd0;
        main_read_pipe_valid_source_payload_len <= 8'd0;
        main_read_pipe_valid_source_payload_size <= 3'd0;
        main_read_pipe_valid_source_payload_lock <= 1'd0;
        main_read_pipe_valid_source_payload_prot <= 3'd0;
        main_read_pipe_valid_source_payload_cache <= 4'd0;
        main_read_pipe_valid_source_payload_qos <= 4'd0;
        main_read_pipe_valid_source_payload_region <= 4'd0;
        main_read_beat_count <= 8'd0;
        main_read_beat_offset <= 13'd0;
        main_read_r_buffer_readable <= 1'd0;
        main_read_r_buffer_level0 <= 5'd0;
        main_read_r_buffer_produce <= 4'd0;
        main_read_r_buffer_consume <= 4'd0;
        main_read_r_buffer_level2 <= 5'd0;
        main_read_id_buffer_level <= 5'd0;
        main_read_id_buffer_produce <= 4'd0;
        main_read_id_buffer_consume <= 4'd0;
        main_grant <= 1'd0;
        main_storage <= 8'd0;
        main_re <= 1'd0;
        main_chaser <= 8'd0;
        main_mode <= 1'd0;
        main_count <= 23'd6250000;
        builder_interface1_re <= 1'd0;
        builder_interface1_we <= 1'd0;
        builder_slave_sel_r <= 3'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_rocket_axi2axilite_state <= 2'd0;
        builder_rocket_axilite2wishbone_state <= 3'd0;
        builder_rocket_state <= 2'd0;
        builder_rs232phytx_state <= 1'd0;
        builder_rs232phyrx_state <= 1'd0;
        builder_refresher_state <= 2'd0;
        builder_bankmachine0_state <= 4'd0;
        builder_bankmachine1_state <= 4'd0;
        builder_bankmachine2_state <= 4'd0;
        builder_bankmachine3_state <= 4'd0;
        builder_bankmachine4_state <= 4'd0;
        builder_bankmachine5_state <= 4'd0;
        builder_bankmachine6_state <= 4'd0;
        builder_bankmachine7_state <= 4'd0;
        builder_multiplexer_state <= 4'd0;
        builder_new_master_wdata_ready0 <= 1'd0;
        builder_new_master_wdata_ready1 <= 1'd0;
        builder_new_master_wdata_ready2 <= 1'd0;
        builder_new_master_rdata_valid0 <= 1'd0;
        builder_new_master_rdata_valid1 <= 1'd0;
        builder_new_master_rdata_valid2 <= 1'd0;
        builder_new_master_rdata_valid3 <= 1'd0;
        builder_new_master_rdata_valid4 <= 1'd0;
        builder_new_master_rdata_valid5 <= 1'd0;
        builder_new_master_rdata_valid6 <= 1'd0;
        builder_new_master_rdata_valid7 <= 1'd0;
        builder_new_master_rdata_valid8 <= 1'd0;
        builder_wishbone2csr_state <= 2'd0;
    end
    builder_regs0 <= serial_rx;
    builder_regs1 <= builder_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance BUFG of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG(
	// Inputs.
	.I (main_crg_clkout1),

	// Outputs.
	.O (main_crg_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_1 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_1(
	// Inputs.
	.I (main_crg_clkout2),

	// Outputs.
	.O (main_crg_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance BUFGCE_DIV of BUFGCE_DIV Module.
//------------------------------------------------------------------------------
BUFGCE_DIV #(
	// Parameters.
	.BUFGCE_DIVIDE (3'd4)
) BUFGCE_DIV (
	// Inputs.
	.CE (1'd1),
	.I  (pll4x_clk),

	// Outputs.
	.O  (sys_clk)
);

//------------------------------------------------------------------------------
// Instance BUFGCE of BUFGCE Module.
//------------------------------------------------------------------------------
BUFGCE BUFGCE(
	// Inputs.
	.CE (1'd1),
	.I  (pll4x_clk),

	// Outputs.
	.O  (sys4x_clk)
);

//------------------------------------------------------------------------------
// Instance IDELAYCTRL of IDELAYCTRL Module.
//------------------------------------------------------------------------------
IDELAYCTRL #(
	// Parameters.
	.SIM_DEVICE ("ULTRASCALE")
) IDELAYCTRL (
	// Inputs.
	.REFCLK (idelay_clk),
	.RST    (main_crg_idelayctrl_ic_reset),

	// Outputs.
	.RDY    (main_crg_idelayctrl_ic_ready)
);

//------------------------------------------------------------------------------
// Memory rom: 7137-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:7136];
initial begin
	$readmemh("xilinx_kcu105_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[main_basesoc_adr];
end
assign main_basesoc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("xilinx_kcu105_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (main_ram_we[0])
		sram[main_ram_adr][7:0] <= main_ram_dat_w[7:0];
	if (main_ram_we[1])
		sram[main_ram_adr][15:8] <= main_ram_dat_w[15:8];
	if (main_ram_we[2])
		sram[main_ram_adr][23:16] <= main_ram_dat_w[23:16];
	if (main_ram_we[3])
		sram[main_ram_adr][31:24] <= main_ram_dat_w[31:24];
	sram_adr0 <= main_ram_adr;
end
assign main_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 40-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:39];
initial begin
	$readmemh("xilinx_kcu105_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_uart_tx_fifo_wrport_we)
		storage[main_uart_tx_fifo_wrport_adr] <= main_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_uart_tx_fifo_rdport_adr];
end
assign main_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_uart_rx_fifo_wrport_we)
		storage_1[main_uart_rx_fifo_wrport_adr] <= main_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_uart_rx_fifo_rdport_adr];
end
assign main_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Instance OSERDESE3 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (8'd170),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_clk_o_nodelay)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3 (
	// Inputs.
	.CE          (main_usddrphy_cdly_inc_re),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_clk_o_nodelay),
	.RST         (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy_cdly_value_status),
	.DATAOUT     (main_usddrphy_clk_o_delayed)
);

//------------------------------------------------------------------------------
// Instance OBUFDS of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS(
	// Inputs.
	.I  (main_usddrphy_clk_o_delayed),

	// Outputs.
	.O  (ddram_clk_p),
	.OB (ddram_clk_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_1 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_1 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_reset_n, main_usddrphy_interface1_dfi_p3_reset_n, main_usddrphy_interface1_dfi_p2_reset_n, main_usddrphy_interface1_dfi_p2_reset_n, main_usddrphy_interface1_dfi_p1_reset_n, main_usddrphy_interface1_dfi_p1_reset_n, main_usddrphy_interface1_dfi_p0_reset_n, main_usddrphy_interface1_dfi_p0_reset_n}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay0)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_1 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_1 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay0),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_reset_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_2 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_2 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_cs_n, main_usddrphy_interface1_dfi_p3_cs_n, main_usddrphy_interface1_dfi_p2_cs_n, main_usddrphy_interface1_dfi_p2_cs_n, main_usddrphy_interface1_dfi_p1_cs_n, main_usddrphy_interface1_dfi_p1_cs_n, main_usddrphy_interface1_dfi_p0_cs_n, main_usddrphy_interface1_dfi_p0_cs_n}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay1)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_2 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_2 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay1),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_cs_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_3 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_3 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[0], main_usddrphy_interface1_dfi_p3_address[0], main_usddrphy_interface1_dfi_p2_address[0], main_usddrphy_interface1_dfi_p2_address[0], main_usddrphy_interface1_dfi_p1_address[0], main_usddrphy_interface1_dfi_p1_address[0], main_usddrphy_interface1_dfi_p0_address[0], main_usddrphy_interface1_dfi_p0_address[0]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay2)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_3 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_3 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay2),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_4 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_4 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[1], main_usddrphy_interface1_dfi_p3_address[1], main_usddrphy_interface1_dfi_p2_address[1], main_usddrphy_interface1_dfi_p2_address[1], main_usddrphy_interface1_dfi_p1_address[1], main_usddrphy_interface1_dfi_p1_address[1], main_usddrphy_interface1_dfi_p0_address[1], main_usddrphy_interface1_dfi_p0_address[1]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay3)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_4 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_4 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay3),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_5 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_5 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[2], main_usddrphy_interface1_dfi_p3_address[2], main_usddrphy_interface1_dfi_p2_address[2], main_usddrphy_interface1_dfi_p2_address[2], main_usddrphy_interface1_dfi_p1_address[2], main_usddrphy_interface1_dfi_p1_address[2], main_usddrphy_interface1_dfi_p0_address[2], main_usddrphy_interface1_dfi_p0_address[2]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay4)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_5 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_5 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay4),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_6 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_6 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[3], main_usddrphy_interface1_dfi_p3_address[3], main_usddrphy_interface1_dfi_p2_address[3], main_usddrphy_interface1_dfi_p2_address[3], main_usddrphy_interface1_dfi_p1_address[3], main_usddrphy_interface1_dfi_p1_address[3], main_usddrphy_interface1_dfi_p0_address[3], main_usddrphy_interface1_dfi_p0_address[3]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay5)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_6 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_6 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay5),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_7 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_7 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[4], main_usddrphy_interface1_dfi_p3_address[4], main_usddrphy_interface1_dfi_p2_address[4], main_usddrphy_interface1_dfi_p2_address[4], main_usddrphy_interface1_dfi_p1_address[4], main_usddrphy_interface1_dfi_p1_address[4], main_usddrphy_interface1_dfi_p0_address[4], main_usddrphy_interface1_dfi_p0_address[4]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay6)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_7 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_7 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay6),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_8 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_8 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[5], main_usddrphy_interface1_dfi_p3_address[5], main_usddrphy_interface1_dfi_p2_address[5], main_usddrphy_interface1_dfi_p2_address[5], main_usddrphy_interface1_dfi_p1_address[5], main_usddrphy_interface1_dfi_p1_address[5], main_usddrphy_interface1_dfi_p0_address[5], main_usddrphy_interface1_dfi_p0_address[5]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay7)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_8 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_8 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay7),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_9 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_9 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[6], main_usddrphy_interface1_dfi_p3_address[6], main_usddrphy_interface1_dfi_p2_address[6], main_usddrphy_interface1_dfi_p2_address[6], main_usddrphy_interface1_dfi_p1_address[6], main_usddrphy_interface1_dfi_p1_address[6], main_usddrphy_interface1_dfi_p0_address[6], main_usddrphy_interface1_dfi_p0_address[6]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay8)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_9 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_9 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay8),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_10 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_10 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[7], main_usddrphy_interface1_dfi_p3_address[7], main_usddrphy_interface1_dfi_p2_address[7], main_usddrphy_interface1_dfi_p2_address[7], main_usddrphy_interface1_dfi_p1_address[7], main_usddrphy_interface1_dfi_p1_address[7], main_usddrphy_interface1_dfi_p0_address[7], main_usddrphy_interface1_dfi_p0_address[7]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay9)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_10 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_10 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay9),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_11 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_11 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[8], main_usddrphy_interface1_dfi_p3_address[8], main_usddrphy_interface1_dfi_p2_address[8], main_usddrphy_interface1_dfi_p2_address[8], main_usddrphy_interface1_dfi_p1_address[8], main_usddrphy_interface1_dfi_p1_address[8], main_usddrphy_interface1_dfi_p0_address[8], main_usddrphy_interface1_dfi_p0_address[8]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay10)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_11 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_11 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay10),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_12 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_12 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[9], main_usddrphy_interface1_dfi_p3_address[9], main_usddrphy_interface1_dfi_p2_address[9], main_usddrphy_interface1_dfi_p2_address[9], main_usddrphy_interface1_dfi_p1_address[9], main_usddrphy_interface1_dfi_p1_address[9], main_usddrphy_interface1_dfi_p0_address[9], main_usddrphy_interface1_dfi_p0_address[9]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay11)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_12 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_12 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay11),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_13 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_13 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[10], main_usddrphy_interface1_dfi_p3_address[10], main_usddrphy_interface1_dfi_p2_address[10], main_usddrphy_interface1_dfi_p2_address[10], main_usddrphy_interface1_dfi_p1_address[10], main_usddrphy_interface1_dfi_p1_address[10], main_usddrphy_interface1_dfi_p0_address[10], main_usddrphy_interface1_dfi_p0_address[10]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay12)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_13 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_13 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay12),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_14 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_14 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[11], main_usddrphy_interface1_dfi_p3_address[11], main_usddrphy_interface1_dfi_p2_address[11], main_usddrphy_interface1_dfi_p2_address[11], main_usddrphy_interface1_dfi_p1_address[11], main_usddrphy_interface1_dfi_p1_address[11], main_usddrphy_interface1_dfi_p0_address[11], main_usddrphy_interface1_dfi_p0_address[11]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay13)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_14 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_14 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay13),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_15 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_15 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[12], main_usddrphy_interface1_dfi_p3_address[12], main_usddrphy_interface1_dfi_p2_address[12], main_usddrphy_interface1_dfi_p2_address[12], main_usddrphy_interface1_dfi_p1_address[12], main_usddrphy_interface1_dfi_p1_address[12], main_usddrphy_interface1_dfi_p0_address[12], main_usddrphy_interface1_dfi_p0_address[12]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay14)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_15 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_15 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay14),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_16 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_16 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_address[13], main_usddrphy_interface1_dfi_p3_address[13], main_usddrphy_interface1_dfi_p2_address[13], main_usddrphy_interface1_dfi_p2_address[13], main_usddrphy_interface1_dfi_p1_address[13], main_usddrphy_interface1_dfi_p1_address[13], main_usddrphy_interface1_dfi_p0_address[13], main_usddrphy_interface1_dfi_p0_address[13]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay15)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_16 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_16 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay15),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_a[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_17 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_17 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_bank[0], main_usddrphy_interface1_dfi_p3_bank[0], main_usddrphy_interface1_dfi_p2_bank[0], main_usddrphy_interface1_dfi_p2_bank[0], main_usddrphy_interface1_dfi_p1_bank[0], main_usddrphy_interface1_dfi_p1_bank[0], main_usddrphy_interface1_dfi_p0_bank[0], main_usddrphy_interface1_dfi_p0_bank[0]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay16)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_17 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_17 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay16),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_pads_ba[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_18 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_18 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_bank[1], main_usddrphy_interface1_dfi_p3_bank[1], main_usddrphy_interface1_dfi_p2_bank[1], main_usddrphy_interface1_dfi_p2_bank[1], main_usddrphy_interface1_dfi_p1_bank[1], main_usddrphy_interface1_dfi_p1_bank[1], main_usddrphy_interface1_dfi_p0_bank[1], main_usddrphy_interface1_dfi_p0_bank[1]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay17)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_18 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_18 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay17),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_pads_ba[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_19 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_19 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_bank[2], main_usddrphy_interface1_dfi_p3_bank[2], main_usddrphy_interface1_dfi_p2_bank[2], main_usddrphy_interface1_dfi_p2_bank[2], main_usddrphy_interface1_dfi_p1_bank[2], main_usddrphy_interface1_dfi_p1_bank[2], main_usddrphy_interface1_dfi_p0_bank[2], main_usddrphy_interface1_dfi_p0_bank[2]}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay18)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_19 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_19 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay18),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_pads_ba[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_20 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_20 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_ras_n, main_usddrphy_interface1_dfi_p3_ras_n, main_usddrphy_interface1_dfi_p2_ras_n, main_usddrphy_interface1_dfi_p2_ras_n, main_usddrphy_interface1_dfi_p1_ras_n, main_usddrphy_interface1_dfi_p1_ras_n, main_usddrphy_interface1_dfi_p0_ras_n, main_usddrphy_interface1_dfi_p0_ras_n}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay19)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_20 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_20 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay19),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_21 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_21 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_cas_n, main_usddrphy_interface1_dfi_p3_cas_n, main_usddrphy_interface1_dfi_p2_cas_n, main_usddrphy_interface1_dfi_p2_cas_n, main_usddrphy_interface1_dfi_p1_cas_n, main_usddrphy_interface1_dfi_p1_cas_n, main_usddrphy_interface1_dfi_p0_cas_n, main_usddrphy_interface1_dfi_p0_cas_n}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay20)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_21 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_21 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay20),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_22 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_22 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_we_n, main_usddrphy_interface1_dfi_p3_we_n, main_usddrphy_interface1_dfi_p2_we_n, main_usddrphy_interface1_dfi_p2_we_n, main_usddrphy_interface1_dfi_p1_we_n, main_usddrphy_interface1_dfi_p1_we_n, main_usddrphy_interface1_dfi_p0_we_n, main_usddrphy_interface1_dfi_p0_we_n}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay21)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_22 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_22 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay21),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_we_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_23 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_23 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_cke, main_usddrphy_interface1_dfi_p3_cke, main_usddrphy_interface1_dfi_p2_cke, main_usddrphy_interface1_dfi_p2_cke, main_usddrphy_interface1_dfi_p1_cke, main_usddrphy_interface1_dfi_p1_cke, main_usddrphy_interface1_dfi_p0_cke, main_usddrphy_interface1_dfi_p0_cke}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay22)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_23 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_23 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay22),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_cke)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_24 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_24 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_odt, main_usddrphy_interface1_dfi_p3_odt, main_usddrphy_interface1_dfi_p2_odt, main_usddrphy_interface1_dfi_p2_odt, main_usddrphy_interface1_dfi_p1_odt, main_usddrphy_interface1_dfi_p1_odt, main_usddrphy_interface1_dfi_p0_odt, main_usddrphy_interface1_dfi_p0_odt}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay23)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_24 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_24 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay23),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_odt)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_25 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_25 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      ({main_usddrphy_interface1_dfi_p3_act_n, main_usddrphy_interface1_dfi_p3_act_n, main_usddrphy_interface1_dfi_p2_act_n, main_usddrphy_interface1_dfi_p2_act_n, main_usddrphy_interface1_dfi_p1_act_n, main_usddrphy_interface1_dfi_p1_act_n, main_usddrphy_interface1_dfi_p0_act_n, main_usddrphy_interface1_dfi_p0_act_n}),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_o_nodelay24)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_25 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_25 (
	// Inputs.
	.CE      (main_usddrphy_cdly_inc_re),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_o_nodelay24),
	.RST     (((ic_rst | main_usddrphy_cdly_rst_re) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_act_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_26 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_26 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip00),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay0),
	.T_OUT  (main_usddrphy_dqs_t0)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_26 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_26 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay0),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy_half_sys8x_taps_status),
	.DATAOUT     (main_usddrphy_dqs_delayed0)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed0),
	.T   (main_usddrphy_dqs_t0),

	// InOuts.
	.IO  (ddram_dqs_p[0]),
	.IOB (ddram_dqs_n[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_27 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_27 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip10),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay1),
	.T_OUT  (main_usddrphy_dqs_t1)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_27 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_27 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay1),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy0),
	.DATAOUT     (main_usddrphy_dqs_delayed1)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3_1 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3_1(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed1),
	.T   (main_usddrphy_dqs_t1),

	// InOuts.
	.IO  (ddram_dqs_p[1]),
	.IOB (ddram_dqs_n[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_28 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_28 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip20),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay2),
	.T_OUT  (main_usddrphy_dqs_t2)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_28 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_28 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay2),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy1),
	.DATAOUT     (main_usddrphy_dqs_delayed2)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3_2 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3_2(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed2),
	.T   (main_usddrphy_dqs_t2),

	// InOuts.
	.IO  (ddram_dqs_p[2]),
	.IOB (ddram_dqs_n[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_29 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_29 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip30),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay3),
	.T_OUT  (main_usddrphy_dqs_t3)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_29 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_29 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay3),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy2),
	.DATAOUT     (main_usddrphy_dqs_delayed3)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3_3 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3_3(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed3),
	.T   (main_usddrphy_dqs_t3),

	// InOuts.
	.IO  (ddram_dqs_p[3]),
	.IOB (ddram_dqs_n[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_30 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_30 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip40),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay4),
	.T_OUT  (main_usddrphy_dqs_t4)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_30 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_30 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay4),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy3),
	.DATAOUT     (main_usddrphy_dqs_delayed4)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3_4 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3_4(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed4),
	.T   (main_usddrphy_dqs_t4),

	// InOuts.
	.IO  (ddram_dqs_p[4]),
	.IOB (ddram_dqs_n[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_31 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_31 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip50),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay5),
	.T_OUT  (main_usddrphy_dqs_t5)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_31 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_31 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay5),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy4),
	.DATAOUT     (main_usddrphy_dqs_delayed5)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3_5 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3_5(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed5),
	.T   (main_usddrphy_dqs_t5),

	// InOuts.
	.IO  (ddram_dqs_p[5]),
	.IOB (ddram_dqs_n[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_32 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_32 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip60),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay6),
	.T_OUT  (main_usddrphy_dqs_t6)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_32 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_32 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay6),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy5),
	.DATAOUT     (main_usddrphy_dqs_delayed6)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3_6 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3_6(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed6),
	.T   (main_usddrphy_dqs_t6),

	// InOuts.
	.IO  (ddram_dqs_p[6]),
	.IOB (ddram_dqs_n[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_33 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_33 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip70),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dqs_nodelay7),
	.T_OUT  (main_usddrphy_dqs_t7)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_33 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (10'd625),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_33 (
	// Inputs.
	.CE          ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dqs_inc_re)),
	.CLK         (sys_clk),
	.EN_VTC      (main_usddrphy_en_vtc_storage),
	.INC         (1'd1),
	.ODATAIN     (main_usddrphy_dqs_nodelay7),
	.RST         (ic_rst),

	// Outputs.
	.CNTVALUEOUT (main_usddrphy6),
	.DATAOUT     (main_usddrphy_dqs_delayed7)
);

//------------------------------------------------------------------------------
// Instance IOBUFDSE3_7 of IOBUFDSE3 Module.
//------------------------------------------------------------------------------
IOBUFDSE3 IOBUFDSE3_7(
	// Inputs.
	.I   (main_usddrphy_dqs_delayed7),
	.T   (main_usddrphy_dqs_t7),

	// InOuts.
	.IO  (ddram_dqs_p[7]),
	.IOB (ddram_dqs_n[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_34 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_34 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip01),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay0)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_34 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_34 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay0),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_35 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_35 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip11),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay1)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_35 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_35 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_36 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_36 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip21),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay2)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_36 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_36 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay2),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_37 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_37 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip31),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay3)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_37 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_37 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay3),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_38 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_38 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip41),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay4)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_38 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_38 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay4),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_39 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_39 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip51),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay5)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_39 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_39 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay5),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_40 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_40 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip61),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay6)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_40 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_40 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay6),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_41 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_41 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip71),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_usddrphy_dm_o_nodelay7)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_41 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_41 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dm_o_nodelay7),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (ddram_dm[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_42 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_42 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip02),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay0),
	.T_OUT  (main_usddrphy_dq_t0)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed0),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip03)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_42 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_42 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay0),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed0)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay0),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed0)
);

//------------------------------------------------------------------------------
// Instance IOBUF of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed0),
	.T  (main_usddrphy_dq_t0),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay0),

	// InOuts.
	.IO (ddram_dq[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_43 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_43 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip12),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay1),
	.T_OUT  (main_usddrphy_dq_t1)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_1 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_1 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed1),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip13)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_43 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_43 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed1)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_1 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_1 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay1),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed1)
);

//------------------------------------------------------------------------------
// Instance IOBUF_1 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_1(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed1),
	.T  (main_usddrphy_dq_t1),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay1),

	// InOuts.
	.IO (ddram_dq[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_44 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_44 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip22),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay2),
	.T_OUT  (main_usddrphy_dq_t2)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_2 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_2 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed2),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip23)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_44 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_44 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay2),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed2)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_2 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_2 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay2),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed2)
);

//------------------------------------------------------------------------------
// Instance IOBUF_2 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_2(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed2),
	.T  (main_usddrphy_dq_t2),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay2),

	// InOuts.
	.IO (ddram_dq[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_45 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_45 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip32),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay3),
	.T_OUT  (main_usddrphy_dq_t3)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_3 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_3 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed3),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip33)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_45 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_45 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay3),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed3)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_3 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_3 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay3),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed3)
);

//------------------------------------------------------------------------------
// Instance IOBUF_3 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_3(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed3),
	.T  (main_usddrphy_dq_t3),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay3),

	// InOuts.
	.IO (ddram_dq[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_46 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_46 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip42),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay4),
	.T_OUT  (main_usddrphy_dq_t4)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_4 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_4 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed4),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip43)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_46 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_46 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay4),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed4)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_4 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_4 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay4),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed4)
);

//------------------------------------------------------------------------------
// Instance IOBUF_4 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_4(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed4),
	.T  (main_usddrphy_dq_t4),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay4),

	// InOuts.
	.IO (ddram_dq[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_47 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_47 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip52),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay5),
	.T_OUT  (main_usddrphy_dq_t5)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_5 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_5 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed5),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip53)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_47 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_47 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay5),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed5)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_5 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_5 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay5),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed5)
);

//------------------------------------------------------------------------------
// Instance IOBUF_5 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_5(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed5),
	.T  (main_usddrphy_dq_t5),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay5),

	// InOuts.
	.IO (ddram_dq[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_48 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_48 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip62),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay6),
	.T_OUT  (main_usddrphy_dq_t6)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_6 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_6 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed6),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip63)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_48 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_48 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay6),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed6)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_6 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_6 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay6),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed6)
);

//------------------------------------------------------------------------------
// Instance IOBUF_6 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_6(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed6),
	.T  (main_usddrphy_dq_t6),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay6),

	// InOuts.
	.IO (ddram_dq[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_49 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_49 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip72),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay7),
	.T_OUT  (main_usddrphy_dq_t7)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_7 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_7 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed7),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip73)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_49 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_49 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay7),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed7)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_7 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_7 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay7),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[0] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed7)
);

//------------------------------------------------------------------------------
// Instance IOBUF_7 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_7(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed7),
	.T  (main_usddrphy_dq_t7),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay7),

	// InOuts.
	.IO (ddram_dq[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_50 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_50 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip80),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay8),
	.T_OUT  (main_usddrphy_dq_t8)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_8 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_8 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed8),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip81)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_50 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_50 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay8),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed8)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_8 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_8 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay8),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed8)
);

//------------------------------------------------------------------------------
// Instance IOBUF_8 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_8(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed8),
	.T  (main_usddrphy_dq_t8),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay8),

	// InOuts.
	.IO (ddram_dq[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_51 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_51 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip90),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay9),
	.T_OUT  (main_usddrphy_dq_t9)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_9 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_9 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed9),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip91)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_51 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_51 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay9),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed9)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_9 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_9 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay9),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed9)
);

//------------------------------------------------------------------------------
// Instance IOBUF_9 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_9(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed9),
	.T  (main_usddrphy_dq_t9),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay9),

	// InOuts.
	.IO (ddram_dq[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_52 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_52 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip100),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay10),
	.T_OUT  (main_usddrphy_dq_t10)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_10 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_10 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed10),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip101)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_52 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_52 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay10),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed10)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_10 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_10 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay10),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed10)
);

//------------------------------------------------------------------------------
// Instance IOBUF_10 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_10(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed10),
	.T  (main_usddrphy_dq_t10),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay10),

	// InOuts.
	.IO (ddram_dq[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_53 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_53 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip110),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay11),
	.T_OUT  (main_usddrphy_dq_t11)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_11 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_11 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed11),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip111)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_53 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_53 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay11),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed11)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_11 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_11 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay11),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed11)
);

//------------------------------------------------------------------------------
// Instance IOBUF_11 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_11(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed11),
	.T  (main_usddrphy_dq_t11),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay11),

	// InOuts.
	.IO (ddram_dq[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_54 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_54 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip120),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay12),
	.T_OUT  (main_usddrphy_dq_t12)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_12 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_12 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed12),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip121)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_54 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_54 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay12),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed12)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_12 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_12 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay12),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed12)
);

//------------------------------------------------------------------------------
// Instance IOBUF_12 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_12(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed12),
	.T  (main_usddrphy_dq_t12),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay12),

	// InOuts.
	.IO (ddram_dq[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_55 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_55 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip130),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay13),
	.T_OUT  (main_usddrphy_dq_t13)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_13 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_13 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed13),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip131)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_55 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_55 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay13),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed13)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_13 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_13 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay13),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed13)
);

//------------------------------------------------------------------------------
// Instance IOBUF_13 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_13(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed13),
	.T  (main_usddrphy_dq_t13),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay13),

	// InOuts.
	.IO (ddram_dq[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_56 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_56 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip140),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay14),
	.T_OUT  (main_usddrphy_dq_t14)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_14 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_14 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed14),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip141)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_56 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_56 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay14),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed14)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_14 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_14 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay14),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed14)
);

//------------------------------------------------------------------------------
// Instance IOBUF_14 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_14(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed14),
	.T  (main_usddrphy_dq_t14),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay14),

	// InOuts.
	.IO (ddram_dq[14])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_57 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_57 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip150),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay15),
	.T_OUT  (main_usddrphy_dq_t15)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_15 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_15 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed15),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip151)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_57 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_57 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay15),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed15)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_15 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_15 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay15),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[1] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed15)
);

//------------------------------------------------------------------------------
// Instance IOBUF_15 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_15(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed15),
	.T  (main_usddrphy_dq_t15),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay15),

	// InOuts.
	.IO (ddram_dq[15])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_58 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_58 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip160),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay16),
	.T_OUT  (main_usddrphy_dq_t16)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_16 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_16 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed16),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip161)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_58 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_58 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay16),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed16)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_16 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_16 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay16),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed16)
);

//------------------------------------------------------------------------------
// Instance IOBUF_16 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_16(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed16),
	.T  (main_usddrphy_dq_t16),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay16),

	// InOuts.
	.IO (ddram_dq[16])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_59 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_59 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip170),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay17),
	.T_OUT  (main_usddrphy_dq_t17)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_17 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_17 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed17),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip171)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_59 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_59 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay17),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed17)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_17 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_17 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay17),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed17)
);

//------------------------------------------------------------------------------
// Instance IOBUF_17 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_17(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed17),
	.T  (main_usddrphy_dq_t17),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay17),

	// InOuts.
	.IO (ddram_dq[17])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_60 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_60 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip180),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay18),
	.T_OUT  (main_usddrphy_dq_t18)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_18 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_18 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed18),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip181)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_60 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_60 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay18),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed18)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_18 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_18 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay18),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed18)
);

//------------------------------------------------------------------------------
// Instance IOBUF_18 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_18(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed18),
	.T  (main_usddrphy_dq_t18),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay18),

	// InOuts.
	.IO (ddram_dq[18])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_61 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_61 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip190),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay19),
	.T_OUT  (main_usddrphy_dq_t19)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_19 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_19 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed19),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip191)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_61 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_61 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay19),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed19)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_19 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_19 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay19),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed19)
);

//------------------------------------------------------------------------------
// Instance IOBUF_19 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_19(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed19),
	.T  (main_usddrphy_dq_t19),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay19),

	// InOuts.
	.IO (ddram_dq[19])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_62 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_62 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip200),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay20),
	.T_OUT  (main_usddrphy_dq_t20)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_20 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_20 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed20),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip201)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_62 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_62 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay20),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed20)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_20 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_20 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay20),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed20)
);

//------------------------------------------------------------------------------
// Instance IOBUF_20 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_20(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed20),
	.T  (main_usddrphy_dq_t20),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay20),

	// InOuts.
	.IO (ddram_dq[20])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_63 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_63 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip210),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay21),
	.T_OUT  (main_usddrphy_dq_t21)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_21 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_21 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed21),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip211)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_63 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_63 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay21),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed21)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_21 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_21 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay21),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed21)
);

//------------------------------------------------------------------------------
// Instance IOBUF_21 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_21(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed21),
	.T  (main_usddrphy_dq_t21),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay21),

	// InOuts.
	.IO (ddram_dq[21])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_64 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_64 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip220),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay22),
	.T_OUT  (main_usddrphy_dq_t22)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_22 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_22 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed22),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip221)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_64 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_64 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay22),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed22)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_22 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_22 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay22),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed22)
);

//------------------------------------------------------------------------------
// Instance IOBUF_22 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_22(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed22),
	.T  (main_usddrphy_dq_t22),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay22),

	// InOuts.
	.IO (ddram_dq[22])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_65 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_65 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip230),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay23),
	.T_OUT  (main_usddrphy_dq_t23)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_23 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_23 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed23),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip231)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_65 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_65 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay23),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed23)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_23 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_23 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay23),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[2] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed23)
);

//------------------------------------------------------------------------------
// Instance IOBUF_23 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_23(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed23),
	.T  (main_usddrphy_dq_t23),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay23),

	// InOuts.
	.IO (ddram_dq[23])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_66 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_66 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip240),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay24),
	.T_OUT  (main_usddrphy_dq_t24)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_24 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_24 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed24),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip241)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_66 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_66 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay24),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed24)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_24 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_24 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay24),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed24)
);

//------------------------------------------------------------------------------
// Instance IOBUF_24 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_24(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed24),
	.T  (main_usddrphy_dq_t24),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay24),

	// InOuts.
	.IO (ddram_dq[24])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_67 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_67 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip250),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay25),
	.T_OUT  (main_usddrphy_dq_t25)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_25 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_25 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed25),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip251)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_67 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_67 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay25),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed25)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_25 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_25 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay25),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed25)
);

//------------------------------------------------------------------------------
// Instance IOBUF_25 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_25(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed25),
	.T  (main_usddrphy_dq_t25),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay25),

	// InOuts.
	.IO (ddram_dq[25])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_68 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_68 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip260),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay26),
	.T_OUT  (main_usddrphy_dq_t26)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_26 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_26 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed26),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip261)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_68 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_68 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay26),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed26)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_26 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_26 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay26),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed26)
);

//------------------------------------------------------------------------------
// Instance IOBUF_26 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_26(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed26),
	.T  (main_usddrphy_dq_t26),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay26),

	// InOuts.
	.IO (ddram_dq[26])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_69 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_69 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip270),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay27),
	.T_OUT  (main_usddrphy_dq_t27)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_27 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_27 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed27),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip271)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_69 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_69 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay27),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed27)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_27 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_27 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay27),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed27)
);

//------------------------------------------------------------------------------
// Instance IOBUF_27 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_27(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed27),
	.T  (main_usddrphy_dq_t27),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay27),

	// InOuts.
	.IO (ddram_dq[27])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_70 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_70 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip280),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay28),
	.T_OUT  (main_usddrphy_dq_t28)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_28 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_28 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed28),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip281)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_70 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_70 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay28),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed28)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_28 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_28 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay28),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed28)
);

//------------------------------------------------------------------------------
// Instance IOBUF_28 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_28(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed28),
	.T  (main_usddrphy_dq_t28),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay28),

	// InOuts.
	.IO (ddram_dq[28])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_71 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_71 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip290),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay29),
	.T_OUT  (main_usddrphy_dq_t29)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_29 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_29 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed29),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip291)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_71 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_71 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay29),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed29)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_29 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_29 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay29),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed29)
);

//------------------------------------------------------------------------------
// Instance IOBUF_29 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_29(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed29),
	.T  (main_usddrphy_dq_t29),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay29),

	// InOuts.
	.IO (ddram_dq[29])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_72 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_72 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip300),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay30),
	.T_OUT  (main_usddrphy_dq_t30)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_30 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_30 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed30),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip301)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_72 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_72 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay30),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed30)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_30 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_30 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay30),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed30)
);

//------------------------------------------------------------------------------
// Instance IOBUF_30 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_30(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed30),
	.T  (main_usddrphy_dq_t30),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay30),

	// InOuts.
	.IO (ddram_dq[30])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_73 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_73 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip310),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay31),
	.T_OUT  (main_usddrphy_dq_t31)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_31 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_31 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed31),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip311)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_73 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_73 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay31),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed31)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_31 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_31 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay31),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[3] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed31)
);

//------------------------------------------------------------------------------
// Instance IOBUF_31 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_31(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed31),
	.T  (main_usddrphy_dq_t31),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay31),

	// InOuts.
	.IO (ddram_dq[31])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_74 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_74 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip320),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay32),
	.T_OUT  (main_usddrphy_dq_t32)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_32 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_32 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed32),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip321)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_74 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_74 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay32),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed32)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_32 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_32 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay32),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed32)
);

//------------------------------------------------------------------------------
// Instance IOBUF_32 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_32(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed32),
	.T  (main_usddrphy_dq_t32),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay32),

	// InOuts.
	.IO (ddram_dq[32])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_75 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_75 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip330),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay33),
	.T_OUT  (main_usddrphy_dq_t33)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_33 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_33 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed33),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip331)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_75 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_75 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay33),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed33)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_33 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_33 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay33),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed33)
);

//------------------------------------------------------------------------------
// Instance IOBUF_33 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_33(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed33),
	.T  (main_usddrphy_dq_t33),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay33),

	// InOuts.
	.IO (ddram_dq[33])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_76 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_76 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip340),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay34),
	.T_OUT  (main_usddrphy_dq_t34)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_34 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_34 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed34),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip341)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_76 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_76 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay34),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed34)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_34 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_34 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay34),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed34)
);

//------------------------------------------------------------------------------
// Instance IOBUF_34 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_34(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed34),
	.T  (main_usddrphy_dq_t34),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay34),

	// InOuts.
	.IO (ddram_dq[34])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_77 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_77 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip350),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay35),
	.T_OUT  (main_usddrphy_dq_t35)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_35 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_35 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed35),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip351)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_77 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_77 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay35),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed35)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_35 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_35 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay35),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed35)
);

//------------------------------------------------------------------------------
// Instance IOBUF_35 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_35(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed35),
	.T  (main_usddrphy_dq_t35),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay35),

	// InOuts.
	.IO (ddram_dq[35])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_78 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_78 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip360),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay36),
	.T_OUT  (main_usddrphy_dq_t36)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_36 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_36 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed36),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip361)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_78 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_78 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay36),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed36)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_36 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_36 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay36),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed36)
);

//------------------------------------------------------------------------------
// Instance IOBUF_36 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_36(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed36),
	.T  (main_usddrphy_dq_t36),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay36),

	// InOuts.
	.IO (ddram_dq[36])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_79 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_79 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip370),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay37),
	.T_OUT  (main_usddrphy_dq_t37)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_37 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_37 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed37),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip371)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_79 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_79 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay37),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed37)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_37 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_37 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay37),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed37)
);

//------------------------------------------------------------------------------
// Instance IOBUF_37 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_37(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed37),
	.T  (main_usddrphy_dq_t37),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay37),

	// InOuts.
	.IO (ddram_dq[37])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_80 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_80 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip380),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay38),
	.T_OUT  (main_usddrphy_dq_t38)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_38 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_38 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed38),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip381)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_80 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_80 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay38),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed38)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_38 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_38 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay38),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed38)
);

//------------------------------------------------------------------------------
// Instance IOBUF_38 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_38(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed38),
	.T  (main_usddrphy_dq_t38),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay38),

	// InOuts.
	.IO (ddram_dq[38])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_81 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_81 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip390),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay39),
	.T_OUT  (main_usddrphy_dq_t39)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_39 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_39 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed39),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip391)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_81 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_81 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay39),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed39)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_39 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_39 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay39),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[4] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed39)
);

//------------------------------------------------------------------------------
// Instance IOBUF_39 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_39(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed39),
	.T  (main_usddrphy_dq_t39),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay39),

	// InOuts.
	.IO (ddram_dq[39])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_82 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_82 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip400),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay40),
	.T_OUT  (main_usddrphy_dq_t40)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_40 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_40 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed40),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip401)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_82 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_82 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay40),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed40)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_40 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_40 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay40),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed40)
);

//------------------------------------------------------------------------------
// Instance IOBUF_40 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_40(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed40),
	.T  (main_usddrphy_dq_t40),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay40),

	// InOuts.
	.IO (ddram_dq[40])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_83 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_83 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip410),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay41),
	.T_OUT  (main_usddrphy_dq_t41)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_41 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_41 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed41),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip411)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_83 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_83 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay41),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed41)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_41 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_41 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay41),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed41)
);

//------------------------------------------------------------------------------
// Instance IOBUF_41 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_41(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed41),
	.T  (main_usddrphy_dq_t41),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay41),

	// InOuts.
	.IO (ddram_dq[41])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_84 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_84 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip420),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay42),
	.T_OUT  (main_usddrphy_dq_t42)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_42 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_42 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed42),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip421)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_84 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_84 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay42),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed42)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_42 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_42 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay42),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed42)
);

//------------------------------------------------------------------------------
// Instance IOBUF_42 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_42(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed42),
	.T  (main_usddrphy_dq_t42),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay42),

	// InOuts.
	.IO (ddram_dq[42])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_85 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_85 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip430),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay43),
	.T_OUT  (main_usddrphy_dq_t43)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_43 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_43 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed43),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip431)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_85 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_85 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay43),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed43)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_43 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_43 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay43),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed43)
);

//------------------------------------------------------------------------------
// Instance IOBUF_43 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_43(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed43),
	.T  (main_usddrphy_dq_t43),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay43),

	// InOuts.
	.IO (ddram_dq[43])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_86 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_86 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip440),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay44),
	.T_OUT  (main_usddrphy_dq_t44)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_44 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_44 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed44),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip441)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_86 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_86 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay44),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed44)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_44 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_44 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay44),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed44)
);

//------------------------------------------------------------------------------
// Instance IOBUF_44 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_44(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed44),
	.T  (main_usddrphy_dq_t44),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay44),

	// InOuts.
	.IO (ddram_dq[44])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_87 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_87 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip450),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay45),
	.T_OUT  (main_usddrphy_dq_t45)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_45 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_45 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed45),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip451)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_87 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_87 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay45),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed45)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_45 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_45 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay45),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed45)
);

//------------------------------------------------------------------------------
// Instance IOBUF_45 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_45(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed45),
	.T  (main_usddrphy_dq_t45),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay45),

	// InOuts.
	.IO (ddram_dq[45])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_88 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_88 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip460),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay46),
	.T_OUT  (main_usddrphy_dq_t46)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_46 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_46 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed46),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip461)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_88 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_88 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay46),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed46)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_46 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_46 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay46),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed46)
);

//------------------------------------------------------------------------------
// Instance IOBUF_46 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_46(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed46),
	.T  (main_usddrphy_dq_t46),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay46),

	// InOuts.
	.IO (ddram_dq[46])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_89 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_89 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip470),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay47),
	.T_OUT  (main_usddrphy_dq_t47)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_47 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_47 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed47),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip471)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_89 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_89 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay47),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed47)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_47 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_47 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay47),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[5] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed47)
);

//------------------------------------------------------------------------------
// Instance IOBUF_47 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_47(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed47),
	.T  (main_usddrphy_dq_t47),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay47),

	// InOuts.
	.IO (ddram_dq[47])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_90 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_90 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip480),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay48),
	.T_OUT  (main_usddrphy_dq_t48)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_48 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_48 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed48),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip481)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_90 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_90 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay48),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed48)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_48 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_48 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay48),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed48)
);

//------------------------------------------------------------------------------
// Instance IOBUF_48 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_48(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed48),
	.T  (main_usddrphy_dq_t48),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay48),

	// InOuts.
	.IO (ddram_dq[48])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_91 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_91 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip490),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay49),
	.T_OUT  (main_usddrphy_dq_t49)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_49 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_49 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed49),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip491)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_91 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_91 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay49),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed49)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_49 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_49 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay49),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed49)
);

//------------------------------------------------------------------------------
// Instance IOBUF_49 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_49(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed49),
	.T  (main_usddrphy_dq_t49),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay49),

	// InOuts.
	.IO (ddram_dq[49])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_92 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_92 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip500),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay50),
	.T_OUT  (main_usddrphy_dq_t50)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_50 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_50 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed50),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip501)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_92 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_92 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay50),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed50)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_50 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_50 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay50),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed50)
);

//------------------------------------------------------------------------------
// Instance IOBUF_50 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_50(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed50),
	.T  (main_usddrphy_dq_t50),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay50),

	// InOuts.
	.IO (ddram_dq[50])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_93 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_93 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip510),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay51),
	.T_OUT  (main_usddrphy_dq_t51)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_51 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_51 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed51),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip511)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_93 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_93 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay51),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed51)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_51 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_51 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay51),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed51)
);

//------------------------------------------------------------------------------
// Instance IOBUF_51 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_51(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed51),
	.T  (main_usddrphy_dq_t51),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay51),

	// InOuts.
	.IO (ddram_dq[51])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_94 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_94 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip520),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay52),
	.T_OUT  (main_usddrphy_dq_t52)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_52 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_52 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed52),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip521)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_94 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_94 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay52),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed52)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_52 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_52 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay52),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed52)
);

//------------------------------------------------------------------------------
// Instance IOBUF_52 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_52(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed52),
	.T  (main_usddrphy_dq_t52),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay52),

	// InOuts.
	.IO (ddram_dq[52])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_95 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_95 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip530),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay53),
	.T_OUT  (main_usddrphy_dq_t53)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_53 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_53 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed53),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip531)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_95 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_95 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay53),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed53)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_53 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_53 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay53),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed53)
);

//------------------------------------------------------------------------------
// Instance IOBUF_53 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_53(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed53),
	.T  (main_usddrphy_dq_t53),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay53),

	// InOuts.
	.IO (ddram_dq[53])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_96 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_96 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip540),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay54),
	.T_OUT  (main_usddrphy_dq_t54)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_54 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_54 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed54),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip541)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_96 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_96 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay54),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed54)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_54 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_54 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay54),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed54)
);

//------------------------------------------------------------------------------
// Instance IOBUF_54 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_54(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed54),
	.T  (main_usddrphy_dq_t54),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay54),

	// InOuts.
	.IO (ddram_dq[54])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_97 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_97 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip550),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay55),
	.T_OUT  (main_usddrphy_dq_t55)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_55 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_55 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed55),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip551)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_97 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_97 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay55),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed55)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_55 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_55 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay55),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[6] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed55)
);

//------------------------------------------------------------------------------
// Instance IOBUF_55 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_55(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed55),
	.T  (main_usddrphy_dq_t55),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay55),

	// InOuts.
	.IO (ddram_dq[55])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_98 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_98 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip560),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay56),
	.T_OUT  (main_usddrphy_dq_t56)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_56 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_56 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed56),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip561)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_98 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_98 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay56),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed56)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_56 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_56 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay56),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed56)
);

//------------------------------------------------------------------------------
// Instance IOBUF_56 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_56(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed56),
	.T  (main_usddrphy_dq_t56),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay56),

	// InOuts.
	.IO (ddram_dq[56])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_99 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_99 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip570),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay57),
	.T_OUT  (main_usddrphy_dq_t57)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_57 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_57 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed57),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip571)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_99 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_99 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay57),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed57)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_57 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_57 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay57),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed57)
);

//------------------------------------------------------------------------------
// Instance IOBUF_57 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_57(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed57),
	.T  (main_usddrphy_dq_t57),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay57),

	// InOuts.
	.IO (ddram_dq[57])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_100 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_100 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip580),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay58),
	.T_OUT  (main_usddrphy_dq_t58)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_58 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_58 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed58),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip581)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_100 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_100 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay58),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed58)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_58 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_58 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay58),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed58)
);

//------------------------------------------------------------------------------
// Instance IOBUF_58 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_58(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed58),
	.T  (main_usddrphy_dq_t58),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay58),

	// InOuts.
	.IO (ddram_dq[58])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_101 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_101 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip590),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay59),
	.T_OUT  (main_usddrphy_dq_t59)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_59 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_59 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed59),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip591)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_101 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_101 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay59),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed59)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_59 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_59 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay59),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed59)
);

//------------------------------------------------------------------------------
// Instance IOBUF_59 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_59(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed59),
	.T  (main_usddrphy_dq_t59),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay59),

	// InOuts.
	.IO (ddram_dq[59])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_102 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_102 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip600),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay60),
	.T_OUT  (main_usddrphy_dq_t60)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_60 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_60 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed60),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip601)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_102 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_102 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay60),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed60)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_60 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_60 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay60),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed60)
);

//------------------------------------------------------------------------------
// Instance IOBUF_60 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_60(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed60),
	.T  (main_usddrphy_dq_t60),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay60),

	// InOuts.
	.IO (ddram_dq[60])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_103 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_103 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip610),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay61),
	.T_OUT  (main_usddrphy_dq_t61)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_61 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_61 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed61),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip611)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_103 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_103 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay61),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed61)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_61 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_61 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay61),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed61)
);

//------------------------------------------------------------------------------
// Instance IOBUF_61 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_61(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed61),
	.T  (main_usddrphy_dq_t61),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay61),

	// InOuts.
	.IO (ddram_dq[61])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_104 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_104 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip620),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay62),
	.T_OUT  (main_usddrphy_dq_t62)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_62 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_62 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed62),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip621)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_104 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_104 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay62),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed62)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_62 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_62 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay62),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed62)
);

//------------------------------------------------------------------------------
// Instance IOBUF_62 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_62(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed62),
	.T  (main_usddrphy_dq_t62),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay62),

	// InOuts.
	.IO (ddram_dq[62])
);

//------------------------------------------------------------------------------
// Instance OSERDESE3_105 of OSERDESE3 Module.
//------------------------------------------------------------------------------
OSERDESE3 #(
	// Parameters.
	.DATA_WIDTH         (4'd8),
	.INIT               (1'd0),
	.IS_CLKDIV_INVERTED (1'd0),
	.IS_CLK_INVERTED    (1'd0),
	.IS_RST_INVERTED    (1'd0),
	.SIM_DEVICE         ("ULTRASCALE")
) OSERDESE3_105 (
	// Inputs.
	.CLK    (sys4x_clk),
	.CLKDIV (sys_clk),
	.D      (main_usddrphy_bitslip630),
	.RST    ((ic_rst | main_usddrphy_rst_storage)),
	.T      ((~main_usddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),

	// Outputs.
	.OQ     (main_usddrphy_dq_o_nodelay63),
	.T_OUT  (main_usddrphy_dq_t63)
);

//------------------------------------------------------------------------------
// Instance ISERDESE3_63 of ISERDESE3 Module.
//------------------------------------------------------------------------------
ISERDESE3 #(
	// Parameters.
	.DATA_WIDTH        (4'd8),
	.IS_CLK_B_INVERTED (1'd1),
	.IS_CLK_INVERTED   (1'd0),
	.SIM_DEVICE        ("ULTRASCALE")
) ISERDESE3_63 (
	// Inputs.
	.CLK        (sys4x_clk),
	.CLKDIV     (sys_clk),
	.CLK_B      (sys4x_clk),
	.D          (main_usddrphy_dq_i_delayed63),
	.FIFO_RD_EN (1'd0),
	.RST        ((ic_rst | main_usddrphy_rst_storage)),

	// Outputs.
	.Q          (main_usddrphy_bitslip631)
);

//------------------------------------------------------------------------------
// Instance ODELAYE3_105 of ODELAYE3 Module.
//------------------------------------------------------------------------------
ODELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) ODELAYE3_105 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.INC     (1'd1),
	.ODATAIN (main_usddrphy_dq_o_nodelay63),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_wdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_o_delayed63)
);

//------------------------------------------------------------------------------
// Instance IDELAYE3_63 of IDELAYE3 Module.
//------------------------------------------------------------------------------
IDELAYE3 #(
	// Parameters.
	.CASCADE          ("NONE"),
	.DELAY_FORMAT     ("TIME"),
	.DELAY_SRC        ("IDATAIN"),
	.DELAY_TYPE       ("VARIABLE"),
	.DELAY_VALUE      (1'd0),
	.IS_CLK_INVERTED  (1'd0),
	.IS_RST_INVERTED  (1'd0),
	.REFCLK_FREQUENCY (200.0),
	.SIM_DEVICE       ("ULTRASCALE"),
	.UPDATE_MODE      ("ASYNC")
) IDELAYE3_63 (
	// Inputs.
	.CE      ((main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_inc_re)),
	.CLK     (sys_clk),
	.EN_VTC  (main_usddrphy_en_vtc_storage),
	.IDATAIN (main_usddrphy_dq_i_nodelay63),
	.INC     (1'd1),
	.RST     (((ic_rst | (main_usddrphy_dly_sel_storage[7] & main_usddrphy_rdly_dq_rst_re)) | main_usddrphy_rst_storage)),

	// Outputs.
	.DATAOUT (main_usddrphy_dq_i_delayed63)
);

//------------------------------------------------------------------------------
// Instance IOBUF_63 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_63(
	// Inputs.
	.I  (main_usddrphy_dq_o_delayed63),
	.T  (main_usddrphy_dq_t63),

	// Outputs.
	.O  (main_usddrphy_dq_i_nodelay63),

	// InOuts.
	.IO (ddram_dq[63])
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_2[0:7];
reg [24:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine0_wrport_we)
		storage_2[main_sdram_bankmachine0_wrport_adr] <= main_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign main_sdram_bankmachine0_rdport_dat_r = storage_2[main_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_3[0:7];
reg [24:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine1_wrport_we)
		storage_3[main_sdram_bankmachine1_wrport_adr] <= main_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign main_sdram_bankmachine1_rdport_dat_r = storage_3[main_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_4[0:7];
reg [24:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine2_wrport_we)
		storage_4[main_sdram_bankmachine2_wrport_adr] <= main_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign main_sdram_bankmachine2_rdport_dat_r = storage_4[main_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_5[0:7];
reg [24:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine3_wrport_we)
		storage_5[main_sdram_bankmachine3_wrport_adr] <= main_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign main_sdram_bankmachine3_rdport_dat_r = storage_5[main_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_6[0:7];
reg [24:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine4_wrport_we)
		storage_6[main_sdram_bankmachine4_wrport_adr] <= main_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[main_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign main_sdram_bankmachine4_rdport_dat_r = storage_6[main_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_7[0:7];
reg [24:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine5_wrport_we)
		storage_7[main_sdram_bankmachine5_wrport_adr] <= main_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[main_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign main_sdram_bankmachine5_rdport_dat_r = storage_7[main_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_8[0:7];
reg [24:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine6_wrport_we)
		storage_8[main_sdram_bankmachine6_wrport_adr] <= main_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[main_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign main_sdram_bankmachine6_rdport_dat_r = storage_8[main_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 25-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 25 
// Port 1 | Read: Async | Write: ---- | 
reg [24:0] storage_9[0:7];
reg [24:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine7_wrport_we)
		storage_9[main_sdram_bankmachine7_wrport_adr] <= main_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[main_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign main_sdram_bankmachine7_rdport_dat_r = storage_9[main_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_10: 16-words x 584-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 584 
// Port 1 | Read: Sync  | Write: ---- | 
reg [583:0] storage_10[0:15];
reg [583:0] storage_10_dat0;
reg [583:0] storage_10_dat1;
always @(posedge sys_clk) begin
	if (main_write_w_buffer_wrport_we)
		storage_10[main_write_w_buffer_wrport_adr] <= main_write_w_buffer_wrport_dat_w;
	storage_10_dat0 <= storage_10[main_write_w_buffer_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_write_w_buffer_rdport_re)
		storage_10_dat1 <= storage_10[main_write_w_buffer_rdport_adr];
end
assign main_write_w_buffer_wrport_dat_r = storage_10_dat0;
assign main_write_w_buffer_rdport_dat_r = storage_10_dat1;


//------------------------------------------------------------------------------
// Memory storage_11: 16-words x 6-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 6 
// Port 1 | Read: Async | Write: ---- | 
reg [5:0] storage_11[0:15];
reg [5:0] storage_11_dat0;
always @(posedge sys_clk) begin
	if (main_write_id_buffer_wrport_we)
		storage_11[main_write_id_buffer_wrport_adr] <= main_write_id_buffer_wrport_dat_w;
	storage_11_dat0 <= storage_11[main_write_id_buffer_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_write_id_buffer_wrport_dat_r = storage_11_dat0;
assign main_write_id_buffer_rdport_dat_r = storage_11[main_write_id_buffer_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_12: 16-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 8 
// Port 1 | Read: Async | Write: ---- | 
reg [7:0] storage_12[0:15];
reg [7:0] storage_12_dat0;
always @(posedge sys_clk) begin
	if (main_write_resp_buffer_wrport_we)
		storage_12[main_write_resp_buffer_wrport_adr] <= main_write_resp_buffer_wrport_dat_w;
	storage_12_dat0 <= storage_12[main_write_resp_buffer_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_write_resp_buffer_wrport_dat_r = storage_12_dat0;
assign main_write_resp_buffer_rdport_dat_r = storage_12[main_write_resp_buffer_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_13: 16-words x 522-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 522 
// Port 1 | Read: Sync  | Write: ---- | 
reg [521:0] storage_13[0:15];
reg [521:0] storage_13_dat0;
reg [521:0] storage_13_dat1;
always @(posedge sys_clk) begin
	if (main_read_r_buffer_wrport_we)
		storage_13[main_read_r_buffer_wrport_adr] <= main_read_r_buffer_wrport_dat_w;
	storage_13_dat0 <= storage_13[main_read_r_buffer_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_read_r_buffer_rdport_re)
		storage_13_dat1 <= storage_13[main_read_r_buffer_rdport_adr];
end
assign main_read_r_buffer_wrport_dat_r = storage_13_dat0;
assign main_read_r_buffer_rdport_dat_r = storage_13_dat1;


//------------------------------------------------------------------------------
// Memory storage_14: 16-words x 6-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 6 
// Port 1 | Read: Async | Write: ---- | 
reg [5:0] storage_14[0:15];
reg [5:0] storage_14_dat0;
always @(posedge sys_clk) begin
	if (main_read_id_buffer_wrport_we)
		storage_14[main_read_id_buffer_wrport_adr] <= main_read_id_buffer_wrport_dat_w;
	storage_14_dat0 <= storage_14[main_read_id_buffer_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_read_id_buffer_wrport_dat_r = storage_14_dat0;
assign main_read_id_buffer_rdport_dat_r = storage_14[main_read_id_buffer_rdport_adr];


//------------------------------------------------------------------------------
// Instance FDCE of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (main_crg_reset),

	// Outputs.
	.Q   (builder_reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_1 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_1(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset0),

	// Outputs.
	.Q   (builder_reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_2 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_2(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset1),

	// Outputs.
	.Q   (builder_reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_3 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_3(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset2),

	// Outputs.
	.Q   (builder_reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_4 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_4(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset3),

	// Outputs.
	.Q   (builder_reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_5 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_5(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset4),

	// Outputs.
	.Q   (builder_reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_6 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_6(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset5),

	// Outputs.
	.Q   (builder_reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_7 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_7(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (builder_reset6),

	// Outputs.
	.Q   (builder_reset7)
);

//------------------------------------------------------------------------------
// Instance MMCME2_ADV of MMCME2_ADV Module.
//------------------------------------------------------------------------------
MMCME2_ADV #(
	// Parameters.
	.BANDWIDTH        ("OPTIMIZED"),
	.CLKFBOUT_MULT_F  (5'd29),
	.CLKIN1_PERIOD    (8.0),
	.CLKOUT0_DIVIDE_F (2'd3),
	.CLKOUT0_PHASE    (1'd0),
	.CLKOUT1_DIVIDE   (3'd6),
	.CLKOUT1_PHASE    (1'd0),
	.CLKOUT2_DIVIDE   (3'd6),
	.CLKOUT2_PHASE    (1'd0),
	.DIVCLK_DIVIDE    (2'd3),
	.REF_JITTER1      (0.01)
) MMCME2_ADV (
	// Inputs.
	.CLKFBIN  (builder_mmcm_fb),
	.CLKIN1   (main_crg_clkin),
	.PWRDWN   (main_crg_power_down),
	.RST      (builder_reset7),

	// Outputs.
	.CLKFBOUT (builder_mmcm_fb),
	.CLKOUT0  (main_crg_clkout0),
	.CLKOUT1  (main_crg_clkout1),
	.CLKOUT2  (main_crg_clkout2),
	.LOCKED   (main_crg_locked)
);

//------------------------------------------------------------------------------
// Instance ExampleRocketSystem of ExampleRocketSystem Module.
//------------------------------------------------------------------------------
ExampleRocketSystem ExampleRocketSystem(
	// Inputs.
	.clock                                (sys_clk),
	.debug_clock                          (1'd0),
	.debug_clockeddmi_dmiClock            (1'd0),
	.debug_clockeddmi_dmiReset            ((sys_rst | main_rocket_reset)),
	.debug_clockeddmi_dmi_req_bits_addr   (1'd0),
	.debug_clockeddmi_dmi_req_bits_data   (1'd0),
	.debug_clockeddmi_dmi_req_bits_op     (1'd0),
	.debug_clockeddmi_dmi_req_valid       (1'd0),
	.debug_clockeddmi_dmi_resp_ready      (1'd0),
	.debug_dmactiveAck                    (1'd0),
	.debug_reset                          ((sys_rst | main_rocket_reset)),
	.interrupts                           (main_rocket_interrupt),
	.l2_frontend_bus_axi4_0_ar_bits_addr  (main_rocket_l2fb_axi_ar_payload_addr),
	.l2_frontend_bus_axi4_0_ar_bits_burst (main_rocket_l2fb_axi_ar_payload_burst),
	.l2_frontend_bus_axi4_0_ar_bits_cache (main_rocket_l2fb_axi_ar_payload_cache),
	.l2_frontend_bus_axi4_0_ar_bits_id    (main_rocket_l2fb_axi_ar_param_id),
	.l2_frontend_bus_axi4_0_ar_bits_len   (main_rocket_l2fb_axi_ar_payload_len),
	.l2_frontend_bus_axi4_0_ar_bits_lock  (main_rocket_l2fb_axi_ar_payload_lock),
	.l2_frontend_bus_axi4_0_ar_bits_prot  (main_rocket_l2fb_axi_ar_payload_prot),
	.l2_frontend_bus_axi4_0_ar_bits_qos   (main_rocket_l2fb_axi_ar_payload_qos),
	.l2_frontend_bus_axi4_0_ar_bits_size  (main_rocket_l2fb_axi_ar_payload_size),
	.l2_frontend_bus_axi4_0_ar_valid      (main_rocket_l2fb_axi_ar_valid),
	.l2_frontend_bus_axi4_0_aw_bits_addr  (main_rocket_l2fb_axi_aw_payload_addr),
	.l2_frontend_bus_axi4_0_aw_bits_burst (main_rocket_l2fb_axi_aw_payload_burst),
	.l2_frontend_bus_axi4_0_aw_bits_cache (main_rocket_l2fb_axi_aw_payload_cache),
	.l2_frontend_bus_axi4_0_aw_bits_id    (main_rocket_l2fb_axi_aw_param_id),
	.l2_frontend_bus_axi4_0_aw_bits_len   (main_rocket_l2fb_axi_aw_payload_len),
	.l2_frontend_bus_axi4_0_aw_bits_lock  (main_rocket_l2fb_axi_aw_payload_lock),
	.l2_frontend_bus_axi4_0_aw_bits_prot  (main_rocket_l2fb_axi_aw_payload_prot),
	.l2_frontend_bus_axi4_0_aw_bits_qos   (main_rocket_l2fb_axi_aw_payload_qos),
	.l2_frontend_bus_axi4_0_aw_bits_size  (main_rocket_l2fb_axi_aw_payload_size),
	.l2_frontend_bus_axi4_0_aw_valid      (main_rocket_l2fb_axi_aw_valid),
	.l2_frontend_bus_axi4_0_b_ready       (main_rocket_l2fb_axi_b_ready),
	.l2_frontend_bus_axi4_0_r_ready       (main_rocket_l2fb_axi_r_ready),
	.l2_frontend_bus_axi4_0_w_bits_data   (main_rocket_l2fb_axi_w_payload_data),
	.l2_frontend_bus_axi4_0_w_bits_last   (main_rocket_l2fb_axi_w_last),
	.l2_frontend_bus_axi4_0_w_bits_strb   (main_rocket_l2fb_axi_w_payload_strb),
	.l2_frontend_bus_axi4_0_w_valid       (main_rocket_l2fb_axi_w_valid),
	.mem_axi4_0_ar_ready                  (main_rocket_mem_axi_ar_ready),
	.mem_axi4_0_aw_ready                  (main_rocket_mem_axi_aw_ready),
	.mem_axi4_0_b_bits_id                 (main_rocket_mem_axi_b_param_id),
	.mem_axi4_0_b_bits_resp               (main_rocket_mem_axi_b_payload_resp),
	.mem_axi4_0_b_valid                   (main_rocket_mem_axi_b_valid),
	.mem_axi4_0_r_bits_data               (main_rocket_mem_axi_r_payload_data),
	.mem_axi4_0_r_bits_id                 (main_rocket_mem_axi_r_param_id),
	.mem_axi4_0_r_bits_last               (main_rocket_mem_axi_r_last),
	.mem_axi4_0_r_bits_resp               (main_rocket_mem_axi_r_payload_resp),
	.mem_axi4_0_r_valid                   (main_rocket_mem_axi_r_valid),
	.mem_axi4_0_w_ready                   (main_rocket_mem_axi_w_ready),
	.mmio_axi4_0_ar_ready                 (main_rocket_mmio_axi_ar_ready),
	.mmio_axi4_0_aw_ready                 (main_rocket_mmio_axi_aw_ready),
	.mmio_axi4_0_b_bits_id                (main_rocket_mmio_axi_b_param_id),
	.mmio_axi4_0_b_bits_resp              (main_rocket_mmio_axi_b_payload_resp),
	.mmio_axi4_0_b_valid                  (main_rocket_mmio_axi_b_valid),
	.mmio_axi4_0_r_bits_data              (main_rocket_mmio_axi_r_payload_data),
	.mmio_axi4_0_r_bits_id                (main_rocket_mmio_axi_r_param_id),
	.mmio_axi4_0_r_bits_last              (main_rocket_mmio_axi_r_last),
	.mmio_axi4_0_r_bits_resp              (main_rocket_mmio_axi_r_payload_resp),
	.mmio_axi4_0_r_valid                  (main_rocket_mmio_axi_r_valid),
	.mmio_axi4_0_w_ready                  (main_rocket_mmio_axi_w_ready),
	.reset                                ((sys_rst | main_rocket_reset)),
	.resetctrl_hartIsInReset_0            (main_rocket6),
	.resetctrl_hartIsInReset_1            (main_rocket7),
	.resetctrl_hartIsInReset_2            (main_rocket8),
	.resetctrl_hartIsInReset_3            (main_rocket9),

	// Outputs.
	.debug_clockeddmi_dmi_req_ready       (main_rocket0),
	.debug_clockeddmi_dmi_resp_bits_data  (main_rocket2),
	.debug_clockeddmi_dmi_resp_bits_resp  (main_rocket3),
	.debug_clockeddmi_dmi_resp_valid      (main_rocket1),
	.debug_dmactive                       (main_rocket5),
	.debug_ndreset                        (main_rocket4),
	.l2_frontend_bus_axi4_0_ar_ready      (main_rocket_l2fb_axi_ar_ready),
	.l2_frontend_bus_axi4_0_aw_ready      (main_rocket_l2fb_axi_aw_ready),
	.l2_frontend_bus_axi4_0_b_bits_id     (main_rocket_l2fb_axi_b_param_id),
	.l2_frontend_bus_axi4_0_b_bits_resp   (main_rocket_l2fb_axi_b_payload_resp),
	.l2_frontend_bus_axi4_0_b_valid       (main_rocket_l2fb_axi_b_valid),
	.l2_frontend_bus_axi4_0_r_bits_data   (main_rocket_l2fb_axi_r_payload_data),
	.l2_frontend_bus_axi4_0_r_bits_id     (main_rocket_l2fb_axi_r_param_id),
	.l2_frontend_bus_axi4_0_r_bits_last   (main_rocket_l2fb_axi_r_last),
	.l2_frontend_bus_axi4_0_r_bits_resp   (main_rocket_l2fb_axi_r_payload_resp),
	.l2_frontend_bus_axi4_0_r_valid       (main_rocket_l2fb_axi_r_valid),
	.l2_frontend_bus_axi4_0_w_ready       (main_rocket_l2fb_axi_w_ready),
	.mem_axi4_0_ar_bits_addr              (main_rocket_mem_axi_ar_payload_addr),
	.mem_axi4_0_ar_bits_burst             (main_rocket_mem_axi_ar_payload_burst),
	.mem_axi4_0_ar_bits_cache             (main_rocket_mem_axi_ar_payload_cache),
	.mem_axi4_0_ar_bits_id                (main_rocket_mem_axi_ar_param_id),
	.mem_axi4_0_ar_bits_len               (main_rocket_mem_axi_ar_payload_len),
	.mem_axi4_0_ar_bits_lock              (main_rocket_mem_axi_ar_payload_lock),
	.mem_axi4_0_ar_bits_prot              (main_rocket_mem_axi_ar_payload_prot),
	.mem_axi4_0_ar_bits_qos               (main_rocket_mem_axi_ar_payload_qos),
	.mem_axi4_0_ar_bits_size              (main_rocket_mem_axi_ar_payload_size),
	.mem_axi4_0_ar_valid                  (main_rocket_mem_axi_ar_valid),
	.mem_axi4_0_aw_bits_addr              (main_rocket_mem_axi_aw_payload_addr),
	.mem_axi4_0_aw_bits_burst             (main_rocket_mem_axi_aw_payload_burst),
	.mem_axi4_0_aw_bits_cache             (main_rocket_mem_axi_aw_payload_cache),
	.mem_axi4_0_aw_bits_id                (main_rocket_mem_axi_aw_param_id),
	.mem_axi4_0_aw_bits_len               (main_rocket_mem_axi_aw_payload_len),
	.mem_axi4_0_aw_bits_lock              (main_rocket_mem_axi_aw_payload_lock),
	.mem_axi4_0_aw_bits_prot              (main_rocket_mem_axi_aw_payload_prot),
	.mem_axi4_0_aw_bits_qos               (main_rocket_mem_axi_aw_payload_qos),
	.mem_axi4_0_aw_bits_size              (main_rocket_mem_axi_aw_payload_size),
	.mem_axi4_0_aw_valid                  (main_rocket_mem_axi_aw_valid),
	.mem_axi4_0_b_ready                   (main_rocket_mem_axi_b_ready),
	.mem_axi4_0_r_ready                   (main_rocket_mem_axi_r_ready),
	.mem_axi4_0_w_bits_data               (main_rocket_mem_axi_w_payload_data),
	.mem_axi4_0_w_bits_last               (main_rocket_mem_axi_w_last),
	.mem_axi4_0_w_bits_strb               (main_rocket_mem_axi_w_payload_strb),
	.mem_axi4_0_w_valid                   (main_rocket_mem_axi_w_valid),
	.mmio_axi4_0_ar_bits_addr             (main_rocket_mmio_axi_ar_payload_addr),
	.mmio_axi4_0_ar_bits_burst            (main_rocket_mmio_axi_ar_payload_burst),
	.mmio_axi4_0_ar_bits_cache            (main_rocket_mmio_axi_ar_payload_cache),
	.mmio_axi4_0_ar_bits_id               (main_rocket_mmio_axi_ar_param_id),
	.mmio_axi4_0_ar_bits_len              (main_rocket_mmio_axi_ar_payload_len),
	.mmio_axi4_0_ar_bits_lock             (main_rocket_mmio_axi_ar_payload_lock),
	.mmio_axi4_0_ar_bits_prot             (main_rocket_mmio_axi_ar_payload_prot),
	.mmio_axi4_0_ar_bits_qos              (main_rocket_mmio_axi_ar_payload_qos),
	.mmio_axi4_0_ar_bits_size             (main_rocket_mmio_axi_ar_payload_size),
	.mmio_axi4_0_ar_valid                 (main_rocket_mmio_axi_ar_valid),
	.mmio_axi4_0_aw_bits_addr             (main_rocket_mmio_axi_aw_payload_addr),
	.mmio_axi4_0_aw_bits_burst            (main_rocket_mmio_axi_aw_payload_burst),
	.mmio_axi4_0_aw_bits_cache            (main_rocket_mmio_axi_aw_payload_cache),
	.mmio_axi4_0_aw_bits_id               (main_rocket_mmio_axi_aw_param_id),
	.mmio_axi4_0_aw_bits_len              (main_rocket_mmio_axi_aw_payload_len),
	.mmio_axi4_0_aw_bits_lock             (main_rocket_mmio_axi_aw_payload_lock),
	.mmio_axi4_0_aw_bits_prot             (main_rocket_mmio_axi_aw_payload_prot),
	.mmio_axi4_0_aw_bits_qos              (main_rocket_mmio_axi_aw_payload_qos),
	.mmio_axi4_0_aw_bits_size             (main_rocket_mmio_axi_aw_payload_size),
	.mmio_axi4_0_aw_valid                 (main_rocket_mmio_axi_aw_valid),
	.mmio_axi4_0_b_ready                  (main_rocket_mmio_axi_b_ready),
	.mmio_axi4_0_r_ready                  (main_rocket_mmio_axi_r_ready),
	.mmio_axi4_0_w_bits_data              (main_rocket_mmio_axi_w_payload_data),
	.mmio_axi4_0_w_bits_last              (main_rocket_mmio_axi_w_last),
	.mmio_axi4_0_w_bits_strb              (main_rocket_mmio_axi_w_payload_strb),
	.mmio_axi4_0_w_valid                  (main_rocket_mmio_axi_w_valid),
	.nul_rxd(nul_rxd),
	.nul_txd(nul_txd)
);

//------------------------------------------------------------------------------
// Instance IBUFDS of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS(
	// Inputs.
	.I  (clk125_p),
	.IB (clk125_n),

	// Outputs.
	.O  (main_crg_clkin)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_1 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_1 (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE (builder_xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (idelay_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_2 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_2 (
	// Inputs.
	.C   (eth_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (builder_xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_3 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_3 (
	// Inputs.
	.C   (eth_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE (builder_xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (eth_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_4 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_4 (
	// Inputs.
	.C   (ic_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (main_crg_idelayctrl_ic_reset),

	// Outputs.
	.Q   (builder_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_5 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_5 (
	// Inputs.
	.C   (ic_clk),
	.CE  (1'd1),
	.D   (builder_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE (main_crg_idelayctrl_ic_reset),

	// Outputs.
	.Q   (ic_rst)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2026-02-03 16:48:28.
//------------------------------------------------------------------------------
