Have_done:
# Make one botton run shell
# Make Unreachable state from Traces
# Make state assertions in Verilog code
# Read back from EBMC result

Wokring_On:
# Make different property assertion in Verilog

TO_Be_Discussed:
## input: smt results in smt format
### requires all type system of SMT
### https://github.com/polgreen/oracles/blob/master/image_oracles/define_fun_parser.h

To_Do:
# make SMT result a verilog assertions


Future:
#   Mutate the verilog circut and check the assertion is violate

#   Automatic variables poicker for sygus
##  Constrainst the variables
##  Huristic

#   Make more test file (?)
##  Use the open-source benchmark

Sideway_Work: 
##  There is possible way to adjust to K-induction prove