#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1aff0a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1aff230 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b0b200 .functor NOT 1, L_0x1b360c0, C4<0>, C4<0>, C4<0>;
L_0x1b35e20 .functor XOR 1, L_0x1b35ce0, L_0x1b35d80, C4<0>, C4<0>;
L_0x1b35fb0 .functor XOR 1, L_0x1b35e20, L_0x1b35ee0, C4<0>, C4<0>;
v0x1b31c50_0 .net *"_ivl_10", 0 0, L_0x1b35ee0;  1 drivers
v0x1b31d50_0 .net *"_ivl_12", 0 0, L_0x1b35fb0;  1 drivers
v0x1b31e30_0 .net *"_ivl_2", 0 0, L_0x1b35c40;  1 drivers
v0x1b31ef0_0 .net *"_ivl_4", 0 0, L_0x1b35ce0;  1 drivers
v0x1b31fd0_0 .net *"_ivl_6", 0 0, L_0x1b35d80;  1 drivers
v0x1b32100_0 .net *"_ivl_8", 0 0, L_0x1b35e20;  1 drivers
v0x1b321e0_0 .net "a", 0 0, v0x1b2ea50_0;  1 drivers
v0x1b32280_0 .net "b", 0 0, v0x1b2eaf0_0;  1 drivers
v0x1b32320_0 .net "c", 0 0, v0x1b2eb90_0;  1 drivers
v0x1b323c0_0 .var "clk", 0 0;
v0x1b32460_0 .net "d", 0 0, v0x1b2ecd0_0;  1 drivers
v0x1b32500_0 .net "q_dut", 0 0, L_0x1b35ae0;  1 drivers
v0x1b325a0_0 .net "q_ref", 0 0, L_0x1b0b270;  1 drivers
v0x1b32640_0 .var/2u "stats1", 159 0;
v0x1b326e0_0 .var/2u "strobe", 0 0;
v0x1b32780_0 .net "tb_match", 0 0, L_0x1b360c0;  1 drivers
v0x1b32840_0 .net "tb_mismatch", 0 0, L_0x1b0b200;  1 drivers
v0x1b32900_0 .net "wavedrom_enable", 0 0, v0x1b2edc0_0;  1 drivers
v0x1b329a0_0 .net "wavedrom_title", 511 0, v0x1b2ee60_0;  1 drivers
L_0x1b35c40 .concat [ 1 0 0 0], L_0x1b0b270;
L_0x1b35ce0 .concat [ 1 0 0 0], L_0x1b0b270;
L_0x1b35d80 .concat [ 1 0 0 0], L_0x1b35ae0;
L_0x1b35ee0 .concat [ 1 0 0 0], L_0x1b0b270;
L_0x1b360c0 .cmp/eeq 1, L_0x1b35c40, L_0x1b35fb0;
S_0x1aff3c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1aff230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1aeaea0 .functor OR 1, v0x1b2ea50_0, v0x1b2eaf0_0, C4<0>, C4<0>;
L_0x1affb20 .functor OR 1, v0x1b2eb90_0, v0x1b2ecd0_0, C4<0>, C4<0>;
L_0x1b0b270 .functor AND 1, L_0x1aeaea0, L_0x1affb20, C4<1>, C4<1>;
v0x1b0b470_0 .net *"_ivl_0", 0 0, L_0x1aeaea0;  1 drivers
v0x1b0b510_0 .net *"_ivl_2", 0 0, L_0x1affb20;  1 drivers
v0x1aeaff0_0 .net "a", 0 0, v0x1b2ea50_0;  alias, 1 drivers
v0x1aeb090_0 .net "b", 0 0, v0x1b2eaf0_0;  alias, 1 drivers
v0x1b2ded0_0 .net "c", 0 0, v0x1b2eb90_0;  alias, 1 drivers
v0x1b2dfe0_0 .net "d", 0 0, v0x1b2ecd0_0;  alias, 1 drivers
v0x1b2e0a0_0 .net "q", 0 0, L_0x1b0b270;  alias, 1 drivers
S_0x1b2e200 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1aff230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b2ea50_0 .var "a", 0 0;
v0x1b2eaf0_0 .var "b", 0 0;
v0x1b2eb90_0 .var "c", 0 0;
v0x1b2ec30_0 .net "clk", 0 0, v0x1b323c0_0;  1 drivers
v0x1b2ecd0_0 .var "d", 0 0;
v0x1b2edc0_0 .var "wavedrom_enable", 0 0;
v0x1b2ee60_0 .var "wavedrom_title", 511 0;
E_0x1af9fb0/0 .event negedge, v0x1b2ec30_0;
E_0x1af9fb0/1 .event posedge, v0x1b2ec30_0;
E_0x1af9fb0 .event/or E_0x1af9fb0/0, E_0x1af9fb0/1;
E_0x1afa200 .event posedge, v0x1b2ec30_0;
E_0x1ae39f0 .event negedge, v0x1b2ec30_0;
S_0x1b2e550 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b2e200;
 .timescale -12 -12;
v0x1b2e750_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b2e850 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b2e200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b2efc0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1aff230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b32e10 .functor AND 1, L_0x1b32cd0, L_0x1b32d70, C4<1>, C4<1>;
L_0x1b32f20 .functor AND 1, L_0x1b32e10, L_0x1b32e80, C4<1>, C4<1>;
L_0x1b33030 .functor AND 1, L_0x1b32f20, v0x1b2ecd0_0, C4<1>, C4<1>;
L_0x1b33260 .functor AND 1, L_0x1b330f0, L_0x1b331c0, C4<1>, C4<1>;
L_0x1b333d0 .functor AND 1, L_0x1b33260, v0x1b2eb90_0, C4<1>, C4<1>;
L_0x1b33570 .functor AND 1, L_0x1b333d0, L_0x1b33490, C4<1>, C4<1>;
L_0x1b336c0 .functor OR 1, L_0x1b33030, L_0x1b33570, C4<0>, C4<0>;
L_0x1b33870 .functor AND 1, L_0x1b337d0, v0x1b2eaf0_0, C4<1>, C4<1>;
L_0x1b33a70 .functor AND 1, L_0x1b33870, L_0x1b33980, C4<1>, C4<1>;
L_0x1b33b80 .functor AND 1, L_0x1b33a70, v0x1b2ecd0_0, C4<1>, C4<1>;
L_0x1b33ca0 .functor OR 1, L_0x1b336c0, L_0x1b33b80, C4<0>, C4<0>;
L_0x1b33f10 .functor AND 1, L_0x1b33d60, v0x1b2eaf0_0, C4<1>, C4<1>;
L_0x1b34150 .functor AND 1, L_0x1b33f10, v0x1b2eb90_0, C4<1>, C4<1>;
L_0x1b34320 .functor AND 1, L_0x1b34150, v0x1b2ecd0_0, C4<1>, C4<1>;
L_0x1b340e0 .functor OR 1, L_0x1b33ca0, L_0x1b34320, C4<0>, C4<0>;
L_0x1b34710 .functor AND 1, v0x1b2ea50_0, L_0x1b34610, C4<1>, C4<1>;
L_0x1b348b0 .functor AND 1, L_0x1b34710, L_0x1b34810, C4<1>, C4<1>;
L_0x1b349c0 .functor AND 1, L_0x1b348b0, v0x1b2ecd0_0, C4<1>, C4<1>;
L_0x1b34b20 .functor OR 1, L_0x1b340e0, L_0x1b349c0, C4<0>, C4<0>;
L_0x1b34d40 .functor AND 1, v0x1b2ea50_0, L_0x1b34c30, C4<1>, C4<1>;
L_0x1b34eb0 .functor AND 1, L_0x1b34d40, v0x1b2eb90_0, C4<1>, C4<1>;
L_0x1b34f70 .functor AND 1, L_0x1b34eb0, v0x1b2ecd0_0, C4<1>, C4<1>;
L_0x1b350f0 .functor OR 1, L_0x1b34b20, L_0x1b34f70, C4<0>, C4<0>;
L_0x1b35200 .functor AND 1, v0x1b2ea50_0, v0x1b2eaf0_0, C4<1>, C4<1>;
L_0x1b35340 .functor AND 1, L_0x1b35200, L_0x1b34a80, C4<1>, C4<1>;
L_0x1b35450 .functor AND 1, L_0x1b35340, v0x1b2ecd0_0, C4<1>, C4<1>;
L_0x1b355f0 .functor OR 1, L_0x1b350f0, L_0x1b35450, C4<0>, C4<0>;
L_0x1b35700 .functor AND 1, v0x1b2ea50_0, v0x1b2eaf0_0, C4<1>, C4<1>;
L_0x1b35860 .functor AND 1, L_0x1b35700, v0x1b2eb90_0, C4<1>, C4<1>;
L_0x1b35920 .functor AND 1, L_0x1b35860, v0x1b2ecd0_0, C4<1>, C4<1>;
L_0x1b35ae0 .functor OR 1, L_0x1b355f0, L_0x1b35920, C4<0>, C4<0>;
v0x1b2f2b0_0 .net *"_ivl_1", 0 0, L_0x1b32cd0;  1 drivers
v0x1b2f370_0 .net *"_ivl_11", 0 0, L_0x1b33030;  1 drivers
v0x1b2f430_0 .net *"_ivl_13", 0 0, L_0x1b330f0;  1 drivers
v0x1b2f500_0 .net *"_ivl_15", 0 0, L_0x1b331c0;  1 drivers
v0x1b2f5c0_0 .net *"_ivl_17", 0 0, L_0x1b33260;  1 drivers
v0x1b2f6d0_0 .net *"_ivl_19", 0 0, L_0x1b333d0;  1 drivers
v0x1b2f790_0 .net *"_ivl_21", 0 0, L_0x1b33490;  1 drivers
v0x1b2f850_0 .net *"_ivl_23", 0 0, L_0x1b33570;  1 drivers
v0x1b2f910_0 .net *"_ivl_25", 0 0, L_0x1b336c0;  1 drivers
v0x1b2f9d0_0 .net *"_ivl_27", 0 0, L_0x1b337d0;  1 drivers
v0x1b2fa90_0 .net *"_ivl_29", 0 0, L_0x1b33870;  1 drivers
v0x1b2fb50_0 .net *"_ivl_3", 0 0, L_0x1b32d70;  1 drivers
v0x1b2fc10_0 .net *"_ivl_31", 0 0, L_0x1b33980;  1 drivers
v0x1b2fcd0_0 .net *"_ivl_33", 0 0, L_0x1b33a70;  1 drivers
v0x1b2fd90_0 .net *"_ivl_35", 0 0, L_0x1b33b80;  1 drivers
v0x1b2fe50_0 .net *"_ivl_37", 0 0, L_0x1b33ca0;  1 drivers
v0x1b2ff10_0 .net *"_ivl_39", 0 0, L_0x1b33d60;  1 drivers
v0x1b2ffd0_0 .net *"_ivl_41", 0 0, L_0x1b33f10;  1 drivers
v0x1b30090_0 .net *"_ivl_43", 0 0, L_0x1b34150;  1 drivers
v0x1b30150_0 .net *"_ivl_45", 0 0, L_0x1b34320;  1 drivers
v0x1b30210_0 .net *"_ivl_47", 0 0, L_0x1b340e0;  1 drivers
v0x1b302d0_0 .net *"_ivl_49", 0 0, L_0x1b34610;  1 drivers
v0x1b30390_0 .net *"_ivl_5", 0 0, L_0x1b32e10;  1 drivers
v0x1b30450_0 .net *"_ivl_51", 0 0, L_0x1b34710;  1 drivers
v0x1b30510_0 .net *"_ivl_53", 0 0, L_0x1b34810;  1 drivers
v0x1b305d0_0 .net *"_ivl_55", 0 0, L_0x1b348b0;  1 drivers
v0x1b30690_0 .net *"_ivl_57", 0 0, L_0x1b349c0;  1 drivers
v0x1b30750_0 .net *"_ivl_59", 0 0, L_0x1b34b20;  1 drivers
v0x1b30810_0 .net *"_ivl_61", 0 0, L_0x1b34c30;  1 drivers
v0x1b308d0_0 .net *"_ivl_63", 0 0, L_0x1b34d40;  1 drivers
v0x1b30990_0 .net *"_ivl_65", 0 0, L_0x1b34eb0;  1 drivers
v0x1b30a50_0 .net *"_ivl_67", 0 0, L_0x1b34f70;  1 drivers
v0x1b30b10_0 .net *"_ivl_69", 0 0, L_0x1b350f0;  1 drivers
v0x1b30de0_0 .net *"_ivl_7", 0 0, L_0x1b32e80;  1 drivers
v0x1b30ea0_0 .net *"_ivl_71", 0 0, L_0x1b35200;  1 drivers
v0x1b30f60_0 .net *"_ivl_73", 0 0, L_0x1b34a80;  1 drivers
v0x1b31020_0 .net *"_ivl_75", 0 0, L_0x1b35340;  1 drivers
v0x1b310e0_0 .net *"_ivl_77", 0 0, L_0x1b35450;  1 drivers
v0x1b311a0_0 .net *"_ivl_79", 0 0, L_0x1b355f0;  1 drivers
v0x1b31260_0 .net *"_ivl_81", 0 0, L_0x1b35700;  1 drivers
v0x1b31320_0 .net *"_ivl_83", 0 0, L_0x1b35860;  1 drivers
v0x1b313e0_0 .net *"_ivl_85", 0 0, L_0x1b35920;  1 drivers
v0x1b314a0_0 .net *"_ivl_9", 0 0, L_0x1b32f20;  1 drivers
v0x1b31560_0 .net "a", 0 0, v0x1b2ea50_0;  alias, 1 drivers
v0x1b31600_0 .net "b", 0 0, v0x1b2eaf0_0;  alias, 1 drivers
v0x1b316f0_0 .net "c", 0 0, v0x1b2eb90_0;  alias, 1 drivers
v0x1b317e0_0 .net "d", 0 0, v0x1b2ecd0_0;  alias, 1 drivers
v0x1b318d0_0 .net "q", 0 0, L_0x1b35ae0;  alias, 1 drivers
L_0x1b32cd0 .reduce/nor v0x1b2ea50_0;
L_0x1b32d70 .reduce/nor v0x1b2eaf0_0;
L_0x1b32e80 .reduce/nor v0x1b2eb90_0;
L_0x1b330f0 .reduce/nor v0x1b2ea50_0;
L_0x1b331c0 .reduce/nor v0x1b2eaf0_0;
L_0x1b33490 .reduce/nor v0x1b2ecd0_0;
L_0x1b337d0 .reduce/nor v0x1b2ea50_0;
L_0x1b33980 .reduce/nor v0x1b2eb90_0;
L_0x1b33d60 .reduce/nor v0x1b2ea50_0;
L_0x1b34610 .reduce/nor v0x1b2eaf0_0;
L_0x1b34810 .reduce/nor v0x1b2eb90_0;
L_0x1b34c30 .reduce/nor v0x1b2eaf0_0;
L_0x1b34a80 .reduce/nor v0x1b2eb90_0;
S_0x1b31a30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1aff230;
 .timescale -12 -12;
E_0x1af9d50 .event anyedge, v0x1b326e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b326e0_0;
    %nor/r;
    %assign/vec4 v0x1b326e0_0, 0;
    %wait E_0x1af9d50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b2e200;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2ecd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eaf0_0, 0;
    %assign/vec4 v0x1b2ea50_0, 0;
    %wait E_0x1ae39f0;
    %wait E_0x1afa200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2ecd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eaf0_0, 0;
    %assign/vec4 v0x1b2ea50_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af9fb0;
    %load/vec4 v0x1b2ea50_0;
    %load/vec4 v0x1b2eaf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b2eb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b2ecd0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2ecd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eaf0_0, 0;
    %assign/vec4 v0x1b2ea50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b2e850;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af9fb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b2ecd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eb90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2eaf0_0, 0;
    %assign/vec4 v0x1b2ea50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1aff230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b323c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b326e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1aff230;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b323c0_0;
    %inv;
    %store/vec4 v0x1b323c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1aff230;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b2ec30_0, v0x1b32840_0, v0x1b321e0_0, v0x1b32280_0, v0x1b32320_0, v0x1b32460_0, v0x1b325a0_0, v0x1b32500_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1aff230;
T_7 ;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1aff230;
T_8 ;
    %wait E_0x1af9fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b32640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b32640_0, 4, 32;
    %load/vec4 v0x1b32780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b32640_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b32640_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b32640_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b325a0_0;
    %load/vec4 v0x1b325a0_0;
    %load/vec4 v0x1b32500_0;
    %xor;
    %load/vec4 v0x1b325a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b32640_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b32640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b32640_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/circuit3/iter0/response4/top_module.sv";
