$date
	Sat Oct 22 20:19:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#105988
b1 !
1"
#105990
b1 &
b1 %
1$
#105991
0"
#105994
1#
#105998
b0 &
0#
b0 %
0$
#1158088
b10000 !
1"
#1158090
b10000 &
b10000 %
1$
#1158091
0"
#1158094
b1000 &
b1000 %
#1158098
b100 &
b100 %
#1158102
b10 &
b10 %
#1158106
b1 &
b1 %
1#
#1158110
b0 &
0#
b0 %
0$
#2092077
b11010 !
1"
#2092078
b11010 &
b11010 %
1$
#2092079
0"
#2092082
b1101 &
b1101 %
#2092086
b101000 &
b101000 %
#2092090
b10100 &
b10100 %
#2092094
b1010 &
b1010 %
#2092098
b101 &
b101 %
#2092102
b10000 &
b10000 %
#2092106
b1000 &
b1000 %
#2092110
b100 &
b100 %
#2092114
b10 &
b10 %
#2092118
b1 &
1#
b1 %
#2092122
b0 &
b0 %
0#
0$
#4500012
