
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002788  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00402788  00402788  00012788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000044c  20400000  00402790  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002c8  2040044c  00402bdc  0002044c  2**2
                  ALLOC
  4 .stack        00002004  20400714  00402ea4  0002044c  2**0
                  ALLOC
  5 .heap         00000200  20402718  00404ea8  0002044c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  8 .debug_info   000191bd  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003892  00000000  00000000  00039690  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005d62  00000000  00000000  0003cf22  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000950  00000000  00000000  00042c84  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009a0  00000000  00000000  000435d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021930  00000000  00000000  00043f74  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f75f  00000000  00000000  000658a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008fdc8  00000000  00000000  00075003  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000169c  00000000  00000000  00104dcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 27 40 20 15 12 40 00 11 12 40 00 11 12 40 00     .'@ ..@...@...@.
  400010:	11 12 40 00 11 12 40 00 11 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	11 12 40 00 11 12 40 00 00 00 00 00 11 12 40 00     ..@...@.......@.
  40003c:	11 12 40 00 11 12 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  40004c:	2d 15 40 00 11 12 40 00 11 12 40 00 11 12 40 00     -.@...@...@...@.
  40005c:	11 12 40 00 11 12 40 00 00 00 00 00 75 0d 40 00     ..@...@.....u.@.
  40006c:	89 0d 40 00 9d 0d 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  40007c:	11 12 40 00 b1 0d 40 00 c5 0d 40 00 11 12 40 00     ..@...@...@...@.
  40008c:	11 12 40 00 11 12 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  40009c:	11 12 40 00 69 15 40 00 91 15 40 00 b9 15 40 00     ..@.i.@...@...@.
  4000ac:	11 12 40 00 11 12 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  4000bc:	11 12 40 00 11 12 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  4000cc:	11 12 40 00 00 00 00 00 11 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	11 12 40 00 11 12 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  4000ec:	11 12 40 00 11 12 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  4000fc:	11 12 40 00 11 12 40 00 11 12 40 00 11 12 40 00     ..@...@...@...@.
  40010c:	11 12 40 00 11 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 11 12 40 00 11 12 40 00 11 12 40 00     ......@...@...@.
  40012c:	11 12 40 00 11 12 40 00 00 00 00 00 11 12 40 00     ..@...@.......@.
  40013c:	11 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040044c 	.word	0x2040044c
  40015c:	00000000 	.word	0x00000000
  400160:	00402790 	.word	0x00402790

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402790 	.word	0x00402790
  4001a0:	20400450 	.word	0x20400450
  4001a4:	00402790 	.word	0x00402790
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  4001ac:	68c0      	ldr	r0, [r0, #12]
}
  4001ae:	4770      	bx	lr

004001b0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001b0:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001b2:	4b07      	ldr	r3, [pc, #28]	; (4001d0 <spi_enable_clock+0x20>)
  4001b4:	4298      	cmp	r0, r3
  4001b6:	d003      	beq.n	4001c0 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b8:	4b06      	ldr	r3, [pc, #24]	; (4001d4 <spi_enable_clock+0x24>)
  4001ba:	4298      	cmp	r0, r3
  4001bc:	d004      	beq.n	4001c8 <spi_enable_clock+0x18>
  4001be:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001c0:	2015      	movs	r0, #21
  4001c2:	4b05      	ldr	r3, [pc, #20]	; (4001d8 <spi_enable_clock+0x28>)
  4001c4:	4798      	blx	r3
  4001c6:	bd08      	pop	{r3, pc}
  4001c8:	202a      	movs	r0, #42	; 0x2a
  4001ca:	4b03      	ldr	r3, [pc, #12]	; (4001d8 <spi_enable_clock+0x28>)
  4001cc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ce:	e7f6      	b.n	4001be <spi_enable_clock+0xe>
  4001d0:	40008000 	.word	0x40008000
  4001d4:	40058000 	.word	0x40058000
  4001d8:	00400ef9 	.word	0x00400ef9

004001dc <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001dc:	6843      	ldr	r3, [r0, #4]
  4001de:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001e2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e4:	6843      	ldr	r3, [r0, #4]
  4001e6:	0409      	lsls	r1, r1, #16
  4001e8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001ec:	4319      	orrs	r1, r3
  4001ee:	6041      	str	r1, [r0, #4]
  4001f0:	4770      	bx	lr

004001f2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001f2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f8:	6905      	ldr	r5, [r0, #16]
  4001fa:	f015 0f02 	tst.w	r5, #2
  4001fe:	d103      	bne.n	400208 <spi_write+0x16>
		if (!timeout--) {
  400200:	3c01      	subs	r4, #1
  400202:	d1f9      	bne.n	4001f8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400204:	2001      	movs	r0, #1
  400206:	e00c      	b.n	400222 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400208:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40020a:	f014 0f02 	tst.w	r4, #2
  40020e:	d006      	beq.n	40021e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400210:	0412      	lsls	r2, r2, #16
  400212:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400216:	4311      	orrs	r1, r2
		if (uc_last) {
  400218:	b10b      	cbz	r3, 40021e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40021a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400220:	2000      	movs	r0, #0
}
  400222:	bc30      	pop	{r4, r5}
  400224:	4770      	bx	lr

00400226 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400226:	b932      	cbnz	r2, 400236 <spi_set_clock_polarity+0x10>
  400228:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40022c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022e:	f023 0301 	bic.w	r3, r3, #1
  400232:	6303      	str	r3, [r0, #48]	; 0x30
  400234:	4770      	bx	lr
  400236:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40023a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40023c:	f043 0301 	orr.w	r3, r3, #1
  400240:	6303      	str	r3, [r0, #48]	; 0x30
  400242:	4770      	bx	lr

00400244 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400244:	b932      	cbnz	r2, 400254 <spi_set_clock_phase+0x10>
  400246:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40024a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40024c:	f023 0302 	bic.w	r3, r3, #2
  400250:	6303      	str	r3, [r0, #48]	; 0x30
  400252:	4770      	bx	lr
  400254:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400258:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40025a:	f043 0302 	orr.w	r3, r3, #2
  40025e:	6303      	str	r3, [r0, #48]	; 0x30
  400260:	4770      	bx	lr

00400262 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400262:	2a04      	cmp	r2, #4
  400264:	d003      	beq.n	40026e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400266:	b16a      	cbz	r2, 400284 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400268:	2a08      	cmp	r2, #8
  40026a:	d016      	beq.n	40029a <spi_configure_cs_behavior+0x38>
  40026c:	4770      	bx	lr
  40026e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400272:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400274:	f023 0308 	bic.w	r3, r3, #8
  400278:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40027a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40027c:	f043 0304 	orr.w	r3, r3, #4
  400280:	6303      	str	r3, [r0, #48]	; 0x30
  400282:	4770      	bx	lr
  400284:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400288:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028a:	f023 0308 	bic.w	r3, r3, #8
  40028e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400290:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400292:	f023 0304 	bic.w	r3, r3, #4
  400296:	6303      	str	r3, [r0, #48]	; 0x30
  400298:	4770      	bx	lr
  40029a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a0:	f043 0308 	orr.w	r3, r3, #8
  4002a4:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a6:	e7e1      	b.n	40026c <spi_configure_cs_behavior+0xa>

004002a8 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002ac:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002b2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b6:	431a      	orrs	r2, r3
  4002b8:	630a      	str	r2, [r1, #48]	; 0x30
  4002ba:	4770      	bx	lr

004002bc <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002bc:	1e43      	subs	r3, r0, #1
  4002be:	4419      	add	r1, r3
  4002c0:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c4:	1e43      	subs	r3, r0, #1
  4002c6:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c8:	bf94      	ite	ls
  4002ca:	b200      	sxthls	r0, r0
		return -1;
  4002cc:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002d0:	4770      	bx	lr

004002d2 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002d2:	b17a      	cbz	r2, 4002f4 <spi_set_baudrate_div+0x22>
{
  4002d4:	b410      	push	{r4}
  4002d6:	4614      	mov	r4, r2
  4002d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002ea:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002ec:	2000      	movs	r0, #0
}
  4002ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002f2:	4770      	bx	lr
        return -1;
  4002f4:	f04f 30ff 	mov.w	r0, #4294967295
  4002f8:	4770      	bx	lr

004002fa <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002fa:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002fc:	0189      	lsls	r1, r1, #6
  4002fe:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400300:	2402      	movs	r4, #2
  400302:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400304:	f04f 31ff 	mov.w	r1, #4294967295
  400308:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40030a:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40030c:	605a      	str	r2, [r3, #4]
}
  40030e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400312:	4770      	bx	lr

00400314 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400314:	0189      	lsls	r1, r1, #6
  400316:	2305      	movs	r3, #5
  400318:	5043      	str	r3, [r0, r1]
  40031a:	4770      	bx	lr

0040031c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40031c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400320:	61ca      	str	r2, [r1, #28]
  400322:	4770      	bx	lr

00400324 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400324:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400328:	624a      	str	r2, [r1, #36]	; 0x24
  40032a:	4770      	bx	lr

0040032c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40032c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400330:	6a08      	ldr	r0, [r1, #32]
}
  400332:	4770      	bx	lr

00400334 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400334:	b4f0      	push	{r4, r5, r6, r7}
  400336:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400338:	2402      	movs	r4, #2
  40033a:	9401      	str	r4, [sp, #4]
  40033c:	2408      	movs	r4, #8
  40033e:	9402      	str	r4, [sp, #8]
  400340:	2420      	movs	r4, #32
  400342:	9403      	str	r4, [sp, #12]
  400344:	2480      	movs	r4, #128	; 0x80
  400346:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400348:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40034a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40034c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40034e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400352:	d814      	bhi.n	40037e <tc_find_mck_divisor+0x4a>
  400354:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400356:	42a0      	cmp	r0, r4
  400358:	d217      	bcs.n	40038a <tc_find_mck_divisor+0x56>
  40035a:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40035c:	af01      	add	r7, sp, #4
  40035e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400362:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400366:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400368:	4284      	cmp	r4, r0
  40036a:	d30a      	bcc.n	400382 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40036c:	4286      	cmp	r6, r0
  40036e:	d90d      	bls.n	40038c <tc_find_mck_divisor+0x58>
			ul_index++) {
  400370:	3501      	adds	r5, #1
	for (ul_index = 0;
  400372:	2d05      	cmp	r5, #5
  400374:	d1f3      	bne.n	40035e <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400376:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400378:	b006      	add	sp, #24
  40037a:	bcf0      	pop	{r4, r5, r6, r7}
  40037c:	4770      	bx	lr
			return 0;
  40037e:	2000      	movs	r0, #0
  400380:	e7fa      	b.n	400378 <tc_find_mck_divisor+0x44>
  400382:	2000      	movs	r0, #0
  400384:	e7f8      	b.n	400378 <tc_find_mck_divisor+0x44>
	return 1;
  400386:	2001      	movs	r0, #1
  400388:	e7f6      	b.n	400378 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40038a:	2500      	movs	r5, #0
	if (p_uldiv) {
  40038c:	b12a      	cbz	r2, 40039a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40038e:	a906      	add	r1, sp, #24
  400390:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400394:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400398:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40039a:	2b00      	cmp	r3, #0
  40039c:	d0f3      	beq.n	400386 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40039e:	601d      	str	r5, [r3, #0]
	return 1;
  4003a0:	2001      	movs	r0, #1
  4003a2:	e7e9      	b.n	400378 <tc_find_mck_divisor+0x44>

004003a4 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003a4:	4b01      	ldr	r3, [pc, #4]	; (4003ac <gfx_mono_set_framebuffer+0x8>)
  4003a6:	6018      	str	r0, [r3, #0]
  4003a8:	4770      	bx	lr
  4003aa:	bf00      	nop
  4003ac:	20400468 	.word	0x20400468

004003b0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003b0:	4b02      	ldr	r3, [pc, #8]	; (4003bc <gfx_mono_framebuffer_put_byte+0xc>)
  4003b2:	681b      	ldr	r3, [r3, #0]
  4003b4:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003b8:	5442      	strb	r2, [r0, r1]
  4003ba:	4770      	bx	lr
  4003bc:	20400468 	.word	0x20400468

004003c0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003c0:	4b02      	ldr	r3, [pc, #8]	; (4003cc <gfx_mono_framebuffer_get_byte+0xc>)
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003c8:	5c40      	ldrb	r0, [r0, r1]
  4003ca:	4770      	bx	lr
  4003cc:	20400468 	.word	0x20400468

004003d0 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4003d4:	1884      	adds	r4, r0, r2
  4003d6:	2c80      	cmp	r4, #128	; 0x80
  4003d8:	dd02      	ble.n	4003e0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003da:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003de:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003e0:	b322      	cbz	r2, 40042c <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003e2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003e4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003e8:	2601      	movs	r6, #1
  4003ea:	fa06 f101 	lsl.w	r1, r6, r1
  4003ee:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003f0:	2b01      	cmp	r3, #1
  4003f2:	d01d      	beq.n	400430 <gfx_mono_generic_draw_horizontal_line+0x60>
  4003f4:	2b00      	cmp	r3, #0
  4003f6:	d035      	beq.n	400464 <gfx_mono_generic_draw_horizontal_line+0x94>
  4003f8:	2b02      	cmp	r3, #2
  4003fa:	d117      	bne.n	40042c <gfx_mono_generic_draw_horizontal_line+0x5c>
  4003fc:	3801      	subs	r0, #1
  4003fe:	b2c7      	uxtb	r7, r0
  400400:	19d4      	adds	r4, r2, r7
  400402:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400404:	f8df a090 	ldr.w	sl, [pc, #144]	; 400498 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400408:	f04f 0900 	mov.w	r9, #0
  40040c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40049c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400410:	4621      	mov	r1, r4
  400412:	4628      	mov	r0, r5
  400414:	47d0      	blx	sl
			temp ^= pixelmask;
  400416:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40041a:	464b      	mov	r3, r9
  40041c:	b2d2      	uxtb	r2, r2
  40041e:	4621      	mov	r1, r4
  400420:	4628      	mov	r0, r5
  400422:	47c0      	blx	r8
  400424:	3c01      	subs	r4, #1
  400426:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400428:	42bc      	cmp	r4, r7
  40042a:	d1f1      	bne.n	400410 <gfx_mono_generic_draw_horizontal_line+0x40>
  40042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400430:	3801      	subs	r0, #1
  400432:	b2c7      	uxtb	r7, r0
  400434:	19d4      	adds	r4, r2, r7
  400436:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400438:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400498 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  40043c:	f04f 0900 	mov.w	r9, #0
  400440:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40049c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400444:	4621      	mov	r1, r4
  400446:	4628      	mov	r0, r5
  400448:	47d0      	blx	sl
			temp |= pixelmask;
  40044a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40044e:	464b      	mov	r3, r9
  400450:	b2d2      	uxtb	r2, r2
  400452:	4621      	mov	r1, r4
  400454:	4628      	mov	r0, r5
  400456:	47c0      	blx	r8
  400458:	3c01      	subs	r4, #1
  40045a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40045c:	42bc      	cmp	r4, r7
  40045e:	d1f1      	bne.n	400444 <gfx_mono_generic_draw_horizontal_line+0x74>
  400460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400464:	3801      	subs	r0, #1
  400466:	b2c7      	uxtb	r7, r0
  400468:	19d4      	adds	r4, r2, r7
  40046a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40046c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400498 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400470:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400472:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40049c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400476:	4621      	mov	r1, r4
  400478:	4628      	mov	r0, r5
  40047a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40047c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400480:	2300      	movs	r3, #0
  400482:	b2d2      	uxtb	r2, r2
  400484:	4621      	mov	r1, r4
  400486:	4628      	mov	r0, r5
  400488:	47c8      	blx	r9
  40048a:	3c01      	subs	r4, #1
  40048c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40048e:	42bc      	cmp	r4, r7
  400490:	d1f1      	bne.n	400476 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400496:	bf00      	nop
  400498:	004006d1 	.word	0x004006d1
  40049c:	004005cd 	.word	0x004005cd

004004a0 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4004a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4004a4:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4004a8:	b18b      	cbz	r3, 4004ce <gfx_mono_generic_draw_filled_rect+0x2e>
  4004aa:	461c      	mov	r4, r3
  4004ac:	4690      	mov	r8, r2
  4004ae:	4606      	mov	r6, r0
  4004b0:	1e4d      	subs	r5, r1, #1
  4004b2:	b2ed      	uxtb	r5, r5
  4004b4:	442c      	add	r4, r5
  4004b6:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4004b8:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4004d4 <gfx_mono_generic_draw_filled_rect+0x34>
  4004bc:	463b      	mov	r3, r7
  4004be:	4642      	mov	r2, r8
  4004c0:	4621      	mov	r1, r4
  4004c2:	4630      	mov	r0, r6
  4004c4:	47c8      	blx	r9
  4004c6:	3c01      	subs	r4, #1
  4004c8:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4004ca:	42ac      	cmp	r4, r5
  4004cc:	d1f6      	bne.n	4004bc <gfx_mono_generic_draw_filled_rect+0x1c>
  4004ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4004d2:	bf00      	nop
  4004d4:	004003d1 	.word	0x004003d1

004004d8 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4004d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004dc:	b083      	sub	sp, #12
  4004de:	4604      	mov	r4, r0
  4004e0:	4688      	mov	r8, r1
  4004e2:	4691      	mov	r9, r2
  4004e4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004e6:	7a5b      	ldrb	r3, [r3, #9]
  4004e8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004ec:	2100      	movs	r1, #0
  4004ee:	9100      	str	r1, [sp, #0]
  4004f0:	4649      	mov	r1, r9
  4004f2:	4640      	mov	r0, r8
  4004f4:	4d21      	ldr	r5, [pc, #132]	; (40057c <gfx_mono_draw_char+0xa4>)
  4004f6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4004f8:	f89b 3000 	ldrb.w	r3, [fp]
  4004fc:	b113      	cbz	r3, 400504 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4004fe:	b003      	add	sp, #12
  400500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400504:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400508:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40050a:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  40050e:	bf18      	it	ne
  400510:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400512:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400516:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40051a:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  40051c:	fb17 f70a 	smulbb	r7, r7, sl
  400520:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400524:	f8db 3004 	ldr.w	r3, [fp, #4]
  400528:	fa13 f787 	uxtah	r7, r3, r7
  40052c:	e01f      	b.n	40056e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40052e:	0064      	lsls	r4, r4, #1
  400530:	b2e4      	uxtb	r4, r4
  400532:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400534:	b2eb      	uxtb	r3, r5
  400536:	429e      	cmp	r6, r3
  400538:	d910      	bls.n	40055c <gfx_mono_draw_char+0x84>
  40053a:	b2eb      	uxtb	r3, r5
  40053c:	eb08 0003 	add.w	r0, r8, r3
  400540:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400542:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400546:	bf08      	it	eq
  400548:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40054c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400550:	d0ed      	beq.n	40052e <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400552:	2201      	movs	r2, #1
  400554:	4649      	mov	r1, r9
  400556:	4b0a      	ldr	r3, [pc, #40]	; (400580 <gfx_mono_draw_char+0xa8>)
  400558:	4798      	blx	r3
  40055a:	e7e8      	b.n	40052e <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40055c:	f109 0901 	add.w	r9, r9, #1
  400560:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400564:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400568:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40056c:	d0c7      	beq.n	4004fe <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40056e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400572:	2e00      	cmp	r6, #0
  400574:	d0f2      	beq.n	40055c <gfx_mono_draw_char+0x84>
  400576:	2500      	movs	r5, #0
  400578:	462c      	mov	r4, r5
  40057a:	e7de      	b.n	40053a <gfx_mono_draw_char+0x62>
  40057c:	004004a1 	.word	0x004004a1
  400580:	0040066d 	.word	0x0040066d

00400584 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400588:	4604      	mov	r4, r0
  40058a:	4690      	mov	r8, r2
  40058c:	461d      	mov	r5, r3
  40058e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400590:	4f0d      	ldr	r7, [pc, #52]	; (4005c8 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400592:	460e      	mov	r6, r1
  400594:	e008      	b.n	4005a8 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400596:	7a6a      	ldrb	r2, [r5, #9]
  400598:	3201      	adds	r2, #1
  40059a:	4442      	add	r2, r8
  40059c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4005a0:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4005a2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4005a6:	b16b      	cbz	r3, 4005c4 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4005a8:	7820      	ldrb	r0, [r4, #0]
  4005aa:	280a      	cmp	r0, #10
  4005ac:	d0f3      	beq.n	400596 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4005ae:	280d      	cmp	r0, #13
  4005b0:	d0f7      	beq.n	4005a2 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4005b2:	462b      	mov	r3, r5
  4005b4:	4642      	mov	r2, r8
  4005b6:	4649      	mov	r1, r9
  4005b8:	47b8      	blx	r7
			x += font->width;
  4005ba:	7a2b      	ldrb	r3, [r5, #8]
  4005bc:	4499      	add	r9, r3
  4005be:	fa5f f989 	uxtb.w	r9, r9
  4005c2:	e7ee      	b.n	4005a2 <gfx_mono_draw_string+0x1e>
}
  4005c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005c8:	004004d9 	.word	0x004004d9

004005cc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4005cc:	b570      	push	{r4, r5, r6, lr}
  4005ce:	4604      	mov	r4, r0
  4005d0:	460d      	mov	r5, r1
  4005d2:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4005d4:	b91b      	cbnz	r3, 4005de <gfx_mono_ssd1306_put_byte+0x12>
  4005d6:	4b0d      	ldr	r3, [pc, #52]	; (40060c <gfx_mono_ssd1306_put_byte+0x40>)
  4005d8:	4798      	blx	r3
  4005da:	42b0      	cmp	r0, r6
  4005dc:	d015      	beq.n	40060a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4005de:	4632      	mov	r2, r6
  4005e0:	4629      	mov	r1, r5
  4005e2:	4620      	mov	r0, r4
  4005e4:	4b0a      	ldr	r3, [pc, #40]	; (400610 <gfx_mono_ssd1306_put_byte+0x44>)
  4005e6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4005e8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4005ec:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4005f0:	4c08      	ldr	r4, [pc, #32]	; (400614 <gfx_mono_ssd1306_put_byte+0x48>)
  4005f2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4005f4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4005f8:	f040 0010 	orr.w	r0, r0, #16
  4005fc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4005fe:	f005 000f 	and.w	r0, r5, #15
  400602:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400604:	4630      	mov	r0, r6
  400606:	4b04      	ldr	r3, [pc, #16]	; (400618 <gfx_mono_ssd1306_put_byte+0x4c>)
  400608:	4798      	blx	r3
  40060a:	bd70      	pop	{r4, r5, r6, pc}
  40060c:	004003c1 	.word	0x004003c1
  400610:	004003b1 	.word	0x004003b1
  400614:	004006dd 	.word	0x004006dd
  400618:	004008fd 	.word	0x004008fd

0040061c <gfx_mono_ssd1306_init>:
{
  40061c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400620:	480d      	ldr	r0, [pc, #52]	; (400658 <gfx_mono_ssd1306_init+0x3c>)
  400622:	4b0e      	ldr	r3, [pc, #56]	; (40065c <gfx_mono_ssd1306_init+0x40>)
  400624:	4798      	blx	r3
	ssd1306_init();
  400626:	4b0e      	ldr	r3, [pc, #56]	; (400660 <gfx_mono_ssd1306_init+0x44>)
  400628:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40062a:	2040      	movs	r0, #64	; 0x40
  40062c:	4b0d      	ldr	r3, [pc, #52]	; (400664 <gfx_mono_ssd1306_init+0x48>)
  40062e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400630:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400632:	f04f 0801 	mov.w	r8, #1
  400636:	462f      	mov	r7, r5
  400638:	4e0b      	ldr	r6, [pc, #44]	; (400668 <gfx_mono_ssd1306_init+0x4c>)
{
  40063a:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40063c:	4643      	mov	r3, r8
  40063e:	463a      	mov	r2, r7
  400640:	b2e1      	uxtb	r1, r4
  400642:	4628      	mov	r0, r5
  400644:	47b0      	blx	r6
  400646:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400648:	2c80      	cmp	r4, #128	; 0x80
  40064a:	d1f7      	bne.n	40063c <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40064c:	3501      	adds	r5, #1
  40064e:	b2ed      	uxtb	r5, r5
  400650:	2d04      	cmp	r5, #4
  400652:	d1f2      	bne.n	40063a <gfx_mono_ssd1306_init+0x1e>
  400654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400658:	2040046c 	.word	0x2040046c
  40065c:	004003a5 	.word	0x004003a5
  400660:	0040071d 	.word	0x0040071d
  400664:	004006dd 	.word	0x004006dd
  400668:	004005cd 	.word	0x004005cd

0040066c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40066c:	09c3      	lsrs	r3, r0, #7
  40066e:	d12a      	bne.n	4006c6 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400670:	291f      	cmp	r1, #31
  400672:	d828      	bhi.n	4006c6 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400678:	4614      	mov	r4, r2
  40067a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40067c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40067e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400682:	2201      	movs	r2, #1
  400684:	fa02 f701 	lsl.w	r7, r2, r1
  400688:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40068c:	4601      	mov	r1, r0
  40068e:	4630      	mov	r0, r6
  400690:	4b0d      	ldr	r3, [pc, #52]	; (4006c8 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400692:	4798      	blx	r3
  400694:	4602      	mov	r2, r0
	switch (color) {
  400696:	2c01      	cmp	r4, #1
  400698:	d009      	beq.n	4006ae <gfx_mono_ssd1306_draw_pixel+0x42>
  40069a:	b164      	cbz	r4, 4006b6 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40069c:	2c02      	cmp	r4, #2
  40069e:	d00e      	beq.n	4006be <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4006a0:	2300      	movs	r3, #0
  4006a2:	4629      	mov	r1, r5
  4006a4:	4630      	mov	r0, r6
  4006a6:	4c09      	ldr	r4, [pc, #36]	; (4006cc <gfx_mono_ssd1306_draw_pixel+0x60>)
  4006a8:	47a0      	blx	r4
  4006aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4006ae:	ea48 0200 	orr.w	r2, r8, r0
  4006b2:	b2d2      	uxtb	r2, r2
		break;
  4006b4:	e7f4      	b.n	4006a0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4006b6:	ea20 0207 	bic.w	r2, r0, r7
  4006ba:	b2d2      	uxtb	r2, r2
		break;
  4006bc:	e7f0      	b.n	4006a0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4006be:	ea88 0200 	eor.w	r2, r8, r0
  4006c2:	b2d2      	uxtb	r2, r2
		break;
  4006c4:	e7ec      	b.n	4006a0 <gfx_mono_ssd1306_draw_pixel+0x34>
  4006c6:	4770      	bx	lr
  4006c8:	004003c1 	.word	0x004003c1
  4006cc:	004005cd 	.word	0x004005cd

004006d0 <gfx_mono_ssd1306_get_byte>:
{
  4006d0:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4006d2:	4b01      	ldr	r3, [pc, #4]	; (4006d8 <gfx_mono_ssd1306_get_byte+0x8>)
  4006d4:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4006d6:	bd08      	pop	{r3, pc}
  4006d8:	004003c1 	.word	0x004003c1

004006dc <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4006dc:	b538      	push	{r3, r4, r5, lr}
  4006de:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4006e0:	2208      	movs	r2, #8
  4006e2:	4b09      	ldr	r3, [pc, #36]	; (400708 <ssd1306_write_command+0x2c>)
  4006e4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006e6:	4c09      	ldr	r4, [pc, #36]	; (40070c <ssd1306_write_command+0x30>)
  4006e8:	2101      	movs	r1, #1
  4006ea:	4620      	mov	r0, r4
  4006ec:	4b08      	ldr	r3, [pc, #32]	; (400710 <ssd1306_write_command+0x34>)
  4006ee:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4006f0:	2301      	movs	r3, #1
  4006f2:	461a      	mov	r2, r3
  4006f4:	4629      	mov	r1, r5
  4006f6:	4620      	mov	r0, r4
  4006f8:	4c06      	ldr	r4, [pc, #24]	; (400714 <ssd1306_write_command+0x38>)
  4006fa:	47a0      	blx	r4
	delay_us(10);
  4006fc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400700:	4b05      	ldr	r3, [pc, #20]	; (400718 <ssd1306_write_command+0x3c>)
  400702:	4798      	blx	r3
  400704:	bd38      	pop	{r3, r4, r5, pc}
  400706:	bf00      	nop
  400708:	400e1000 	.word	0x400e1000
  40070c:	40008000 	.word	0x40008000
  400710:	004001dd 	.word	0x004001dd
  400714:	004001f3 	.word	0x004001f3
  400718:	20400001 	.word	0x20400001

0040071c <ssd1306_init>:
{
  40071c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400720:	4d66      	ldr	r5, [pc, #408]	; (4008bc <ssd1306_init+0x1a0>)
  400722:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400726:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400728:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40072c:	4b64      	ldr	r3, [pc, #400]	; (4008c0 <ssd1306_init+0x1a4>)
  40072e:	2708      	movs	r7, #8
  400730:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400732:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400736:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400738:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  40073c:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  40073e:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400740:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400744:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400746:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40074a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40074c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40074e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400752:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400754:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400756:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40075a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40075c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40075e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400762:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400764:	f022 0208 	bic.w	r2, r2, #8
  400768:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40076a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40076c:	f022 0208 	bic.w	r2, r2, #8
  400770:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400772:	601f      	str	r7, [r3, #0]
  400774:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400776:	631f      	str	r7, [r3, #48]	; 0x30
  400778:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40077a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4008f8 <ssd1306_init+0x1dc>
  40077e:	2300      	movs	r3, #0
  400780:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400784:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400788:	4640      	mov	r0, r8
  40078a:	4c4e      	ldr	r4, [pc, #312]	; (4008c4 <ssd1306_init+0x1a8>)
  40078c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40078e:	2300      	movs	r3, #0
  400790:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400794:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400798:	4640      	mov	r0, r8
  40079a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40079c:	2300      	movs	r3, #0
  40079e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007a2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007a6:	4640      	mov	r0, r8
  4007a8:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4007aa:	2300      	movs	r3, #0
  4007ac:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4007b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007b4:	4640      	mov	r0, r8
  4007b6:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4007b8:	2300      	movs	r3, #0
  4007ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007c2:	4640      	mov	r0, r8
  4007c4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4007c6:	2300      	movs	r3, #0
  4007c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007d0:	4640      	mov	r0, r8
  4007d2:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4007d4:	4c3c      	ldr	r4, [pc, #240]	; (4008c8 <ssd1306_init+0x1ac>)
  4007d6:	f04f 0902 	mov.w	r9, #2
  4007da:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007de:	f04f 0880 	mov.w	r8, #128	; 0x80
  4007e2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007e6:	6863      	ldr	r3, [r4, #4]
  4007e8:	f043 0301 	orr.w	r3, r3, #1
  4007ec:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4007ee:	463a      	mov	r2, r7
  4007f0:	2101      	movs	r1, #1
  4007f2:	4620      	mov	r0, r4
  4007f4:	4b35      	ldr	r3, [pc, #212]	; (4008cc <ssd1306_init+0x1b0>)
  4007f6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4007f8:	2200      	movs	r2, #0
  4007fa:	2101      	movs	r1, #1
  4007fc:	4620      	mov	r0, r4
  4007fe:	4b34      	ldr	r3, [pc, #208]	; (4008d0 <ssd1306_init+0x1b4>)
  400800:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400802:	2200      	movs	r2, #0
  400804:	2101      	movs	r1, #1
  400806:	4620      	mov	r0, r4
  400808:	4b32      	ldr	r3, [pc, #200]	; (4008d4 <ssd1306_init+0x1b8>)
  40080a:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  40080c:	6863      	ldr	r3, [r4, #4]
  40080e:	f023 0302 	bic.w	r3, r3, #2
  400812:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400814:	2200      	movs	r2, #0
  400816:	2101      	movs	r1, #1
  400818:	4620      	mov	r0, r4
  40081a:	4b2f      	ldr	r3, [pc, #188]	; (4008d8 <ssd1306_init+0x1bc>)
  40081c:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40081e:	6863      	ldr	r3, [r4, #4]
  400820:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400824:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400826:	6863      	ldr	r3, [r4, #4]
  400828:	f043 0310 	orr.w	r3, r3, #16
  40082c:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  40082e:	492b      	ldr	r1, [pc, #172]	; (4008dc <ssd1306_init+0x1c0>)
  400830:	482b      	ldr	r0, [pc, #172]	; (4008e0 <ssd1306_init+0x1c4>)
  400832:	4b2c      	ldr	r3, [pc, #176]	; (4008e4 <ssd1306_init+0x1c8>)
  400834:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400836:	b2c2      	uxtb	r2, r0
  400838:	2101      	movs	r1, #1
  40083a:	4620      	mov	r0, r4
  40083c:	4b2a      	ldr	r3, [pc, #168]	; (4008e8 <ssd1306_init+0x1cc>)
  40083e:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400840:	4620      	mov	r0, r4
  400842:	4b2a      	ldr	r3, [pc, #168]	; (4008ec <ssd1306_init+0x1d0>)
  400844:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400846:	2301      	movs	r3, #1
  400848:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40084a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  40084c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400850:	4c27      	ldr	r4, [pc, #156]	; (4008f0 <ssd1306_init+0x1d4>)
  400852:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400854:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400856:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40085a:	47a0      	blx	r4
  40085c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40085e:	20a8      	movs	r0, #168	; 0xa8
  400860:	4c24      	ldr	r4, [pc, #144]	; (4008f4 <ssd1306_init+0x1d8>)
  400862:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400864:	201f      	movs	r0, #31
  400866:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400868:	20d3      	movs	r0, #211	; 0xd3
  40086a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40086c:	2000      	movs	r0, #0
  40086e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400870:	2040      	movs	r0, #64	; 0x40
  400872:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400874:	20a1      	movs	r0, #161	; 0xa1
  400876:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400878:	20c8      	movs	r0, #200	; 0xc8
  40087a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40087c:	20da      	movs	r0, #218	; 0xda
  40087e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400880:	4648      	mov	r0, r9
  400882:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400884:	2081      	movs	r0, #129	; 0x81
  400886:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400888:	208f      	movs	r0, #143	; 0x8f
  40088a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40088c:	20a4      	movs	r0, #164	; 0xa4
  40088e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400890:	20a6      	movs	r0, #166	; 0xa6
  400892:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400894:	20d5      	movs	r0, #213	; 0xd5
  400896:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400898:	4640      	mov	r0, r8
  40089a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40089c:	208d      	movs	r0, #141	; 0x8d
  40089e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4008a0:	2014      	movs	r0, #20
  4008a2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4008a4:	20db      	movs	r0, #219	; 0xdb
  4008a6:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4008a8:	2040      	movs	r0, #64	; 0x40
  4008aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4008ac:	20d9      	movs	r0, #217	; 0xd9
  4008ae:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4008b0:	20f1      	movs	r0, #241	; 0xf1
  4008b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4008b4:	20af      	movs	r0, #175	; 0xaf
  4008b6:	47a0      	blx	r4
  4008b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008bc:	400e1200 	.word	0x400e1200
  4008c0:	400e1000 	.word	0x400e1000
  4008c4:	00400be5 	.word	0x00400be5
  4008c8:	40008000 	.word	0x40008000
  4008cc:	00400263 	.word	0x00400263
  4008d0:	00400227 	.word	0x00400227
  4008d4:	00400245 	.word	0x00400245
  4008d8:	004002a9 	.word	0x004002a9
  4008dc:	08f0d180 	.word	0x08f0d180
  4008e0:	000f4240 	.word	0x000f4240
  4008e4:	004002bd 	.word	0x004002bd
  4008e8:	004002d3 	.word	0x004002d3
  4008ec:	004001b1 	.word	0x004001b1
  4008f0:	20400001 	.word	0x20400001
  4008f4:	004006dd 	.word	0x004006dd
  4008f8:	400e1400 	.word	0x400e1400

004008fc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4008fc:	b538      	push	{r3, r4, r5, lr}
  4008fe:	4605      	mov	r5, r0
  400900:	2208      	movs	r2, #8
  400902:	4b09      	ldr	r3, [pc, #36]	; (400928 <ssd1306_write_data+0x2c>)
  400904:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400906:	4c09      	ldr	r4, [pc, #36]	; (40092c <ssd1306_write_data+0x30>)
  400908:	2101      	movs	r1, #1
  40090a:	4620      	mov	r0, r4
  40090c:	4b08      	ldr	r3, [pc, #32]	; (400930 <ssd1306_write_data+0x34>)
  40090e:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400910:	2301      	movs	r3, #1
  400912:	461a      	mov	r2, r3
  400914:	4629      	mov	r1, r5
  400916:	4620      	mov	r0, r4
  400918:	4c06      	ldr	r4, [pc, #24]	; (400934 <ssd1306_write_data+0x38>)
  40091a:	47a0      	blx	r4
	delay_us(10);
  40091c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400920:	4b05      	ldr	r3, [pc, #20]	; (400938 <ssd1306_write_data+0x3c>)
  400922:	4798      	blx	r3
  400924:	bd38      	pop	{r3, r4, r5, pc}
  400926:	bf00      	nop
  400928:	400e1000 	.word	0x400e1000
  40092c:	40008000 	.word	0x40008000
  400930:	004001dd 	.word	0x004001dd
  400934:	004001f3 	.word	0x004001f3
  400938:	20400001 	.word	0x20400001

0040093c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40093c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40093e:	4810      	ldr	r0, [pc, #64]	; (400980 <sysclk_init+0x44>)
  400940:	4b10      	ldr	r3, [pc, #64]	; (400984 <sysclk_init+0x48>)
  400942:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400944:	213e      	movs	r1, #62	; 0x3e
  400946:	2000      	movs	r0, #0
  400948:	4b0f      	ldr	r3, [pc, #60]	; (400988 <sysclk_init+0x4c>)
  40094a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40094c:	4c0f      	ldr	r4, [pc, #60]	; (40098c <sysclk_init+0x50>)
  40094e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400950:	2800      	cmp	r0, #0
  400952:	d0fc      	beq.n	40094e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400954:	4b0e      	ldr	r3, [pc, #56]	; (400990 <sysclk_init+0x54>)
  400956:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400958:	4a0e      	ldr	r2, [pc, #56]	; (400994 <sysclk_init+0x58>)
  40095a:	4b0f      	ldr	r3, [pc, #60]	; (400998 <sysclk_init+0x5c>)
  40095c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40095e:	4c0f      	ldr	r4, [pc, #60]	; (40099c <sysclk_init+0x60>)
  400960:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400962:	2800      	cmp	r0, #0
  400964:	d0fc      	beq.n	400960 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400966:	2002      	movs	r0, #2
  400968:	4b0d      	ldr	r3, [pc, #52]	; (4009a0 <sysclk_init+0x64>)
  40096a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40096c:	2000      	movs	r0, #0
  40096e:	4b0d      	ldr	r3, [pc, #52]	; (4009a4 <sysclk_init+0x68>)
  400970:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400972:	4b0d      	ldr	r3, [pc, #52]	; (4009a8 <sysclk_init+0x6c>)
  400974:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400976:	4802      	ldr	r0, [pc, #8]	; (400980 <sysclk_init+0x44>)
  400978:	4b02      	ldr	r3, [pc, #8]	; (400984 <sysclk_init+0x48>)
  40097a:	4798      	blx	r3
  40097c:	bd10      	pop	{r4, pc}
  40097e:	bf00      	nop
  400980:	11e1a300 	.word	0x11e1a300
  400984:	004013e9 	.word	0x004013e9
  400988:	00400e75 	.word	0x00400e75
  40098c:	00400ec9 	.word	0x00400ec9
  400990:	00400ed9 	.word	0x00400ed9
  400994:	20183f01 	.word	0x20183f01
  400998:	400e0600 	.word	0x400e0600
  40099c:	00400ee9 	.word	0x00400ee9
  4009a0:	00400dd9 	.word	0x00400dd9
  4009a4:	00400e11 	.word	0x00400e11
  4009a8:	004012dd 	.word	0x004012dd

004009ac <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4009ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009b2:	4b48      	ldr	r3, [pc, #288]	; (400ad4 <board_init+0x128>)
  4009b4:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009ba:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4009be:	4b46      	ldr	r3, [pc, #280]	; (400ad8 <board_init+0x12c>)
  4009c0:	2200      	movs	r2, #0
  4009c2:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4009c6:	695a      	ldr	r2, [r3, #20]
  4009c8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4009cc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4009ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009d2:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4009d6:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009da:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009de:	f007 0007 	and.w	r0, r7, #7
  4009e2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009e4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009e8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009ec:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009f0:	f3bf 8f4f 	dsb	sy
  4009f4:	f04f 34ff 	mov.w	r4, #4294967295
  4009f8:	fa04 fc00 	lsl.w	ip, r4, r0
  4009fc:	fa06 f000 	lsl.w	r0, r6, r0
  400a00:	fa04 f40e 	lsl.w	r4, r4, lr
  400a04:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a08:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a0a:	463a      	mov	r2, r7
  400a0c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a0e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a12:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a16:	3a01      	subs	r2, #1
  400a18:	4423      	add	r3, r4
  400a1a:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a1e:	d1f6      	bne.n	400a0e <board_init+0x62>
        } while(sets--);
  400a20:	3e01      	subs	r6, #1
  400a22:	4460      	add	r0, ip
  400a24:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a28:	d1ef      	bne.n	400a0a <board_init+0x5e>
  400a2a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a2e:	4b2a      	ldr	r3, [pc, #168]	; (400ad8 <board_init+0x12c>)
  400a30:	695a      	ldr	r2, [r3, #20]
  400a32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a36:	615a      	str	r2, [r3, #20]
  400a38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a3c:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a40:	4a26      	ldr	r2, [pc, #152]	; (400adc <board_init+0x130>)
  400a42:	4927      	ldr	r1, [pc, #156]	; (400ae0 <board_init+0x134>)
  400a44:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a46:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a4a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a4c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a50:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a54:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a58:	f022 0201 	bic.w	r2, r2, #1
  400a5c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a60:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a64:	f022 0201 	bic.w	r2, r2, #1
  400a68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a70:	f3bf 8f6f 	isb	sy
  400a74:	200a      	movs	r0, #10
  400a76:	4c1b      	ldr	r4, [pc, #108]	; (400ae4 <board_init+0x138>)
  400a78:	47a0      	blx	r4
  400a7a:	200b      	movs	r0, #11
  400a7c:	47a0      	blx	r4
  400a7e:	200c      	movs	r0, #12
  400a80:	47a0      	blx	r4
  400a82:	2010      	movs	r0, #16
  400a84:	47a0      	blx	r4
  400a86:	2011      	movs	r0, #17
  400a88:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a8a:	4b17      	ldr	r3, [pc, #92]	; (400ae8 <board_init+0x13c>)
  400a8c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a90:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a92:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a96:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a98:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400aa0:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aa2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400aa6:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400aa8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400aac:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400aae:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400ab0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400ab4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400ab6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400aba:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400abc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400abe:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400ac2:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400ac4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ac8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400acc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ad2:	bf00      	nop
  400ad4:	400e1850 	.word	0x400e1850
  400ad8:	e000ed00 	.word	0xe000ed00
  400adc:	400e0c00 	.word	0x400e0c00
  400ae0:	5a00080c 	.word	0x5a00080c
  400ae4:	00400ef9 	.word	0x00400ef9
  400ae8:	400e1200 	.word	0x400e1200

00400aec <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400aec:	6301      	str	r1, [r0, #48]	; 0x30
  400aee:	4770      	bx	lr

00400af0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400af0:	6341      	str	r1, [r0, #52]	; 0x34
  400af2:	4770      	bx	lr

00400af4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400af4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400af6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400afa:	d03a      	beq.n	400b72 <pio_set_peripheral+0x7e>
  400afc:	d813      	bhi.n	400b26 <pio_set_peripheral+0x32>
  400afe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b02:	d025      	beq.n	400b50 <pio_set_peripheral+0x5c>
  400b04:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b08:	d10a      	bne.n	400b20 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b0a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b0c:	4313      	orrs	r3, r2
  400b0e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b10:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b12:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b14:	400b      	ands	r3, r1
  400b16:	ea23 0302 	bic.w	r3, r3, r2
  400b1a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b1c:	6042      	str	r2, [r0, #4]
  400b1e:	4770      	bx	lr
	switch (ul_type) {
  400b20:	2900      	cmp	r1, #0
  400b22:	d1fb      	bne.n	400b1c <pio_set_peripheral+0x28>
  400b24:	4770      	bx	lr
  400b26:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b2a:	d021      	beq.n	400b70 <pio_set_peripheral+0x7c>
  400b2c:	d809      	bhi.n	400b42 <pio_set_peripheral+0x4e>
  400b2e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b32:	d1f3      	bne.n	400b1c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b34:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b36:	4313      	orrs	r3, r2
  400b38:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b3c:	4313      	orrs	r3, r2
  400b3e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b40:	e7ec      	b.n	400b1c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b42:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b46:	d013      	beq.n	400b70 <pio_set_peripheral+0x7c>
  400b48:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b4c:	d010      	beq.n	400b70 <pio_set_peripheral+0x7c>
  400b4e:	e7e5      	b.n	400b1c <pio_set_peripheral+0x28>
{
  400b50:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b52:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b54:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b56:	43d3      	mvns	r3, r2
  400b58:	4021      	ands	r1, r4
  400b5a:	461c      	mov	r4, r3
  400b5c:	4019      	ands	r1, r3
  400b5e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b60:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b62:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b64:	400b      	ands	r3, r1
  400b66:	4023      	ands	r3, r4
  400b68:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b6a:	6042      	str	r2, [r0, #4]
}
  400b6c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b70:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b72:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b74:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b76:	400b      	ands	r3, r1
  400b78:	ea23 0302 	bic.w	r3, r3, r2
  400b7c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b7e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b80:	4313      	orrs	r3, r2
  400b82:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b84:	e7ca      	b.n	400b1c <pio_set_peripheral+0x28>

00400b86 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b86:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b88:	f012 0f01 	tst.w	r2, #1
  400b8c:	d10d      	bne.n	400baa <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b8e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b90:	f012 0f0a 	tst.w	r2, #10
  400b94:	d00b      	beq.n	400bae <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b96:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b98:	f012 0f02 	tst.w	r2, #2
  400b9c:	d109      	bne.n	400bb2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b9e:	f012 0f08 	tst.w	r2, #8
  400ba2:	d008      	beq.n	400bb6 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400ba4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400ba8:	e005      	b.n	400bb6 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400baa:	6641      	str	r1, [r0, #100]	; 0x64
  400bac:	e7f0      	b.n	400b90 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400bae:	6241      	str	r1, [r0, #36]	; 0x24
  400bb0:	e7f2      	b.n	400b98 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400bb2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400bb6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400bb8:	6001      	str	r1, [r0, #0]
  400bba:	4770      	bx	lr

00400bbc <pio_set_output>:
{
  400bbc:	b410      	push	{r4}
  400bbe:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400bc0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400bc2:	b94c      	cbnz	r4, 400bd8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400bc4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400bc6:	b14b      	cbz	r3, 400bdc <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400bc8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400bca:	b94a      	cbnz	r2, 400be0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400bcc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400bce:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400bd0:	6001      	str	r1, [r0, #0]
}
  400bd2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bd6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bd8:	6641      	str	r1, [r0, #100]	; 0x64
  400bda:	e7f4      	b.n	400bc6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400bdc:	6541      	str	r1, [r0, #84]	; 0x54
  400bde:	e7f4      	b.n	400bca <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400be0:	6301      	str	r1, [r0, #48]	; 0x30
  400be2:	e7f4      	b.n	400bce <pio_set_output+0x12>

00400be4 <pio_configure>:
{
  400be4:	b570      	push	{r4, r5, r6, lr}
  400be6:	b082      	sub	sp, #8
  400be8:	4605      	mov	r5, r0
  400bea:	4616      	mov	r6, r2
  400bec:	461c      	mov	r4, r3
	switch (ul_type) {
  400bee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bf2:	d014      	beq.n	400c1e <pio_configure+0x3a>
  400bf4:	d90a      	bls.n	400c0c <pio_configure+0x28>
  400bf6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bfa:	d024      	beq.n	400c46 <pio_configure+0x62>
  400bfc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c00:	d021      	beq.n	400c46 <pio_configure+0x62>
  400c02:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c06:	d017      	beq.n	400c38 <pio_configure+0x54>
		return 0;
  400c08:	2000      	movs	r0, #0
  400c0a:	e01a      	b.n	400c42 <pio_configure+0x5e>
	switch (ul_type) {
  400c0c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c10:	d005      	beq.n	400c1e <pio_configure+0x3a>
  400c12:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c16:	d002      	beq.n	400c1e <pio_configure+0x3a>
  400c18:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c1c:	d1f4      	bne.n	400c08 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400c1e:	4632      	mov	r2, r6
  400c20:	4628      	mov	r0, r5
  400c22:	4b11      	ldr	r3, [pc, #68]	; (400c68 <pio_configure+0x84>)
  400c24:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c26:	f014 0f01 	tst.w	r4, #1
  400c2a:	d102      	bne.n	400c32 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c2c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c2e:	2001      	movs	r0, #1
  400c30:	e007      	b.n	400c42 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c32:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c34:	2001      	movs	r0, #1
  400c36:	e004      	b.n	400c42 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c38:	461a      	mov	r2, r3
  400c3a:	4631      	mov	r1, r6
  400c3c:	4b0b      	ldr	r3, [pc, #44]	; (400c6c <pio_configure+0x88>)
  400c3e:	4798      	blx	r3
	return 1;
  400c40:	2001      	movs	r0, #1
}
  400c42:	b002      	add	sp, #8
  400c44:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c46:	f004 0301 	and.w	r3, r4, #1
  400c4a:	9300      	str	r3, [sp, #0]
  400c4c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c50:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c54:	bf14      	ite	ne
  400c56:	2200      	movne	r2, #0
  400c58:	2201      	moveq	r2, #1
  400c5a:	4631      	mov	r1, r6
  400c5c:	4628      	mov	r0, r5
  400c5e:	4c04      	ldr	r4, [pc, #16]	; (400c70 <pio_configure+0x8c>)
  400c60:	47a0      	blx	r4
	return 1;
  400c62:	2001      	movs	r0, #1
		break;
  400c64:	e7ed      	b.n	400c42 <pio_configure+0x5e>
  400c66:	bf00      	nop
  400c68:	00400af5 	.word	0x00400af5
  400c6c:	00400b87 	.word	0x00400b87
  400c70:	00400bbd 	.word	0x00400bbd

00400c74 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400c74:	f012 0f10 	tst.w	r2, #16
  400c78:	d012      	beq.n	400ca0 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400c7a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c7e:	f012 0f20 	tst.w	r2, #32
  400c82:	d007      	beq.n	400c94 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400c84:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400c88:	f012 0f40 	tst.w	r2, #64	; 0x40
  400c8c:	d005      	beq.n	400c9a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400c8e:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400c92:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400c94:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400c98:	e7f6      	b.n	400c88 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400c9a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400c9e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400ca0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400ca4:	4770      	bx	lr

00400ca6 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400ca6:	6401      	str	r1, [r0, #64]	; 0x40
  400ca8:	4770      	bx	lr

00400caa <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400caa:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cac:	4770      	bx	lr

00400cae <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cae:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cb0:	4770      	bx	lr
	...

00400cb4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cb8:	4604      	mov	r4, r0
  400cba:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400cbc:	4b0e      	ldr	r3, [pc, #56]	; (400cf8 <pio_handler_process+0x44>)
  400cbe:	4798      	blx	r3
  400cc0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400cc2:	4620      	mov	r0, r4
  400cc4:	4b0d      	ldr	r3, [pc, #52]	; (400cfc <pio_handler_process+0x48>)
  400cc6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400cc8:	4005      	ands	r5, r0
  400cca:	d013      	beq.n	400cf4 <pio_handler_process+0x40>
  400ccc:	4c0c      	ldr	r4, [pc, #48]	; (400d00 <pio_handler_process+0x4c>)
  400cce:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400cd2:	e003      	b.n	400cdc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400cd4:	42b4      	cmp	r4, r6
  400cd6:	d00d      	beq.n	400cf4 <pio_handler_process+0x40>
  400cd8:	3410      	adds	r4, #16
		while (status != 0) {
  400cda:	b15d      	cbz	r5, 400cf4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400cdc:	6820      	ldr	r0, [r4, #0]
  400cde:	4540      	cmp	r0, r8
  400ce0:	d1f8      	bne.n	400cd4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ce2:	6861      	ldr	r1, [r4, #4]
  400ce4:	4229      	tst	r1, r5
  400ce6:	d0f5      	beq.n	400cd4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ce8:	68e3      	ldr	r3, [r4, #12]
  400cea:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400cec:	6863      	ldr	r3, [r4, #4]
  400cee:	ea25 0503 	bic.w	r5, r5, r3
  400cf2:	e7ef      	b.n	400cd4 <pio_handler_process+0x20>
  400cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400cf8:	00400cab 	.word	0x00400cab
  400cfc:	00400caf 	.word	0x00400caf
  400d00:	2040066c 	.word	0x2040066c

00400d04 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400d06:	4c18      	ldr	r4, [pc, #96]	; (400d68 <pio_handler_set+0x64>)
  400d08:	6826      	ldr	r6, [r4, #0]
  400d0a:	2e06      	cmp	r6, #6
  400d0c:	d82a      	bhi.n	400d64 <pio_handler_set+0x60>
  400d0e:	f04f 0c00 	mov.w	ip, #0
  400d12:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d14:	4f15      	ldr	r7, [pc, #84]	; (400d6c <pio_handler_set+0x68>)
  400d16:	e004      	b.n	400d22 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400d18:	3401      	adds	r4, #1
  400d1a:	b2e4      	uxtb	r4, r4
  400d1c:	46a4      	mov	ip, r4
  400d1e:	42a6      	cmp	r6, r4
  400d20:	d309      	bcc.n	400d36 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400d22:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400d24:	0125      	lsls	r5, r4, #4
  400d26:	597d      	ldr	r5, [r7, r5]
  400d28:	428d      	cmp	r5, r1
  400d2a:	d1f5      	bne.n	400d18 <pio_handler_set+0x14>
  400d2c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400d30:	686d      	ldr	r5, [r5, #4]
  400d32:	4295      	cmp	r5, r2
  400d34:	d1f0      	bne.n	400d18 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400d36:	4d0d      	ldr	r5, [pc, #52]	; (400d6c <pio_handler_set+0x68>)
  400d38:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400d3c:	eb05 040e 	add.w	r4, r5, lr
  400d40:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400d44:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400d46:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400d48:	9906      	ldr	r1, [sp, #24]
  400d4a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d4c:	3601      	adds	r6, #1
  400d4e:	4566      	cmp	r6, ip
  400d50:	d005      	beq.n	400d5e <pio_handler_set+0x5a>
  400d52:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400d54:	461a      	mov	r2, r3
  400d56:	4b06      	ldr	r3, [pc, #24]	; (400d70 <pio_handler_set+0x6c>)
  400d58:	4798      	blx	r3

	return 0;
  400d5a:	2000      	movs	r0, #0
  400d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400d5e:	4902      	ldr	r1, [pc, #8]	; (400d68 <pio_handler_set+0x64>)
  400d60:	600e      	str	r6, [r1, #0]
  400d62:	e7f6      	b.n	400d52 <pio_handler_set+0x4e>
		return 1;
  400d64:	2001      	movs	r0, #1
}
  400d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d68:	204006dc 	.word	0x204006dc
  400d6c:	2040066c 	.word	0x2040066c
  400d70:	00400c75 	.word	0x00400c75

00400d74 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d74:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d76:	210a      	movs	r1, #10
  400d78:	4801      	ldr	r0, [pc, #4]	; (400d80 <PIOA_Handler+0xc>)
  400d7a:	4b02      	ldr	r3, [pc, #8]	; (400d84 <PIOA_Handler+0x10>)
  400d7c:	4798      	blx	r3
  400d7e:	bd08      	pop	{r3, pc}
  400d80:	400e0e00 	.word	0x400e0e00
  400d84:	00400cb5 	.word	0x00400cb5

00400d88 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d88:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d8a:	210b      	movs	r1, #11
  400d8c:	4801      	ldr	r0, [pc, #4]	; (400d94 <PIOB_Handler+0xc>)
  400d8e:	4b02      	ldr	r3, [pc, #8]	; (400d98 <PIOB_Handler+0x10>)
  400d90:	4798      	blx	r3
  400d92:	bd08      	pop	{r3, pc}
  400d94:	400e1000 	.word	0x400e1000
  400d98:	00400cb5 	.word	0x00400cb5

00400d9c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400d9c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400d9e:	210c      	movs	r1, #12
  400da0:	4801      	ldr	r0, [pc, #4]	; (400da8 <PIOC_Handler+0xc>)
  400da2:	4b02      	ldr	r3, [pc, #8]	; (400dac <PIOC_Handler+0x10>)
  400da4:	4798      	blx	r3
  400da6:	bd08      	pop	{r3, pc}
  400da8:	400e1200 	.word	0x400e1200
  400dac:	00400cb5 	.word	0x00400cb5

00400db0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400db0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400db2:	2110      	movs	r1, #16
  400db4:	4801      	ldr	r0, [pc, #4]	; (400dbc <PIOD_Handler+0xc>)
  400db6:	4b02      	ldr	r3, [pc, #8]	; (400dc0 <PIOD_Handler+0x10>)
  400db8:	4798      	blx	r3
  400dba:	bd08      	pop	{r3, pc}
  400dbc:	400e1400 	.word	0x400e1400
  400dc0:	00400cb5 	.word	0x00400cb5

00400dc4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400dc4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400dc6:	2111      	movs	r1, #17
  400dc8:	4801      	ldr	r0, [pc, #4]	; (400dd0 <PIOE_Handler+0xc>)
  400dca:	4b02      	ldr	r3, [pc, #8]	; (400dd4 <PIOE_Handler+0x10>)
  400dcc:	4798      	blx	r3
  400dce:	bd08      	pop	{r3, pc}
  400dd0:	400e1600 	.word	0x400e1600
  400dd4:	00400cb5 	.word	0x00400cb5

00400dd8 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400dd8:	2803      	cmp	r0, #3
  400dda:	d011      	beq.n	400e00 <pmc_mck_set_division+0x28>
  400ddc:	2804      	cmp	r0, #4
  400dde:	d012      	beq.n	400e06 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400de0:	2802      	cmp	r0, #2
  400de2:	bf0c      	ite	eq
  400de4:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400de8:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400dea:	4a08      	ldr	r2, [pc, #32]	; (400e0c <pmc_mck_set_division+0x34>)
  400dec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400df2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400df4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400df6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400df8:	f013 0f08 	tst.w	r3, #8
  400dfc:	d0fb      	beq.n	400df6 <pmc_mck_set_division+0x1e>
}
  400dfe:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e00:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400e04:	e7f1      	b.n	400dea <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e06:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400e0a:	e7ee      	b.n	400dea <pmc_mck_set_division+0x12>
  400e0c:	400e0600 	.word	0x400e0600

00400e10 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e10:	4a17      	ldr	r2, [pc, #92]	; (400e70 <pmc_switch_mck_to_pllack+0x60>)
  400e12:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400e18:	4318      	orrs	r0, r3
  400e1a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e1c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e1e:	f013 0f08 	tst.w	r3, #8
  400e22:	d10a      	bne.n	400e3a <pmc_switch_mck_to_pllack+0x2a>
  400e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e28:	4911      	ldr	r1, [pc, #68]	; (400e70 <pmc_switch_mck_to_pllack+0x60>)
  400e2a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e2c:	f012 0f08 	tst.w	r2, #8
  400e30:	d103      	bne.n	400e3a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e32:	3b01      	subs	r3, #1
  400e34:	d1f9      	bne.n	400e2a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400e36:	2001      	movs	r0, #1
  400e38:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400e3a:	4a0d      	ldr	r2, [pc, #52]	; (400e70 <pmc_switch_mck_to_pllack+0x60>)
  400e3c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e3e:	f023 0303 	bic.w	r3, r3, #3
  400e42:	f043 0302 	orr.w	r3, r3, #2
  400e46:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e48:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e4a:	f013 0f08 	tst.w	r3, #8
  400e4e:	d10a      	bne.n	400e66 <pmc_switch_mck_to_pllack+0x56>
  400e50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e54:	4906      	ldr	r1, [pc, #24]	; (400e70 <pmc_switch_mck_to_pllack+0x60>)
  400e56:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e58:	f012 0f08 	tst.w	r2, #8
  400e5c:	d105      	bne.n	400e6a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e5e:	3b01      	subs	r3, #1
  400e60:	d1f9      	bne.n	400e56 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400e62:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e64:	4770      	bx	lr
	return 0;
  400e66:	2000      	movs	r0, #0
  400e68:	4770      	bx	lr
  400e6a:	2000      	movs	r0, #0
  400e6c:	4770      	bx	lr
  400e6e:	bf00      	nop
  400e70:	400e0600 	.word	0x400e0600

00400e74 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e74:	b9a0      	cbnz	r0, 400ea0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e76:	480e      	ldr	r0, [pc, #56]	; (400eb0 <pmc_switch_mainck_to_xtal+0x3c>)
  400e78:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e7a:	0209      	lsls	r1, r1, #8
  400e7c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e7e:	4a0d      	ldr	r2, [pc, #52]	; (400eb4 <pmc_switch_mainck_to_xtal+0x40>)
  400e80:	401a      	ands	r2, r3
  400e82:	4b0d      	ldr	r3, [pc, #52]	; (400eb8 <pmc_switch_mainck_to_xtal+0x44>)
  400e84:	4313      	orrs	r3, r2
  400e86:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e88:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e8a:	4602      	mov	r2, r0
  400e8c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e8e:	f013 0f01 	tst.w	r3, #1
  400e92:	d0fb      	beq.n	400e8c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e94:	4a06      	ldr	r2, [pc, #24]	; (400eb0 <pmc_switch_mainck_to_xtal+0x3c>)
  400e96:	6a11      	ldr	r1, [r2, #32]
  400e98:	4b08      	ldr	r3, [pc, #32]	; (400ebc <pmc_switch_mainck_to_xtal+0x48>)
  400e9a:	430b      	orrs	r3, r1
  400e9c:	6213      	str	r3, [r2, #32]
  400e9e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ea0:	4903      	ldr	r1, [pc, #12]	; (400eb0 <pmc_switch_mainck_to_xtal+0x3c>)
  400ea2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ea4:	4a06      	ldr	r2, [pc, #24]	; (400ec0 <pmc_switch_mainck_to_xtal+0x4c>)
  400ea6:	401a      	ands	r2, r3
  400ea8:	4b06      	ldr	r3, [pc, #24]	; (400ec4 <pmc_switch_mainck_to_xtal+0x50>)
  400eaa:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400eac:	620b      	str	r3, [r1, #32]
  400eae:	4770      	bx	lr
  400eb0:	400e0600 	.word	0x400e0600
  400eb4:	ffc8fffc 	.word	0xffc8fffc
  400eb8:	00370001 	.word	0x00370001
  400ebc:	01370000 	.word	0x01370000
  400ec0:	fec8fffc 	.word	0xfec8fffc
  400ec4:	01370002 	.word	0x01370002

00400ec8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ec8:	4b02      	ldr	r3, [pc, #8]	; (400ed4 <pmc_osc_is_ready_mainck+0xc>)
  400eca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ecc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400ed0:	4770      	bx	lr
  400ed2:	bf00      	nop
  400ed4:	400e0600 	.word	0x400e0600

00400ed8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400ed8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400edc:	4b01      	ldr	r3, [pc, #4]	; (400ee4 <pmc_disable_pllack+0xc>)
  400ede:	629a      	str	r2, [r3, #40]	; 0x28
  400ee0:	4770      	bx	lr
  400ee2:	bf00      	nop
  400ee4:	400e0600 	.word	0x400e0600

00400ee8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ee8:	4b02      	ldr	r3, [pc, #8]	; (400ef4 <pmc_is_locked_pllack+0xc>)
  400eea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400eec:	f000 0002 	and.w	r0, r0, #2
  400ef0:	4770      	bx	lr
  400ef2:	bf00      	nop
  400ef4:	400e0600 	.word	0x400e0600

00400ef8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400ef8:	283f      	cmp	r0, #63	; 0x3f
  400efa:	d81e      	bhi.n	400f3a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400efc:	281f      	cmp	r0, #31
  400efe:	d80c      	bhi.n	400f1a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f00:	4b11      	ldr	r3, [pc, #68]	; (400f48 <pmc_enable_periph_clk+0x50>)
  400f02:	699a      	ldr	r2, [r3, #24]
  400f04:	2301      	movs	r3, #1
  400f06:	4083      	lsls	r3, r0
  400f08:	4393      	bics	r3, r2
  400f0a:	d018      	beq.n	400f3e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f0c:	2301      	movs	r3, #1
  400f0e:	fa03 f000 	lsl.w	r0, r3, r0
  400f12:	4b0d      	ldr	r3, [pc, #52]	; (400f48 <pmc_enable_periph_clk+0x50>)
  400f14:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400f16:	2000      	movs	r0, #0
  400f18:	4770      	bx	lr
		ul_id -= 32;
  400f1a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f1c:	4b0a      	ldr	r3, [pc, #40]	; (400f48 <pmc_enable_periph_clk+0x50>)
  400f1e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f22:	2301      	movs	r3, #1
  400f24:	4083      	lsls	r3, r0
  400f26:	4393      	bics	r3, r2
  400f28:	d00b      	beq.n	400f42 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f2a:	2301      	movs	r3, #1
  400f2c:	fa03 f000 	lsl.w	r0, r3, r0
  400f30:	4b05      	ldr	r3, [pc, #20]	; (400f48 <pmc_enable_periph_clk+0x50>)
  400f32:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400f36:	2000      	movs	r0, #0
  400f38:	4770      	bx	lr
		return 1;
  400f3a:	2001      	movs	r0, #1
  400f3c:	4770      	bx	lr
	return 0;
  400f3e:	2000      	movs	r0, #0
  400f40:	4770      	bx	lr
  400f42:	2000      	movs	r0, #0
}
  400f44:	4770      	bx	lr
  400f46:	bf00      	nop
  400f48:	400e0600 	.word	0x400e0600

00400f4c <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400f4c:	4770      	bx	lr
	...

00400f50 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400f50:	4a10      	ldr	r2, [pc, #64]	; (400f94 <pmc_enable_waitmode+0x44>)
  400f52:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400f54:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400f58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400f5c:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400f5e:	6a11      	ldr	r1, [r2, #32]
  400f60:	4b0d      	ldr	r3, [pc, #52]	; (400f98 <pmc_enable_waitmode+0x48>)
  400f62:	430b      	orrs	r3, r1
  400f64:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f66:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f68:	f013 0f08 	tst.w	r3, #8
  400f6c:	d0fb      	beq.n	400f66 <pmc_enable_waitmode+0x16>
  400f6e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400f72:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400f74:	3b01      	subs	r3, #1
  400f76:	d1fc      	bne.n	400f72 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400f78:	4a06      	ldr	r2, [pc, #24]	; (400f94 <pmc_enable_waitmode+0x44>)
  400f7a:	6a13      	ldr	r3, [r2, #32]
  400f7c:	f013 0f08 	tst.w	r3, #8
  400f80:	d0fb      	beq.n	400f7a <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400f82:	4a04      	ldr	r2, [pc, #16]	; (400f94 <pmc_enable_waitmode+0x44>)
  400f84:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400f86:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400f8a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400f8e:	6713      	str	r3, [r2, #112]	; 0x70
  400f90:	4770      	bx	lr
  400f92:	bf00      	nop
  400f94:	400e0600 	.word	0x400e0600
  400f98:	00370004 	.word	0x00370004

00400f9c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400fa0:	1e43      	subs	r3, r0, #1
  400fa2:	2b04      	cmp	r3, #4
  400fa4:	f200 8107 	bhi.w	4011b6 <pmc_sleep+0x21a>
  400fa8:	e8df f013 	tbh	[pc, r3, lsl #1]
  400fac:	00050005 	.word	0x00050005
  400fb0:	00150015 	.word	0x00150015
  400fb4:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400fb6:	4a81      	ldr	r2, [pc, #516]	; (4011bc <pmc_sleep+0x220>)
  400fb8:	6913      	ldr	r3, [r2, #16]
  400fba:	f023 0304 	bic.w	r3, r3, #4
  400fbe:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400fc0:	2201      	movs	r2, #1
  400fc2:	4b7f      	ldr	r3, [pc, #508]	; (4011c0 <pmc_sleep+0x224>)
  400fc4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400fc6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400fca:	b662      	cpsie	i
  __ASM volatile ("dsb");
  400fcc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  400fd0:	bf30      	wfi
  400fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400fd6:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400fd8:	2803      	cmp	r0, #3
  400fda:	bf0c      	ite	eq
  400fdc:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400fde:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400fe2:	4b78      	ldr	r3, [pc, #480]	; (4011c4 <pmc_sleep+0x228>)
  400fe4:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400fe6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400fe8:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400fec:	2200      	movs	r2, #0
  400fee:	4b74      	ldr	r3, [pc, #464]	; (4011c0 <pmc_sleep+0x224>)
  400ff0:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400ff2:	2201      	movs	r2, #1
  400ff4:	4b74      	ldr	r3, [pc, #464]	; (4011c8 <pmc_sleep+0x22c>)
  400ff6:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400ff8:	4b74      	ldr	r3, [pc, #464]	; (4011cc <pmc_sleep+0x230>)
  400ffa:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400ffc:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400ffe:	4a74      	ldr	r2, [pc, #464]	; (4011d0 <pmc_sleep+0x234>)
  401000:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401004:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  401006:	4a73      	ldr	r2, [pc, #460]	; (4011d4 <pmc_sleep+0x238>)
  401008:	433a      	orrs	r2, r7
  40100a:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  40100c:	f005 0903 	and.w	r9, r5, #3
  401010:	f1b9 0f01 	cmp.w	r9, #1
  401014:	f240 8089 	bls.w	40112a <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401018:	f025 0103 	bic.w	r1, r5, #3
  40101c:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401020:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401022:	461a      	mov	r2, r3
  401024:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401026:	f013 0f08 	tst.w	r3, #8
  40102a:	d0fb      	beq.n	401024 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  40102c:	f011 0f70 	tst.w	r1, #112	; 0x70
  401030:	d008      	beq.n	401044 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401032:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  401036:	4b65      	ldr	r3, [pc, #404]	; (4011cc <pmc_sleep+0x230>)
  401038:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40103a:	461a      	mov	r2, r3
  40103c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40103e:	f013 0f08 	tst.w	r3, #8
  401042:	d0fb      	beq.n	40103c <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401044:	4b64      	ldr	r3, [pc, #400]	; (4011d8 <pmc_sleep+0x23c>)
  401046:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401048:	4a60      	ldr	r2, [pc, #384]	; (4011cc <pmc_sleep+0x230>)
  40104a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40104c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401050:	d0fb      	beq.n	40104a <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401052:	4a5e      	ldr	r2, [pc, #376]	; (4011cc <pmc_sleep+0x230>)
  401054:	6a11      	ldr	r1, [r2, #32]
  401056:	4b61      	ldr	r3, [pc, #388]	; (4011dc <pmc_sleep+0x240>)
  401058:	400b      	ands	r3, r1
  40105a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40105e:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401060:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401062:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401066:	d0fb      	beq.n	401060 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401068:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  40106c:	4a58      	ldr	r2, [pc, #352]	; (4011d0 <pmc_sleep+0x234>)
  40106e:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401070:	2c04      	cmp	r4, #4
  401072:	d05c      	beq.n	40112e <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401074:	4c52      	ldr	r4, [pc, #328]	; (4011c0 <pmc_sleep+0x224>)
  401076:	2301      	movs	r3, #1
  401078:	7023      	strb	r3, [r4, #0]
  40107a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40107e:	b662      	cpsie	i

		pmc_enable_waitmode();
  401080:	4b57      	ldr	r3, [pc, #348]	; (4011e0 <pmc_sleep+0x244>)
  401082:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401084:	b672      	cpsid	i
  401086:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40108a:	2300      	movs	r3, #0
  40108c:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40108e:	f017 0f02 	tst.w	r7, #2
  401092:	d055      	beq.n	401140 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401094:	4a4d      	ldr	r2, [pc, #308]	; (4011cc <pmc_sleep+0x230>)
  401096:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401098:	4952      	ldr	r1, [pc, #328]	; (4011e4 <pmc_sleep+0x248>)
  40109a:	4019      	ands	r1, r3
  40109c:	4b52      	ldr	r3, [pc, #328]	; (4011e8 <pmc_sleep+0x24c>)
  40109e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010a0:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010a2:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  4010a4:	4b51      	ldr	r3, [pc, #324]	; (4011ec <pmc_sleep+0x250>)
  4010a6:	400b      	ands	r3, r1
  4010a8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010ac:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4010ae:	4b50      	ldr	r3, [pc, #320]	; (4011f0 <pmc_sleep+0x254>)
  4010b0:	4033      	ands	r3, r6
  4010b2:	2b00      	cmp	r3, #0
  4010b4:	d06e      	beq.n	401194 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4010b6:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  4010ba:	4b44      	ldr	r3, [pc, #272]	; (4011cc <pmc_sleep+0x230>)
  4010bc:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4010be:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4010c0:	f1b9 0f02 	cmp.w	r9, #2
  4010c4:	d104      	bne.n	4010d0 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4010c6:	4a41      	ldr	r2, [pc, #260]	; (4011cc <pmc_sleep+0x230>)
  4010c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ca:	f013 0f02 	tst.w	r3, #2
  4010ce:	d0fb      	beq.n	4010c8 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  4010d0:	4a3e      	ldr	r2, [pc, #248]	; (4011cc <pmc_sleep+0x230>)
  4010d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4010d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4010d8:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4010dc:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4010de:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010e0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010e2:	f013 0f08 	tst.w	r3, #8
  4010e6:	d0fb      	beq.n	4010e0 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4010e8:	4b39      	ldr	r3, [pc, #228]	; (4011d0 <pmc_sleep+0x234>)
  4010ea:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4010ee:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4010f2:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010f4:	461a      	mov	r2, r3
  4010f6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010f8:	f013 0f08 	tst.w	r3, #8
  4010fc:	d0fb      	beq.n	4010f6 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4010fe:	4a33      	ldr	r2, [pc, #204]	; (4011cc <pmc_sleep+0x230>)
  401100:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401102:	420b      	tst	r3, r1
  401104:	d0fc      	beq.n	401100 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401106:	2200      	movs	r2, #0
  401108:	4b2f      	ldr	r3, [pc, #188]	; (4011c8 <pmc_sleep+0x22c>)
  40110a:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40110c:	4b39      	ldr	r3, [pc, #228]	; (4011f4 <pmc_sleep+0x258>)
  40110e:	681b      	ldr	r3, [r3, #0]
  401110:	b11b      	cbz	r3, 40111a <pmc_sleep+0x17e>
			callback_clocks_restored();
  401112:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401114:	2200      	movs	r2, #0
  401116:	4b37      	ldr	r3, [pc, #220]	; (4011f4 <pmc_sleep+0x258>)
  401118:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40111a:	2201      	movs	r2, #1
  40111c:	4b28      	ldr	r3, [pc, #160]	; (4011c0 <pmc_sleep+0x224>)
  40111e:	701a      	strb	r2, [r3, #0]
  401120:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401124:	b662      	cpsie	i
  401126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  40112a:	4629      	mov	r1, r5
  40112c:	e77e      	b.n	40102c <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40112e:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  401132:	6a11      	ldr	r1, [r2, #32]
  401134:	4b30      	ldr	r3, [pc, #192]	; (4011f8 <pmc_sleep+0x25c>)
  401136:	400b      	ands	r3, r1
  401138:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40113c:	6213      	str	r3, [r2, #32]
  40113e:	e799      	b.n	401074 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401140:	f017 0f01 	tst.w	r7, #1
  401144:	d0b3      	beq.n	4010ae <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401146:	4b21      	ldr	r3, [pc, #132]	; (4011cc <pmc_sleep+0x230>)
  401148:	6a1b      	ldr	r3, [r3, #32]
  40114a:	f013 0f01 	tst.w	r3, #1
  40114e:	d10b      	bne.n	401168 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401150:	491e      	ldr	r1, [pc, #120]	; (4011cc <pmc_sleep+0x230>)
  401152:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401154:	4a29      	ldr	r2, [pc, #164]	; (4011fc <pmc_sleep+0x260>)
  401156:	401a      	ands	r2, r3
  401158:	4b29      	ldr	r3, [pc, #164]	; (401200 <pmc_sleep+0x264>)
  40115a:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40115c:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40115e:	460a      	mov	r2, r1
  401160:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401162:	f013 0f01 	tst.w	r3, #1
  401166:	d0fb      	beq.n	401160 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401168:	4b18      	ldr	r3, [pc, #96]	; (4011cc <pmc_sleep+0x230>)
  40116a:	6a1b      	ldr	r3, [r3, #32]
  40116c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401170:	d108      	bne.n	401184 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401172:	4a16      	ldr	r2, [pc, #88]	; (4011cc <pmc_sleep+0x230>)
  401174:	6a11      	ldr	r1, [r2, #32]
  401176:	4b23      	ldr	r3, [pc, #140]	; (401204 <pmc_sleep+0x268>)
  401178:	430b      	orrs	r3, r1
  40117a:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40117c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40117e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401182:	d0fb      	beq.n	40117c <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401184:	4a11      	ldr	r2, [pc, #68]	; (4011cc <pmc_sleep+0x230>)
  401186:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401188:	4b18      	ldr	r3, [pc, #96]	; (4011ec <pmc_sleep+0x250>)
  40118a:	400b      	ands	r3, r1
  40118c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401190:	6213      	str	r3, [r2, #32]
  401192:	e78c      	b.n	4010ae <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401194:	2100      	movs	r1, #0
  401196:	e793      	b.n	4010c0 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401198:	4a08      	ldr	r2, [pc, #32]	; (4011bc <pmc_sleep+0x220>)
  40119a:	6913      	ldr	r3, [r2, #16]
  40119c:	f043 0304 	orr.w	r3, r3, #4
  4011a0:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4011a2:	4a19      	ldr	r2, [pc, #100]	; (401208 <pmc_sleep+0x26c>)
  4011a4:	4b19      	ldr	r3, [pc, #100]	; (40120c <pmc_sleep+0x270>)
  4011a6:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4011a8:	2201      	movs	r2, #1
  4011aa:	4b05      	ldr	r3, [pc, #20]	; (4011c0 <pmc_sleep+0x224>)
  4011ac:	701a      	strb	r2, [r3, #0]
  4011ae:	f3bf 8f5f 	dmb	sy
  4011b2:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4011b4:	bf30      	wfi
  4011b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4011ba:	bf00      	nop
  4011bc:	e000ed00 	.word	0xe000ed00
  4011c0:	20400018 	.word	0x20400018
  4011c4:	00400f4d 	.word	0x00400f4d
  4011c8:	204006e0 	.word	0x204006e0
  4011cc:	400e0600 	.word	0x400e0600
  4011d0:	400e0c00 	.word	0x400e0c00
  4011d4:	00370008 	.word	0x00370008
  4011d8:	00400ed9 	.word	0x00400ed9
  4011dc:	fec8ffff 	.word	0xfec8ffff
  4011e0:	00400f51 	.word	0x00400f51
  4011e4:	fec8fffc 	.word	0xfec8fffc
  4011e8:	01370002 	.word	0x01370002
  4011ec:	ffc8ff87 	.word	0xffc8ff87
  4011f0:	07ff0000 	.word	0x07ff0000
  4011f4:	204006e4 	.word	0x204006e4
  4011f8:	ffc8fffe 	.word	0xffc8fffe
  4011fc:	ffc8fffc 	.word	0xffc8fffc
  401200:	00370001 	.word	0x00370001
  401204:	01370000 	.word	0x01370000
  401208:	a5000004 	.word	0xa5000004
  40120c:	400e1810 	.word	0x400e1810

00401210 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401210:	e7fe      	b.n	401210 <Dummy_Handler>
	...

00401214 <Reset_Handler>:
{
  401214:	b500      	push	{lr}
  401216:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401218:	4b25      	ldr	r3, [pc, #148]	; (4012b0 <Reset_Handler+0x9c>)
  40121a:	4a26      	ldr	r2, [pc, #152]	; (4012b4 <Reset_Handler+0xa0>)
  40121c:	429a      	cmp	r2, r3
  40121e:	d010      	beq.n	401242 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401220:	4b25      	ldr	r3, [pc, #148]	; (4012b8 <Reset_Handler+0xa4>)
  401222:	4a23      	ldr	r2, [pc, #140]	; (4012b0 <Reset_Handler+0x9c>)
  401224:	429a      	cmp	r2, r3
  401226:	d20c      	bcs.n	401242 <Reset_Handler+0x2e>
  401228:	3b01      	subs	r3, #1
  40122a:	1a9b      	subs	r3, r3, r2
  40122c:	f023 0303 	bic.w	r3, r3, #3
  401230:	3304      	adds	r3, #4
  401232:	4413      	add	r3, r2
  401234:	491f      	ldr	r1, [pc, #124]	; (4012b4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401236:	f851 0b04 	ldr.w	r0, [r1], #4
  40123a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40123e:	429a      	cmp	r2, r3
  401240:	d1f9      	bne.n	401236 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401242:	4b1e      	ldr	r3, [pc, #120]	; (4012bc <Reset_Handler+0xa8>)
  401244:	4a1e      	ldr	r2, [pc, #120]	; (4012c0 <Reset_Handler+0xac>)
  401246:	429a      	cmp	r2, r3
  401248:	d20a      	bcs.n	401260 <Reset_Handler+0x4c>
  40124a:	3b01      	subs	r3, #1
  40124c:	1a9b      	subs	r3, r3, r2
  40124e:	f023 0303 	bic.w	r3, r3, #3
  401252:	3304      	adds	r3, #4
  401254:	4413      	add	r3, r2
                *pDest++ = 0;
  401256:	2100      	movs	r1, #0
  401258:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40125c:	4293      	cmp	r3, r2
  40125e:	d1fb      	bne.n	401258 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401260:	4a18      	ldr	r2, [pc, #96]	; (4012c4 <Reset_Handler+0xb0>)
  401262:	4b19      	ldr	r3, [pc, #100]	; (4012c8 <Reset_Handler+0xb4>)
  401264:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401268:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40126a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40126e:	fab3 f383 	clz	r3, r3
  401272:	095b      	lsrs	r3, r3, #5
  401274:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401276:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401278:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40127c:	2200      	movs	r2, #0
  40127e:	4b13      	ldr	r3, [pc, #76]	; (4012cc <Reset_Handler+0xb8>)
  401280:	701a      	strb	r2, [r3, #0]
	return flags;
  401282:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401284:	4a12      	ldr	r2, [pc, #72]	; (4012d0 <Reset_Handler+0xbc>)
  401286:	6813      	ldr	r3, [r2, #0]
  401288:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40128c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40128e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401292:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401296:	b129      	cbz	r1, 4012a4 <Reset_Handler+0x90>
		cpu_irq_enable();
  401298:	2201      	movs	r2, #1
  40129a:	4b0c      	ldr	r3, [pc, #48]	; (4012cc <Reset_Handler+0xb8>)
  40129c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40129e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012a2:	b662      	cpsie	i
        __libc_init_array();
  4012a4:	4b0b      	ldr	r3, [pc, #44]	; (4012d4 <Reset_Handler+0xc0>)
  4012a6:	4798      	blx	r3
        main();
  4012a8:	4b0b      	ldr	r3, [pc, #44]	; (4012d8 <Reset_Handler+0xc4>)
  4012aa:	4798      	blx	r3
  4012ac:	e7fe      	b.n	4012ac <Reset_Handler+0x98>
  4012ae:	bf00      	nop
  4012b0:	20400000 	.word	0x20400000
  4012b4:	00402790 	.word	0x00402790
  4012b8:	2040044c 	.word	0x2040044c
  4012bc:	20400714 	.word	0x20400714
  4012c0:	2040044c 	.word	0x2040044c
  4012c4:	e000ed00 	.word	0xe000ed00
  4012c8:	00400000 	.word	0x00400000
  4012cc:	20400018 	.word	0x20400018
  4012d0:	e000ed88 	.word	0xe000ed88
  4012d4:	00401ba1 	.word	0x00401ba1
  4012d8:	00401791 	.word	0x00401791

004012dc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4012dc:	4b3b      	ldr	r3, [pc, #236]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  4012de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012e0:	f003 0303 	and.w	r3, r3, #3
  4012e4:	2b01      	cmp	r3, #1
  4012e6:	d01d      	beq.n	401324 <SystemCoreClockUpdate+0x48>
  4012e8:	b183      	cbz	r3, 40130c <SystemCoreClockUpdate+0x30>
  4012ea:	2b02      	cmp	r3, #2
  4012ec:	d036      	beq.n	40135c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4012ee:	4b37      	ldr	r3, [pc, #220]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  4012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012f6:	2b70      	cmp	r3, #112	; 0x70
  4012f8:	d05f      	beq.n	4013ba <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4012fa:	4b34      	ldr	r3, [pc, #208]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  4012fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4012fe:	4934      	ldr	r1, [pc, #208]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  401300:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401304:	680b      	ldr	r3, [r1, #0]
  401306:	40d3      	lsrs	r3, r2
  401308:	600b      	str	r3, [r1, #0]
  40130a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40130c:	4b31      	ldr	r3, [pc, #196]	; (4013d4 <SystemCoreClockUpdate+0xf8>)
  40130e:	695b      	ldr	r3, [r3, #20]
  401310:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401314:	bf14      	ite	ne
  401316:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40131a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40131e:	4b2c      	ldr	r3, [pc, #176]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  401320:	601a      	str	r2, [r3, #0]
  401322:	e7e4      	b.n	4012ee <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401324:	4b29      	ldr	r3, [pc, #164]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  401326:	6a1b      	ldr	r3, [r3, #32]
  401328:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40132c:	d003      	beq.n	401336 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40132e:	4a2a      	ldr	r2, [pc, #168]	; (4013d8 <SystemCoreClockUpdate+0xfc>)
  401330:	4b27      	ldr	r3, [pc, #156]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  401332:	601a      	str	r2, [r3, #0]
  401334:	e7db      	b.n	4012ee <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401336:	4a29      	ldr	r2, [pc, #164]	; (4013dc <SystemCoreClockUpdate+0x100>)
  401338:	4b25      	ldr	r3, [pc, #148]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  40133a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40133c:	4b23      	ldr	r3, [pc, #140]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  40133e:	6a1b      	ldr	r3, [r3, #32]
  401340:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401344:	2b10      	cmp	r3, #16
  401346:	d005      	beq.n	401354 <SystemCoreClockUpdate+0x78>
  401348:	2b20      	cmp	r3, #32
  40134a:	d1d0      	bne.n	4012ee <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40134c:	4a22      	ldr	r2, [pc, #136]	; (4013d8 <SystemCoreClockUpdate+0xfc>)
  40134e:	4b20      	ldr	r3, [pc, #128]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  401350:	601a      	str	r2, [r3, #0]
          break;
  401352:	e7cc      	b.n	4012ee <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401354:	4a22      	ldr	r2, [pc, #136]	; (4013e0 <SystemCoreClockUpdate+0x104>)
  401356:	4b1e      	ldr	r3, [pc, #120]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  401358:	601a      	str	r2, [r3, #0]
          break;
  40135a:	e7c8      	b.n	4012ee <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40135c:	4b1b      	ldr	r3, [pc, #108]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  40135e:	6a1b      	ldr	r3, [r3, #32]
  401360:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401364:	d016      	beq.n	401394 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401366:	4a1c      	ldr	r2, [pc, #112]	; (4013d8 <SystemCoreClockUpdate+0xfc>)
  401368:	4b19      	ldr	r3, [pc, #100]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  40136a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40136c:	4b17      	ldr	r3, [pc, #92]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  40136e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401370:	f003 0303 	and.w	r3, r3, #3
  401374:	2b02      	cmp	r3, #2
  401376:	d1ba      	bne.n	4012ee <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401378:	4a14      	ldr	r2, [pc, #80]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  40137a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40137c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40137e:	4814      	ldr	r0, [pc, #80]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401380:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401384:	6803      	ldr	r3, [r0, #0]
  401386:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40138a:	b2d2      	uxtb	r2, r2
  40138c:	fbb3 f3f2 	udiv	r3, r3, r2
  401390:	6003      	str	r3, [r0, #0]
  401392:	e7ac      	b.n	4012ee <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401394:	4a11      	ldr	r2, [pc, #68]	; (4013dc <SystemCoreClockUpdate+0x100>)
  401396:	4b0e      	ldr	r3, [pc, #56]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  401398:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40139a:	4b0c      	ldr	r3, [pc, #48]	; (4013cc <SystemCoreClockUpdate+0xf0>)
  40139c:	6a1b      	ldr	r3, [r3, #32]
  40139e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013a2:	2b10      	cmp	r3, #16
  4013a4:	d005      	beq.n	4013b2 <SystemCoreClockUpdate+0xd6>
  4013a6:	2b20      	cmp	r3, #32
  4013a8:	d1e0      	bne.n	40136c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4013aa:	4a0b      	ldr	r2, [pc, #44]	; (4013d8 <SystemCoreClockUpdate+0xfc>)
  4013ac:	4b08      	ldr	r3, [pc, #32]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  4013ae:	601a      	str	r2, [r3, #0]
          break;
  4013b0:	e7dc      	b.n	40136c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4013b2:	4a0b      	ldr	r2, [pc, #44]	; (4013e0 <SystemCoreClockUpdate+0x104>)
  4013b4:	4b06      	ldr	r3, [pc, #24]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  4013b6:	601a      	str	r2, [r3, #0]
          break;
  4013b8:	e7d8      	b.n	40136c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4013ba:	4a05      	ldr	r2, [pc, #20]	; (4013d0 <SystemCoreClockUpdate+0xf4>)
  4013bc:	6813      	ldr	r3, [r2, #0]
  4013be:	4909      	ldr	r1, [pc, #36]	; (4013e4 <SystemCoreClockUpdate+0x108>)
  4013c0:	fba1 1303 	umull	r1, r3, r1, r3
  4013c4:	085b      	lsrs	r3, r3, #1
  4013c6:	6013      	str	r3, [r2, #0]
  4013c8:	4770      	bx	lr
  4013ca:	bf00      	nop
  4013cc:	400e0600 	.word	0x400e0600
  4013d0:	2040001c 	.word	0x2040001c
  4013d4:	400e1810 	.word	0x400e1810
  4013d8:	00b71b00 	.word	0x00b71b00
  4013dc:	003d0900 	.word	0x003d0900
  4013e0:	007a1200 	.word	0x007a1200
  4013e4:	aaaaaaab 	.word	0xaaaaaaab

004013e8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4013e8:	4b16      	ldr	r3, [pc, #88]	; (401444 <system_init_flash+0x5c>)
  4013ea:	4298      	cmp	r0, r3
  4013ec:	d913      	bls.n	401416 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4013ee:	4b16      	ldr	r3, [pc, #88]	; (401448 <system_init_flash+0x60>)
  4013f0:	4298      	cmp	r0, r3
  4013f2:	d915      	bls.n	401420 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4013f4:	4b15      	ldr	r3, [pc, #84]	; (40144c <system_init_flash+0x64>)
  4013f6:	4298      	cmp	r0, r3
  4013f8:	d916      	bls.n	401428 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4013fa:	4b15      	ldr	r3, [pc, #84]	; (401450 <system_init_flash+0x68>)
  4013fc:	4298      	cmp	r0, r3
  4013fe:	d917      	bls.n	401430 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401400:	4b14      	ldr	r3, [pc, #80]	; (401454 <system_init_flash+0x6c>)
  401402:	4298      	cmp	r0, r3
  401404:	d918      	bls.n	401438 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401406:	4b14      	ldr	r3, [pc, #80]	; (401458 <system_init_flash+0x70>)
  401408:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40140a:	bf94      	ite	ls
  40140c:	4a13      	ldrls	r2, [pc, #76]	; (40145c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40140e:	4a14      	ldrhi	r2, [pc, #80]	; (401460 <system_init_flash+0x78>)
  401410:	4b14      	ldr	r3, [pc, #80]	; (401464 <system_init_flash+0x7c>)
  401412:	601a      	str	r2, [r3, #0]
  401414:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401416:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40141a:	4b12      	ldr	r3, [pc, #72]	; (401464 <system_init_flash+0x7c>)
  40141c:	601a      	str	r2, [r3, #0]
  40141e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401420:	4a11      	ldr	r2, [pc, #68]	; (401468 <system_init_flash+0x80>)
  401422:	4b10      	ldr	r3, [pc, #64]	; (401464 <system_init_flash+0x7c>)
  401424:	601a      	str	r2, [r3, #0]
  401426:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401428:	4a10      	ldr	r2, [pc, #64]	; (40146c <system_init_flash+0x84>)
  40142a:	4b0e      	ldr	r3, [pc, #56]	; (401464 <system_init_flash+0x7c>)
  40142c:	601a      	str	r2, [r3, #0]
  40142e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401430:	4a0f      	ldr	r2, [pc, #60]	; (401470 <system_init_flash+0x88>)
  401432:	4b0c      	ldr	r3, [pc, #48]	; (401464 <system_init_flash+0x7c>)
  401434:	601a      	str	r2, [r3, #0]
  401436:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401438:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40143c:	4b09      	ldr	r3, [pc, #36]	; (401464 <system_init_flash+0x7c>)
  40143e:	601a      	str	r2, [r3, #0]
  401440:	4770      	bx	lr
  401442:	bf00      	nop
  401444:	015ef3bf 	.word	0x015ef3bf
  401448:	02bde77f 	.word	0x02bde77f
  40144c:	041cdb3f 	.word	0x041cdb3f
  401450:	057bceff 	.word	0x057bceff
  401454:	06dac2bf 	.word	0x06dac2bf
  401458:	0839b67f 	.word	0x0839b67f
  40145c:	04000500 	.word	0x04000500
  401460:	04000600 	.word	0x04000600
  401464:	400e0c00 	.word	0x400e0c00
  401468:	04000100 	.word	0x04000100
  40146c:	04000200 	.word	0x04000200
  401470:	04000300 	.word	0x04000300

00401474 <but1_callback>:
	flag_tc_led3 = 1;
}
/* Callbacks */

void but1_callback(void){
	but1_flag=1;
  401474:	2201      	movs	r2, #1
  401476:	4b01      	ldr	r3, [pc, #4]	; (40147c <but1_callback+0x8>)
  401478:	701a      	strb	r2, [r3, #0]
  40147a:	4770      	bx	lr
  40147c:	204006ec 	.word	0x204006ec

00401480 <but2_callback>:
}

void but2_callback(void){
	but2_flag=1;
  401480:	2201      	movs	r2, #1
  401482:	4b01      	ldr	r3, [pc, #4]	; (401488 <but2_callback+0x8>)
  401484:	701a      	strb	r2, [r3, #0]
  401486:	4770      	bx	lr
  401488:	204006ee 	.word	0x204006ee

0040148c <but3_callback>:
}

void but3_callback(void){
	but3_flag=1;
  40148c:	2201      	movs	r2, #1
  40148e:	4b01      	ldr	r3, [pc, #4]	; (401494 <but3_callback+0x8>)
  401490:	701a      	strb	r2, [r3, #0]
  401492:	4770      	bx	lr
  401494:	204006ed 	.word	0x204006ed

00401498 <pisca_led>:
void pisca_led(Pio *p_pio, uint32_t mask,int n, int t){
  401498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40149c:	b083      	sub	sp, #12
	for (int i=0;i<n;i++){
  40149e:	f1b2 0800 	subs.w	r8, r2, #0
  4014a2:	dd35      	ble.n	401510 <pisca_led+0x78>
  4014a4:	461f      	mov	r7, r3
  4014a6:	460d      	mov	r5, r1
  4014a8:	9001      	str	r0, [sp, #4]
		delay_ms(t);
  4014aa:	ea4f 7be3 	mov.w	fp, r3, asr #31
  4014ae:	4b1a      	ldr	r3, [pc, #104]	; (401518 <pisca_led+0x80>)
  4014b0:	fba7 0103 	umull	r0, r1, r7, r3
  4014b4:	fb03 110b 	mla	r1, r3, fp, r1
  4014b8:	f241 722c 	movw	r2, #5932	; 0x172c
  4014bc:	2300      	movs	r3, #0
  4014be:	f241 7a2b 	movw	sl, #5931	; 0x172b
  4014c2:	f04f 0b00 	mov.w	fp, #0
  4014c6:	eb10 000a 	adds.w	r0, r0, sl
  4014ca:	eb41 010b 	adc.w	r1, r1, fp
  4014ce:	4c13      	ldr	r4, [pc, #76]	; (40151c <pisca_led+0x84>)
  4014d0:	47a0      	blx	r4
  4014d2:	4683      	mov	fp, r0
  4014d4:	2400      	movs	r4, #0
		pio_clear(p_pio, mask);
  4014d6:	f8df a04c 	ldr.w	sl, [pc, #76]	; 401524 <pisca_led+0x8c>
		delay_ms(t);
  4014da:	4e11      	ldr	r6, [pc, #68]	; (401520 <pisca_led+0x88>)
		pio_set(p_pio, mask);
  4014dc:	f8df 9048 	ldr.w	r9, [pc, #72]	; 401528 <pisca_led+0x90>
  4014e0:	e009      	b.n	4014f6 <pisca_led+0x5e>
		delay_ms(t);
  4014e2:	2033      	movs	r0, #51	; 0x33
  4014e4:	47b0      	blx	r6
		pio_set(p_pio, mask);
  4014e6:	4629      	mov	r1, r5
  4014e8:	9801      	ldr	r0, [sp, #4]
  4014ea:	47c8      	blx	r9
		delay_ms(t);
  4014ec:	2033      	movs	r0, #51	; 0x33
  4014ee:	47b0      	blx	r6
	for (int i=0;i<n;i++){
  4014f0:	3401      	adds	r4, #1
  4014f2:	45a0      	cmp	r8, r4
  4014f4:	d00c      	beq.n	401510 <pisca_led+0x78>
		pio_clear(p_pio, mask);
  4014f6:	4629      	mov	r1, r5
  4014f8:	9801      	ldr	r0, [sp, #4]
  4014fa:	47d0      	blx	sl
		delay_ms(t);
  4014fc:	2f00      	cmp	r7, #0
  4014fe:	d0f0      	beq.n	4014e2 <pisca_led+0x4a>
  401500:	4658      	mov	r0, fp
  401502:	47b0      	blx	r6
		pio_set(p_pio, mask);
  401504:	4629      	mov	r1, r5
  401506:	9801      	ldr	r0, [sp, #4]
  401508:	47c8      	blx	r9
		delay_ms(t);
  40150a:	4658      	mov	r0, fp
  40150c:	47b0      	blx	r6
  40150e:	e7ef      	b.n	4014f0 <pisca_led+0x58>
}
  401510:	b003      	add	sp, #12
  401512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401516:	bf00      	nop
  401518:	11e1a300 	.word	0x11e1a300
  40151c:	00401891 	.word	0x00401891
  401520:	20400001 	.word	0x20400001
  401524:	00400af1 	.word	0x00400af1
  401528:	00400aed 	.word	0x00400aed

0040152c <RTT_Handler>:
{
  40152c:	b510      	push	{r4, lr}
	ul_status = rtt_get_status(RTT);
  40152e:	4809      	ldr	r0, [pc, #36]	; (401554 <RTT_Handler+0x28>)
  401530:	4b09      	ldr	r3, [pc, #36]	; (401558 <RTT_Handler+0x2c>)
  401532:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  401534:	f010 0f01 	tst.w	r0, #1
  401538:	d100      	bne.n	40153c <RTT_Handler+0x10>
  40153a:	bd10      	pop	{r4, pc}
		pisca_led(LED2_PIO,LED2_PIO_IDX_MASK, 1, 10);    // BLINK Led
  40153c:	230a      	movs	r3, #10
  40153e:	2201      	movs	r2, #1
  401540:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401544:	4805      	ldr	r0, [pc, #20]	; (40155c <RTT_Handler+0x30>)
  401546:	4c06      	ldr	r4, [pc, #24]	; (401560 <RTT_Handler+0x34>)
  401548:	47a0      	blx	r4
		flag_rtt_led2 = true;                  // flag RTT alarme
  40154a:	2201      	movs	r2, #1
  40154c:	4b05      	ldr	r3, [pc, #20]	; (401564 <RTT_Handler+0x38>)
  40154e:	701a      	strb	r2, [r3, #0]
}
  401550:	e7f3      	b.n	40153a <RTT_Handler+0xe>
  401552:	bf00      	nop
  401554:	400e1830 	.word	0x400e1830
  401558:	004001ad 	.word	0x004001ad
  40155c:	400e1200 	.word	0x400e1200
  401560:	00401499 	.word	0x00401499
  401564:	204006e8 	.word	0x204006e8

00401568 <TC1_Handler>:
void TC1_Handler(void){
  401568:	b500      	push	{lr}
  40156a:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0,1);
  40156c:	2101      	movs	r1, #1
  40156e:	4805      	ldr	r0, [pc, #20]	; (401584 <TC1_Handler+0x1c>)
  401570:	4b05      	ldr	r3, [pc, #20]	; (401588 <TC1_Handler+0x20>)
  401572:	4798      	blx	r3
  401574:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  401576:	9b01      	ldr	r3, [sp, #4]
	flag_tc_led1 = 1;
  401578:	2201      	movs	r2, #1
  40157a:	4b04      	ldr	r3, [pc, #16]	; (40158c <TC1_Handler+0x24>)
  40157c:	701a      	strb	r2, [r3, #0]
}
  40157e:	b003      	add	sp, #12
  401580:	f85d fb04 	ldr.w	pc, [sp], #4
  401584:	4000c000 	.word	0x4000c000
  401588:	0040032d 	.word	0x0040032d
  40158c:	204006e9 	.word	0x204006e9

00401590 <TC2_Handler>:
void TC2_Handler(void){
  401590:	b500      	push	{lr}
  401592:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC1,9);
  401594:	2109      	movs	r1, #9
  401596:	4805      	ldr	r0, [pc, #20]	; (4015ac <TC2_Handler+0x1c>)
  401598:	4b05      	ldr	r3, [pc, #20]	; (4015b0 <TC2_Handler+0x20>)
  40159a:	4798      	blx	r3
  40159c:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  40159e:	9b01      	ldr	r3, [sp, #4]
	flag_tc_led2 = 1;
  4015a0:	2201      	movs	r2, #1
  4015a2:	4b04      	ldr	r3, [pc, #16]	; (4015b4 <TC2_Handler+0x24>)
  4015a4:	701a      	strb	r2, [r3, #0]
}
  4015a6:	b003      	add	sp, #12
  4015a8:	f85d fb04 	ldr.w	pc, [sp], #4
  4015ac:	40010000 	.word	0x40010000
  4015b0:	0040032d 	.word	0x0040032d
  4015b4:	204006ea 	.word	0x204006ea

004015b8 <TC3_Handler>:
void TC3_Handler(void){
  4015b8:	b500      	push	{lr}
  4015ba:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC2,8);
  4015bc:	2108      	movs	r1, #8
  4015be:	4805      	ldr	r0, [pc, #20]	; (4015d4 <TC3_Handler+0x1c>)
  4015c0:	4b05      	ldr	r3, [pc, #20]	; (4015d8 <TC3_Handler+0x20>)
  4015c2:	4798      	blx	r3
  4015c4:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  4015c6:	9b01      	ldr	r3, [sp, #4]
	flag_tc_led3 = 1;
  4015c8:	2201      	movs	r2, #1
  4015ca:	4b04      	ldr	r3, [pc, #16]	; (4015dc <TC3_Handler+0x24>)
  4015cc:	701a      	strb	r2, [r3, #0]
}
  4015ce:	b003      	add	sp, #12
  4015d0:	f85d fb04 	ldr.w	pc, [sp], #4
  4015d4:	40014000 	.word	0x40014000
  4015d8:	0040032d 	.word	0x0040032d
  4015dc:	204006eb 	.word	0x204006eb

004015e0 <TC_init>:
}
/* INITs*/

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4015e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4015e4:	b085      	sub	sp, #20
  4015e6:	4606      	mov	r6, r0
  4015e8:	460c      	mov	r4, r1
  4015ea:	4617      	mov	r7, r2
  4015ec:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4015ee:	4608      	mov	r0, r1
  4015f0:	4b18      	ldr	r3, [pc, #96]	; (401654 <TC_init+0x74>)
  4015f2:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4015f4:	4d18      	ldr	r5, [pc, #96]	; (401658 <TC_init+0x78>)
  4015f6:	9500      	str	r5, [sp, #0]
  4015f8:	ab02      	add	r3, sp, #8
  4015fa:	aa03      	add	r2, sp, #12
  4015fc:	4629      	mov	r1, r5
  4015fe:	4640      	mov	r0, r8
  401600:	f8df 906c 	ldr.w	r9, [pc, #108]	; 401670 <TC_init+0x90>
  401604:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401606:	9a02      	ldr	r2, [sp, #8]
  401608:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40160c:	4639      	mov	r1, r7
  40160e:	4630      	mov	r0, r6
  401610:	4b12      	ldr	r3, [pc, #72]	; (40165c <TC_init+0x7c>)
  401612:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401614:	9a03      	ldr	r2, [sp, #12]
  401616:	fbb5 f2f2 	udiv	r2, r5, r2
  40161a:	fbb2 f2f8 	udiv	r2, r2, r8
  40161e:	4639      	mov	r1, r7
  401620:	4630      	mov	r0, r6
  401622:	4b0f      	ldr	r3, [pc, #60]	; (401660 <TC_init+0x80>)
  401624:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401626:	b263      	sxtb	r3, r4
  401628:	095b      	lsrs	r3, r3, #5
  40162a:	f004 041f 	and.w	r4, r4, #31
  40162e:	2201      	movs	r2, #1
  401630:	fa02 f404 	lsl.w	r4, r2, r4
  401634:	4a0b      	ldr	r2, [pc, #44]	; (401664 <TC_init+0x84>)
  401636:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40163a:	2210      	movs	r2, #16
  40163c:	4639      	mov	r1, r7
  40163e:	4630      	mov	r0, r6
  401640:	4b09      	ldr	r3, [pc, #36]	; (401668 <TC_init+0x88>)
  401642:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  401644:	4639      	mov	r1, r7
  401646:	4630      	mov	r0, r6
  401648:	4b08      	ldr	r3, [pc, #32]	; (40166c <TC_init+0x8c>)
  40164a:	4798      	blx	r3
}
  40164c:	b005      	add	sp, #20
  40164e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401652:	bf00      	nop
  401654:	00400ef9 	.word	0x00400ef9
  401658:	11e1a300 	.word	0x11e1a300
  40165c:	004002fb 	.word	0x004002fb
  401660:	0040031d 	.word	0x0040031d
  401664:	e000e100 	.word	0xe000e100
  401668:	00400325 	.word	0x00400325
  40166c:	00400315 	.word	0x00400315
  401670:	00400335 	.word	0x00400335

00401674 <init>:
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
}

void init(void){
  401674:	b5f0      	push	{r4, r5, r6, r7, lr}
  401676:	b083      	sub	sp, #12
	// Ativa o PIO na qual o LED foi conectado
	// para que possamos controlar o LED.
	pmc_enable_periph_clk(LED1_PIO_ID);
  401678:	200a      	movs	r0, #10
  40167a:	4d39      	ldr	r5, [pc, #228]	; (401760 <init+0xec>)
  40167c:	47a8      	blx	r5
	pmc_enable_periph_clk(LED2_PIO_ID);
  40167e:	200c      	movs	r0, #12
  401680:	47a8      	blx	r5
	pmc_enable_periph_clk(LED3_PIO_ID);
  401682:	200b      	movs	r0, #11
  401684:	47a8      	blx	r5
	
	pio_configure(LED1_PIO, PIO_OUTPUT_1, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  401686:	4e37      	ldr	r6, [pc, #220]	; (401764 <init+0xf0>)
  401688:	2300      	movs	r3, #0
  40168a:	2201      	movs	r2, #1
  40168c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401690:	4630      	mov	r0, r6
  401692:	4c35      	ldr	r4, [pc, #212]	; (401768 <init+0xf4>)
  401694:	47a0      	blx	r4
	pio_configure(LED2_PIO, PIO_OUTPUT_1, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  401696:	4f35      	ldr	r7, [pc, #212]	; (40176c <init+0xf8>)
  401698:	2300      	movs	r3, #0
  40169a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40169e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4016a2:	4638      	mov	r0, r7
  4016a4:	47a0      	blx	r4
	pio_configure(LED3_PIO, PIO_OUTPUT_1, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  4016a6:	2300      	movs	r3, #0
  4016a8:	2204      	movs	r2, #4
  4016aa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4016ae:	4830      	ldr	r0, [pc, #192]	; (401770 <init+0xfc>)
  4016b0:	47a0      	blx	r4
		
	// Inicializa PIO do botao
	pmc_enable_periph_clk(BUT1_PIO_ID);
  4016b2:	2010      	movs	r0, #16
  4016b4:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT2_PIO_ID);
  4016b6:	200c      	movs	r0, #12
  4016b8:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT3_PIO_ID);
  4016ba:	200a      	movs	r0, #10
  4016bc:	47a8      	blx	r5
	
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP);
  4016be:	4d2d      	ldr	r5, [pc, #180]	; (401774 <init+0x100>)
  4016c0:	2301      	movs	r3, #1
  4016c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016c6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016ca:	4628      	mov	r0, r5
  4016cc:	47a0      	blx	r4
	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK, PIO_PULLUP);
  4016ce:	2301      	movs	r3, #1
  4016d0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4016d4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016d8:	4638      	mov	r0, r7
  4016da:	47a0      	blx	r4
	pio_configure(BUT3_PIO, PIO_INPUT, BUT3_PIO_IDX_MASK, PIO_PULLUP);
  4016dc:	2301      	movs	r3, #1
  4016de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016e2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016e6:	4630      	mov	r0, r6
  4016e8:	47a0      	blx	r4
	
	pio_handler_set(BUT1_PIO,
  4016ea:	4b23      	ldr	r3, [pc, #140]	; (401778 <init+0x104>)
  4016ec:	9300      	str	r3, [sp, #0]
  4016ee:	2370      	movs	r3, #112	; 0x70
  4016f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016f4:	2110      	movs	r1, #16
  4016f6:	4628      	mov	r0, r5
  4016f8:	4c20      	ldr	r4, [pc, #128]	; (40177c <init+0x108>)
  4016fa:	47a0      	blx	r4
	BUT1_PIO_ID,
	BUT1_PIO_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but1_callback);
	
	pio_handler_set(BUT2_PIO,
  4016fc:	4b20      	ldr	r3, [pc, #128]	; (401780 <init+0x10c>)
  4016fe:	9300      	str	r3, [sp, #0]
  401700:	2350      	movs	r3, #80	; 0x50
  401702:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401706:	210c      	movs	r1, #12
  401708:	4638      	mov	r0, r7
  40170a:	47a0      	blx	r4
	BUT2_PIO_ID,
	BUT2_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but2_callback);
	
	pio_handler_set(BUT3_PIO,
  40170c:	4b1d      	ldr	r3, [pc, #116]	; (401784 <init+0x110>)
  40170e:	9300      	str	r3, [sp, #0]
  401710:	2370      	movs	r3, #112	; 0x70
  401712:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401716:	210a      	movs	r1, #10
  401718:	4630      	mov	r0, r6
  40171a:	47a0      	blx	r4
  40171c:	4b1a      	ldr	r3, [pc, #104]	; (401788 <init+0x114>)
  40171e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401722:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401724:	2280      	movs	r2, #128	; 0x80
  401726:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40172a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40172e:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401730:	22c0      	movs	r2, #192	; 0xc0
  401732:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401736:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40173a:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40173c:	22a0      	movs	r2, #160	; 0xa0
  40173e:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_SetPriority(BUT2_PIO_ID, 6);
	
	NVIC_EnableIRQ(BUT3_PIO_ID);
	NVIC_SetPriority(BUT3_PIO_ID, 5);
	
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  401742:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401746:	4628      	mov	r0, r5
  401748:	4c10      	ldr	r4, [pc, #64]	; (40178c <init+0x118>)
  40174a:	47a0      	blx	r4
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  40174c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401750:	4638      	mov	r0, r7
  401752:	47a0      	blx	r4
	pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  401754:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401758:	4630      	mov	r0, r6
  40175a:	47a0      	blx	r4
}
  40175c:	b003      	add	sp, #12
  40175e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401760:	00400ef9 	.word	0x00400ef9
  401764:	400e0e00 	.word	0x400e0e00
  401768:	00400be5 	.word	0x00400be5
  40176c:	400e1200 	.word	0x400e1200
  401770:	400e1000 	.word	0x400e1000
  401774:	400e1400 	.word	0x400e1400
  401778:	00401475 	.word	0x00401475
  40177c:	00400d05 	.word	0x00400d05
  401780:	00401481 	.word	0x00401481
  401784:	0040148d 	.word	0x0040148d
  401788:	e000e100 	.word	0xe000e100
  40178c:	00400ca7 	.word	0x00400ca7

00401790 <main>:

int main (void)
{
  401790:	b580      	push	{r7, lr}
	board_init();
  401792:	4b2a      	ldr	r3, [pc, #168]	; (40183c <main+0xac>)
  401794:	4798      	blx	r3
	sysclk_init();
  401796:	4b2a      	ldr	r3, [pc, #168]	; (401840 <main+0xb0>)
  401798:	4798      	blx	r3
	delay_init();
	init();
  40179a:	4b2a      	ldr	r3, [pc, #168]	; (401844 <main+0xb4>)
  40179c:	4798      	blx	r3
	
	WDT->WDT_MR=WDT_MR_WDDIS;
  40179e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4017a2:	4b29      	ldr	r3, [pc, #164]	; (401848 <main+0xb8>)
  4017a4:	605a      	str	r2, [r3, #4]
	
	// Inicializar TC
	TC_init(TC1, ID_TC3, 3, 10);
  4017a6:	230a      	movs	r3, #10
  4017a8:	2203      	movs	r2, #3
  4017aa:	211a      	movs	r1, #26
  4017ac:	4827      	ldr	r0, [pc, #156]	; (40184c <main+0xbc>)
  4017ae:	4c28      	ldr	r4, [pc, #160]	; (401850 <main+0xc0>)
  4017b0:	47a0      	blx	r4
	
	TC_init(TC0, ID_TC1, 1, 5);
  4017b2:	2305      	movs	r3, #5
  4017b4:	2201      	movs	r2, #1
  4017b6:	2118      	movs	r1, #24
  4017b8:	4826      	ldr	r0, [pc, #152]	; (401854 <main+0xc4>)
  4017ba:	47a0      	blx	r4
	
	TC_init(TC2, ID_TC8, 8, 1);
  4017bc:	2301      	movs	r3, #1
  4017be:	2208      	movs	r2, #8
  4017c0:	2131      	movs	r1, #49	; 0x31
  4017c2:	4825      	ldr	r0, [pc, #148]	; (401858 <main+0xc8>)
  4017c4:	47a0      	blx	r4
	
	flag_rtt_led2 = true;
  4017c6:	2201      	movs	r2, #1
  4017c8:	4b24      	ldr	r3, [pc, #144]	; (40185c <main+0xcc>)
  4017ca:	701a      	strb	r2, [r3, #0]

  // Init OLED
	gfx_mono_ssd1306_init();
  4017cc:	4b24      	ldr	r3, [pc, #144]	; (401860 <main+0xd0>)
  4017ce:	4798      	blx	r3
  
  // Escreve na tela um circulo e um texto
	gfx_mono_draw_string("mundo", 50,16, &sysfont);
  4017d0:	4b24      	ldr	r3, [pc, #144]	; (401864 <main+0xd4>)
  4017d2:	2210      	movs	r2, #16
  4017d4:	2132      	movs	r1, #50	; 0x32
  4017d6:	4824      	ldr	r0, [pc, #144]	; (401868 <main+0xd8>)
  4017d8:	4c24      	ldr	r4, [pc, #144]	; (40186c <main+0xdc>)
  4017da:	47a0      	blx	r4

  /* Insert application code here, after the board has been initialized. */
	while(1) {
		if(flag_tc_led2){
  4017dc:	4c24      	ldr	r4, [pc, #144]	; (401870 <main+0xe0>)
			pisca_led(LED2_PIO,LED2_PIO_IDX_MASK,1,10);
  4017de:	4e25      	ldr	r6, [pc, #148]	; (401874 <main+0xe4>)
			flag_tc_led2 = 0;
		}
		if(flag_tc_led1){
			pisca_led(LED1_PIO,LED1_PIO_IDX_MASK,1,10);
  4017e0:	4d25      	ldr	r5, [pc, #148]	; (401878 <main+0xe8>)
  4017e2:	e016      	b.n	401812 <main+0x82>
			pisca_led(LED2_PIO,LED2_PIO_IDX_MASK,1,10);
  4017e4:	230a      	movs	r3, #10
  4017e6:	2201      	movs	r2, #1
  4017e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4017ec:	4630      	mov	r0, r6
  4017ee:	4f23      	ldr	r7, [pc, #140]	; (40187c <main+0xec>)
  4017f0:	47b8      	blx	r7
			flag_tc_led2 = 0;
  4017f2:	2300      	movs	r3, #0
  4017f4:	7023      	strb	r3, [r4, #0]
  4017f6:	e00f      	b.n	401818 <main+0x88>
			pisca_led(LED1_PIO,LED1_PIO_IDX_MASK,1,10);
  4017f8:	230a      	movs	r3, #10
  4017fa:	2201      	movs	r2, #1
  4017fc:	4611      	mov	r1, r2
  4017fe:	4628      	mov	r0, r5
  401800:	4f1e      	ldr	r7, [pc, #120]	; (40187c <main+0xec>)
  401802:	47b8      	blx	r7
			flag_tc_led1 = 0;
  401804:	2200      	movs	r2, #0
  401806:	4b1e      	ldr	r3, [pc, #120]	; (401880 <main+0xf0>)
  401808:	701a      	strb	r2, [r3, #0]
  40180a:	e009      	b.n	401820 <main+0x90>
		}
		if(flag_tc_led3){
			pisca_led(LED3_PIO,LED3_PIO_IDX_MASK,1,10);
			flag_tc_led3 = 0;
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40180c:	2002      	movs	r0, #2
  40180e:	4b1d      	ldr	r3, [pc, #116]	; (401884 <main+0xf4>)
  401810:	4798      	blx	r3
		if(flag_tc_led2){
  401812:	7823      	ldrb	r3, [r4, #0]
  401814:	2b00      	cmp	r3, #0
  401816:	d1e5      	bne.n	4017e4 <main+0x54>
		if(flag_tc_led1){
  401818:	4b19      	ldr	r3, [pc, #100]	; (401880 <main+0xf0>)
  40181a:	781b      	ldrb	r3, [r3, #0]
  40181c:	2b00      	cmp	r3, #0
  40181e:	d1eb      	bne.n	4017f8 <main+0x68>
		if(flag_tc_led3){
  401820:	4b19      	ldr	r3, [pc, #100]	; (401888 <main+0xf8>)
  401822:	781b      	ldrb	r3, [r3, #0]
  401824:	2b00      	cmp	r3, #0
  401826:	d0f1      	beq.n	40180c <main+0x7c>
			pisca_led(LED3_PIO,LED3_PIO_IDX_MASK,1,10);
  401828:	230a      	movs	r3, #10
  40182a:	2201      	movs	r2, #1
  40182c:	2104      	movs	r1, #4
  40182e:	4817      	ldr	r0, [pc, #92]	; (40188c <main+0xfc>)
  401830:	4f12      	ldr	r7, [pc, #72]	; (40187c <main+0xec>)
  401832:	47b8      	blx	r7
			flag_tc_led3 = 0;
  401834:	2200      	movs	r2, #0
  401836:	4b14      	ldr	r3, [pc, #80]	; (401888 <main+0xf8>)
  401838:	701a      	strb	r2, [r3, #0]
  40183a:	e7e7      	b.n	40180c <main+0x7c>
  40183c:	004009ad 	.word	0x004009ad
  401840:	0040093d 	.word	0x0040093d
  401844:	00401675 	.word	0x00401675
  401848:	400e1850 	.word	0x400e1850
  40184c:	40010000 	.word	0x40010000
  401850:	004015e1 	.word	0x004015e1
  401854:	4000c000 	.word	0x4000c000
  401858:	40014000 	.word	0x40014000
  40185c:	204006e8 	.word	0x204006e8
  401860:	0040061d 	.word	0x0040061d
  401864:	2040000c 	.word	0x2040000c
  401868:	00402758 	.word	0x00402758
  40186c:	00400585 	.word	0x00400585
  401870:	204006ea 	.word	0x204006ea
  401874:	400e1200 	.word	0x400e1200
  401878:	400e0e00 	.word	0x400e0e00
  40187c:	00401499 	.word	0x00401499
  401880:	204006e9 	.word	0x204006e9
  401884:	00400f9d 	.word	0x00400f9d
  401888:	204006eb 	.word	0x204006eb
  40188c:	400e1000 	.word	0x400e1000

00401890 <__aeabi_uldivmod>:
  401890:	b953      	cbnz	r3, 4018a8 <__aeabi_uldivmod+0x18>
  401892:	b94a      	cbnz	r2, 4018a8 <__aeabi_uldivmod+0x18>
  401894:	2900      	cmp	r1, #0
  401896:	bf08      	it	eq
  401898:	2800      	cmpeq	r0, #0
  40189a:	bf1c      	itt	ne
  40189c:	f04f 31ff 	movne.w	r1, #4294967295
  4018a0:	f04f 30ff 	movne.w	r0, #4294967295
  4018a4:	f000 b97a 	b.w	401b9c <__aeabi_idiv0>
  4018a8:	f1ad 0c08 	sub.w	ip, sp, #8
  4018ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4018b0:	f000 f806 	bl	4018c0 <__udivmoddi4>
  4018b4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4018b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4018bc:	b004      	add	sp, #16
  4018be:	4770      	bx	lr

004018c0 <__udivmoddi4>:
  4018c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4018c4:	468c      	mov	ip, r1
  4018c6:	460d      	mov	r5, r1
  4018c8:	4604      	mov	r4, r0
  4018ca:	9e08      	ldr	r6, [sp, #32]
  4018cc:	2b00      	cmp	r3, #0
  4018ce:	d151      	bne.n	401974 <__udivmoddi4+0xb4>
  4018d0:	428a      	cmp	r2, r1
  4018d2:	4617      	mov	r7, r2
  4018d4:	d96d      	bls.n	4019b2 <__udivmoddi4+0xf2>
  4018d6:	fab2 fe82 	clz	lr, r2
  4018da:	f1be 0f00 	cmp.w	lr, #0
  4018de:	d00b      	beq.n	4018f8 <__udivmoddi4+0x38>
  4018e0:	f1ce 0c20 	rsb	ip, lr, #32
  4018e4:	fa01 f50e 	lsl.w	r5, r1, lr
  4018e8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4018ec:	fa02 f70e 	lsl.w	r7, r2, lr
  4018f0:	ea4c 0c05 	orr.w	ip, ip, r5
  4018f4:	fa00 f40e 	lsl.w	r4, r0, lr
  4018f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4018fc:	0c25      	lsrs	r5, r4, #16
  4018fe:	fbbc f8fa 	udiv	r8, ip, sl
  401902:	fa1f f987 	uxth.w	r9, r7
  401906:	fb0a cc18 	mls	ip, sl, r8, ip
  40190a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40190e:	fb08 f309 	mul.w	r3, r8, r9
  401912:	42ab      	cmp	r3, r5
  401914:	d90a      	bls.n	40192c <__udivmoddi4+0x6c>
  401916:	19ed      	adds	r5, r5, r7
  401918:	f108 32ff 	add.w	r2, r8, #4294967295
  40191c:	f080 8123 	bcs.w	401b66 <__udivmoddi4+0x2a6>
  401920:	42ab      	cmp	r3, r5
  401922:	f240 8120 	bls.w	401b66 <__udivmoddi4+0x2a6>
  401926:	f1a8 0802 	sub.w	r8, r8, #2
  40192a:	443d      	add	r5, r7
  40192c:	1aed      	subs	r5, r5, r3
  40192e:	b2a4      	uxth	r4, r4
  401930:	fbb5 f0fa 	udiv	r0, r5, sl
  401934:	fb0a 5510 	mls	r5, sl, r0, r5
  401938:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40193c:	fb00 f909 	mul.w	r9, r0, r9
  401940:	45a1      	cmp	r9, r4
  401942:	d909      	bls.n	401958 <__udivmoddi4+0x98>
  401944:	19e4      	adds	r4, r4, r7
  401946:	f100 33ff 	add.w	r3, r0, #4294967295
  40194a:	f080 810a 	bcs.w	401b62 <__udivmoddi4+0x2a2>
  40194e:	45a1      	cmp	r9, r4
  401950:	f240 8107 	bls.w	401b62 <__udivmoddi4+0x2a2>
  401954:	3802      	subs	r0, #2
  401956:	443c      	add	r4, r7
  401958:	eba4 0409 	sub.w	r4, r4, r9
  40195c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401960:	2100      	movs	r1, #0
  401962:	2e00      	cmp	r6, #0
  401964:	d061      	beq.n	401a2a <__udivmoddi4+0x16a>
  401966:	fa24 f40e 	lsr.w	r4, r4, lr
  40196a:	2300      	movs	r3, #0
  40196c:	6034      	str	r4, [r6, #0]
  40196e:	6073      	str	r3, [r6, #4]
  401970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401974:	428b      	cmp	r3, r1
  401976:	d907      	bls.n	401988 <__udivmoddi4+0xc8>
  401978:	2e00      	cmp	r6, #0
  40197a:	d054      	beq.n	401a26 <__udivmoddi4+0x166>
  40197c:	2100      	movs	r1, #0
  40197e:	e886 0021 	stmia.w	r6, {r0, r5}
  401982:	4608      	mov	r0, r1
  401984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401988:	fab3 f183 	clz	r1, r3
  40198c:	2900      	cmp	r1, #0
  40198e:	f040 808e 	bne.w	401aae <__udivmoddi4+0x1ee>
  401992:	42ab      	cmp	r3, r5
  401994:	d302      	bcc.n	40199c <__udivmoddi4+0xdc>
  401996:	4282      	cmp	r2, r0
  401998:	f200 80fa 	bhi.w	401b90 <__udivmoddi4+0x2d0>
  40199c:	1a84      	subs	r4, r0, r2
  40199e:	eb65 0503 	sbc.w	r5, r5, r3
  4019a2:	2001      	movs	r0, #1
  4019a4:	46ac      	mov	ip, r5
  4019a6:	2e00      	cmp	r6, #0
  4019a8:	d03f      	beq.n	401a2a <__udivmoddi4+0x16a>
  4019aa:	e886 1010 	stmia.w	r6, {r4, ip}
  4019ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4019b2:	b912      	cbnz	r2, 4019ba <__udivmoddi4+0xfa>
  4019b4:	2701      	movs	r7, #1
  4019b6:	fbb7 f7f2 	udiv	r7, r7, r2
  4019ba:	fab7 fe87 	clz	lr, r7
  4019be:	f1be 0f00 	cmp.w	lr, #0
  4019c2:	d134      	bne.n	401a2e <__udivmoddi4+0x16e>
  4019c4:	1beb      	subs	r3, r5, r7
  4019c6:	0c3a      	lsrs	r2, r7, #16
  4019c8:	fa1f fc87 	uxth.w	ip, r7
  4019cc:	2101      	movs	r1, #1
  4019ce:	fbb3 f8f2 	udiv	r8, r3, r2
  4019d2:	0c25      	lsrs	r5, r4, #16
  4019d4:	fb02 3318 	mls	r3, r2, r8, r3
  4019d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4019dc:	fb0c f308 	mul.w	r3, ip, r8
  4019e0:	42ab      	cmp	r3, r5
  4019e2:	d907      	bls.n	4019f4 <__udivmoddi4+0x134>
  4019e4:	19ed      	adds	r5, r5, r7
  4019e6:	f108 30ff 	add.w	r0, r8, #4294967295
  4019ea:	d202      	bcs.n	4019f2 <__udivmoddi4+0x132>
  4019ec:	42ab      	cmp	r3, r5
  4019ee:	f200 80d1 	bhi.w	401b94 <__udivmoddi4+0x2d4>
  4019f2:	4680      	mov	r8, r0
  4019f4:	1aed      	subs	r5, r5, r3
  4019f6:	b2a3      	uxth	r3, r4
  4019f8:	fbb5 f0f2 	udiv	r0, r5, r2
  4019fc:	fb02 5510 	mls	r5, r2, r0, r5
  401a00:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401a04:	fb0c fc00 	mul.w	ip, ip, r0
  401a08:	45a4      	cmp	ip, r4
  401a0a:	d907      	bls.n	401a1c <__udivmoddi4+0x15c>
  401a0c:	19e4      	adds	r4, r4, r7
  401a0e:	f100 33ff 	add.w	r3, r0, #4294967295
  401a12:	d202      	bcs.n	401a1a <__udivmoddi4+0x15a>
  401a14:	45a4      	cmp	ip, r4
  401a16:	f200 80b8 	bhi.w	401b8a <__udivmoddi4+0x2ca>
  401a1a:	4618      	mov	r0, r3
  401a1c:	eba4 040c 	sub.w	r4, r4, ip
  401a20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401a24:	e79d      	b.n	401962 <__udivmoddi4+0xa2>
  401a26:	4631      	mov	r1, r6
  401a28:	4630      	mov	r0, r6
  401a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401a2e:	f1ce 0420 	rsb	r4, lr, #32
  401a32:	fa05 f30e 	lsl.w	r3, r5, lr
  401a36:	fa07 f70e 	lsl.w	r7, r7, lr
  401a3a:	fa20 f804 	lsr.w	r8, r0, r4
  401a3e:	0c3a      	lsrs	r2, r7, #16
  401a40:	fa25 f404 	lsr.w	r4, r5, r4
  401a44:	ea48 0803 	orr.w	r8, r8, r3
  401a48:	fbb4 f1f2 	udiv	r1, r4, r2
  401a4c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401a50:	fb02 4411 	mls	r4, r2, r1, r4
  401a54:	fa1f fc87 	uxth.w	ip, r7
  401a58:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401a5c:	fb01 f30c 	mul.w	r3, r1, ip
  401a60:	42ab      	cmp	r3, r5
  401a62:	fa00 f40e 	lsl.w	r4, r0, lr
  401a66:	d909      	bls.n	401a7c <__udivmoddi4+0x1bc>
  401a68:	19ed      	adds	r5, r5, r7
  401a6a:	f101 30ff 	add.w	r0, r1, #4294967295
  401a6e:	f080 808a 	bcs.w	401b86 <__udivmoddi4+0x2c6>
  401a72:	42ab      	cmp	r3, r5
  401a74:	f240 8087 	bls.w	401b86 <__udivmoddi4+0x2c6>
  401a78:	3902      	subs	r1, #2
  401a7a:	443d      	add	r5, r7
  401a7c:	1aeb      	subs	r3, r5, r3
  401a7e:	fa1f f588 	uxth.w	r5, r8
  401a82:	fbb3 f0f2 	udiv	r0, r3, r2
  401a86:	fb02 3310 	mls	r3, r2, r0, r3
  401a8a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401a8e:	fb00 f30c 	mul.w	r3, r0, ip
  401a92:	42ab      	cmp	r3, r5
  401a94:	d907      	bls.n	401aa6 <__udivmoddi4+0x1e6>
  401a96:	19ed      	adds	r5, r5, r7
  401a98:	f100 38ff 	add.w	r8, r0, #4294967295
  401a9c:	d26f      	bcs.n	401b7e <__udivmoddi4+0x2be>
  401a9e:	42ab      	cmp	r3, r5
  401aa0:	d96d      	bls.n	401b7e <__udivmoddi4+0x2be>
  401aa2:	3802      	subs	r0, #2
  401aa4:	443d      	add	r5, r7
  401aa6:	1aeb      	subs	r3, r5, r3
  401aa8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401aac:	e78f      	b.n	4019ce <__udivmoddi4+0x10e>
  401aae:	f1c1 0720 	rsb	r7, r1, #32
  401ab2:	fa22 f807 	lsr.w	r8, r2, r7
  401ab6:	408b      	lsls	r3, r1
  401ab8:	fa05 f401 	lsl.w	r4, r5, r1
  401abc:	ea48 0303 	orr.w	r3, r8, r3
  401ac0:	fa20 fe07 	lsr.w	lr, r0, r7
  401ac4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401ac8:	40fd      	lsrs	r5, r7
  401aca:	ea4e 0e04 	orr.w	lr, lr, r4
  401ace:	fbb5 f9fc 	udiv	r9, r5, ip
  401ad2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401ad6:	fb0c 5519 	mls	r5, ip, r9, r5
  401ada:	fa1f f883 	uxth.w	r8, r3
  401ade:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401ae2:	fb09 f408 	mul.w	r4, r9, r8
  401ae6:	42ac      	cmp	r4, r5
  401ae8:	fa02 f201 	lsl.w	r2, r2, r1
  401aec:	fa00 fa01 	lsl.w	sl, r0, r1
  401af0:	d908      	bls.n	401b04 <__udivmoddi4+0x244>
  401af2:	18ed      	adds	r5, r5, r3
  401af4:	f109 30ff 	add.w	r0, r9, #4294967295
  401af8:	d243      	bcs.n	401b82 <__udivmoddi4+0x2c2>
  401afa:	42ac      	cmp	r4, r5
  401afc:	d941      	bls.n	401b82 <__udivmoddi4+0x2c2>
  401afe:	f1a9 0902 	sub.w	r9, r9, #2
  401b02:	441d      	add	r5, r3
  401b04:	1b2d      	subs	r5, r5, r4
  401b06:	fa1f fe8e 	uxth.w	lr, lr
  401b0a:	fbb5 f0fc 	udiv	r0, r5, ip
  401b0e:	fb0c 5510 	mls	r5, ip, r0, r5
  401b12:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401b16:	fb00 f808 	mul.w	r8, r0, r8
  401b1a:	45a0      	cmp	r8, r4
  401b1c:	d907      	bls.n	401b2e <__udivmoddi4+0x26e>
  401b1e:	18e4      	adds	r4, r4, r3
  401b20:	f100 35ff 	add.w	r5, r0, #4294967295
  401b24:	d229      	bcs.n	401b7a <__udivmoddi4+0x2ba>
  401b26:	45a0      	cmp	r8, r4
  401b28:	d927      	bls.n	401b7a <__udivmoddi4+0x2ba>
  401b2a:	3802      	subs	r0, #2
  401b2c:	441c      	add	r4, r3
  401b2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401b32:	eba4 0408 	sub.w	r4, r4, r8
  401b36:	fba0 8902 	umull	r8, r9, r0, r2
  401b3a:	454c      	cmp	r4, r9
  401b3c:	46c6      	mov	lr, r8
  401b3e:	464d      	mov	r5, r9
  401b40:	d315      	bcc.n	401b6e <__udivmoddi4+0x2ae>
  401b42:	d012      	beq.n	401b6a <__udivmoddi4+0x2aa>
  401b44:	b156      	cbz	r6, 401b5c <__udivmoddi4+0x29c>
  401b46:	ebba 030e 	subs.w	r3, sl, lr
  401b4a:	eb64 0405 	sbc.w	r4, r4, r5
  401b4e:	fa04 f707 	lsl.w	r7, r4, r7
  401b52:	40cb      	lsrs	r3, r1
  401b54:	431f      	orrs	r7, r3
  401b56:	40cc      	lsrs	r4, r1
  401b58:	6037      	str	r7, [r6, #0]
  401b5a:	6074      	str	r4, [r6, #4]
  401b5c:	2100      	movs	r1, #0
  401b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b62:	4618      	mov	r0, r3
  401b64:	e6f8      	b.n	401958 <__udivmoddi4+0x98>
  401b66:	4690      	mov	r8, r2
  401b68:	e6e0      	b.n	40192c <__udivmoddi4+0x6c>
  401b6a:	45c2      	cmp	sl, r8
  401b6c:	d2ea      	bcs.n	401b44 <__udivmoddi4+0x284>
  401b6e:	ebb8 0e02 	subs.w	lr, r8, r2
  401b72:	eb69 0503 	sbc.w	r5, r9, r3
  401b76:	3801      	subs	r0, #1
  401b78:	e7e4      	b.n	401b44 <__udivmoddi4+0x284>
  401b7a:	4628      	mov	r0, r5
  401b7c:	e7d7      	b.n	401b2e <__udivmoddi4+0x26e>
  401b7e:	4640      	mov	r0, r8
  401b80:	e791      	b.n	401aa6 <__udivmoddi4+0x1e6>
  401b82:	4681      	mov	r9, r0
  401b84:	e7be      	b.n	401b04 <__udivmoddi4+0x244>
  401b86:	4601      	mov	r1, r0
  401b88:	e778      	b.n	401a7c <__udivmoddi4+0x1bc>
  401b8a:	3802      	subs	r0, #2
  401b8c:	443c      	add	r4, r7
  401b8e:	e745      	b.n	401a1c <__udivmoddi4+0x15c>
  401b90:	4608      	mov	r0, r1
  401b92:	e708      	b.n	4019a6 <__udivmoddi4+0xe6>
  401b94:	f1a8 0802 	sub.w	r8, r8, #2
  401b98:	443d      	add	r5, r7
  401b9a:	e72b      	b.n	4019f4 <__udivmoddi4+0x134>

00401b9c <__aeabi_idiv0>:
  401b9c:	4770      	bx	lr
  401b9e:	bf00      	nop

00401ba0 <__libc_init_array>:
  401ba0:	b570      	push	{r4, r5, r6, lr}
  401ba2:	4e0f      	ldr	r6, [pc, #60]	; (401be0 <__libc_init_array+0x40>)
  401ba4:	4d0f      	ldr	r5, [pc, #60]	; (401be4 <__libc_init_array+0x44>)
  401ba6:	1b76      	subs	r6, r6, r5
  401ba8:	10b6      	asrs	r6, r6, #2
  401baa:	bf18      	it	ne
  401bac:	2400      	movne	r4, #0
  401bae:	d005      	beq.n	401bbc <__libc_init_array+0x1c>
  401bb0:	3401      	adds	r4, #1
  401bb2:	f855 3b04 	ldr.w	r3, [r5], #4
  401bb6:	4798      	blx	r3
  401bb8:	42a6      	cmp	r6, r4
  401bba:	d1f9      	bne.n	401bb0 <__libc_init_array+0x10>
  401bbc:	4e0a      	ldr	r6, [pc, #40]	; (401be8 <__libc_init_array+0x48>)
  401bbe:	4d0b      	ldr	r5, [pc, #44]	; (401bec <__libc_init_array+0x4c>)
  401bc0:	1b76      	subs	r6, r6, r5
  401bc2:	f000 fdcf 	bl	402764 <_init>
  401bc6:	10b6      	asrs	r6, r6, #2
  401bc8:	bf18      	it	ne
  401bca:	2400      	movne	r4, #0
  401bcc:	d006      	beq.n	401bdc <__libc_init_array+0x3c>
  401bce:	3401      	adds	r4, #1
  401bd0:	f855 3b04 	ldr.w	r3, [r5], #4
  401bd4:	4798      	blx	r3
  401bd6:	42a6      	cmp	r6, r4
  401bd8:	d1f9      	bne.n	401bce <__libc_init_array+0x2e>
  401bda:	bd70      	pop	{r4, r5, r6, pc}
  401bdc:	bd70      	pop	{r4, r5, r6, pc}
  401bde:	bf00      	nop
  401be0:	00402770 	.word	0x00402770
  401be4:	00402770 	.word	0x00402770
  401be8:	00402778 	.word	0x00402778
  401bec:	00402770 	.word	0x00402770

00401bf0 <register_fini>:
  401bf0:	4b02      	ldr	r3, [pc, #8]	; (401bfc <register_fini+0xc>)
  401bf2:	b113      	cbz	r3, 401bfa <register_fini+0xa>
  401bf4:	4802      	ldr	r0, [pc, #8]	; (401c00 <register_fini+0x10>)
  401bf6:	f000 b805 	b.w	401c04 <atexit>
  401bfa:	4770      	bx	lr
  401bfc:	00000000 	.word	0x00000000
  401c00:	00401c11 	.word	0x00401c11

00401c04 <atexit>:
  401c04:	2300      	movs	r3, #0
  401c06:	4601      	mov	r1, r0
  401c08:	461a      	mov	r2, r3
  401c0a:	4618      	mov	r0, r3
  401c0c:	f000 b81e 	b.w	401c4c <__register_exitproc>

00401c10 <__libc_fini_array>:
  401c10:	b538      	push	{r3, r4, r5, lr}
  401c12:	4c0a      	ldr	r4, [pc, #40]	; (401c3c <__libc_fini_array+0x2c>)
  401c14:	4d0a      	ldr	r5, [pc, #40]	; (401c40 <__libc_fini_array+0x30>)
  401c16:	1b64      	subs	r4, r4, r5
  401c18:	10a4      	asrs	r4, r4, #2
  401c1a:	d00a      	beq.n	401c32 <__libc_fini_array+0x22>
  401c1c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401c20:	3b01      	subs	r3, #1
  401c22:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401c26:	3c01      	subs	r4, #1
  401c28:	f855 3904 	ldr.w	r3, [r5], #-4
  401c2c:	4798      	blx	r3
  401c2e:	2c00      	cmp	r4, #0
  401c30:	d1f9      	bne.n	401c26 <__libc_fini_array+0x16>
  401c32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401c36:	f000 bd9f 	b.w	402778 <_fini>
  401c3a:	bf00      	nop
  401c3c:	00402788 	.word	0x00402788
  401c40:	00402784 	.word	0x00402784

00401c44 <__retarget_lock_acquire_recursive>:
  401c44:	4770      	bx	lr
  401c46:	bf00      	nop

00401c48 <__retarget_lock_release_recursive>:
  401c48:	4770      	bx	lr
  401c4a:	bf00      	nop

00401c4c <__register_exitproc>:
  401c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401c50:	4d2c      	ldr	r5, [pc, #176]	; (401d04 <__register_exitproc+0xb8>)
  401c52:	4606      	mov	r6, r0
  401c54:	6828      	ldr	r0, [r5, #0]
  401c56:	4698      	mov	r8, r3
  401c58:	460f      	mov	r7, r1
  401c5a:	4691      	mov	r9, r2
  401c5c:	f7ff fff2 	bl	401c44 <__retarget_lock_acquire_recursive>
  401c60:	4b29      	ldr	r3, [pc, #164]	; (401d08 <__register_exitproc+0xbc>)
  401c62:	681c      	ldr	r4, [r3, #0]
  401c64:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401c68:	2b00      	cmp	r3, #0
  401c6a:	d03e      	beq.n	401cea <__register_exitproc+0x9e>
  401c6c:	685a      	ldr	r2, [r3, #4]
  401c6e:	2a1f      	cmp	r2, #31
  401c70:	dc1c      	bgt.n	401cac <__register_exitproc+0x60>
  401c72:	f102 0e01 	add.w	lr, r2, #1
  401c76:	b176      	cbz	r6, 401c96 <__register_exitproc+0x4a>
  401c78:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401c7c:	2401      	movs	r4, #1
  401c7e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401c82:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401c86:	4094      	lsls	r4, r2
  401c88:	4320      	orrs	r0, r4
  401c8a:	2e02      	cmp	r6, #2
  401c8c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401c90:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401c94:	d023      	beq.n	401cde <__register_exitproc+0x92>
  401c96:	3202      	adds	r2, #2
  401c98:	f8c3 e004 	str.w	lr, [r3, #4]
  401c9c:	6828      	ldr	r0, [r5, #0]
  401c9e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401ca2:	f7ff ffd1 	bl	401c48 <__retarget_lock_release_recursive>
  401ca6:	2000      	movs	r0, #0
  401ca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401cac:	4b17      	ldr	r3, [pc, #92]	; (401d0c <__register_exitproc+0xc0>)
  401cae:	b30b      	cbz	r3, 401cf4 <__register_exitproc+0xa8>
  401cb0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401cb4:	f3af 8000 	nop.w
  401cb8:	4603      	mov	r3, r0
  401cba:	b1d8      	cbz	r0, 401cf4 <__register_exitproc+0xa8>
  401cbc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401cc0:	6002      	str	r2, [r0, #0]
  401cc2:	2100      	movs	r1, #0
  401cc4:	6041      	str	r1, [r0, #4]
  401cc6:	460a      	mov	r2, r1
  401cc8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401ccc:	f04f 0e01 	mov.w	lr, #1
  401cd0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401cd4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401cd8:	2e00      	cmp	r6, #0
  401cda:	d0dc      	beq.n	401c96 <__register_exitproc+0x4a>
  401cdc:	e7cc      	b.n	401c78 <__register_exitproc+0x2c>
  401cde:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401ce2:	430c      	orrs	r4, r1
  401ce4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401ce8:	e7d5      	b.n	401c96 <__register_exitproc+0x4a>
  401cea:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401cee:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401cf2:	e7bb      	b.n	401c6c <__register_exitproc+0x20>
  401cf4:	6828      	ldr	r0, [r5, #0]
  401cf6:	f7ff ffa7 	bl	401c48 <__retarget_lock_release_recursive>
  401cfa:	f04f 30ff 	mov.w	r0, #4294967295
  401cfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d02:	bf00      	nop
  401d04:	20400448 	.word	0x20400448
  401d08:	00402760 	.word	0x00402760
  401d0c:	00000000 	.word	0x00000000

00401d10 <sysfont_glyphs>:
	...
  401d30:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  401d40:	00000030 00000000 00000000 006c006c     0...........l.l.
  401d50:	006c006c 00000000 00000000 00000000     l.l.............
	...
  401d68:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  401d78:	00000028 00000000 00000000 003c0010     (.............<.
  401d88:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  401da0:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  401db0:	00000088 00000000 00000000 00900060     ............`...
  401dc0:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  401dd8:	00100010 00000010 00000000 00000000     ................
	...
  401df4:	00100008 00200020 00200020 00200020     .... . . . . . .
  401e04:	00080010 00000000 00000000 00100020     ............ ...
  401e14:	00080008 00080008 00080008 00200010     .............. .
  401e24:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  401e4c:	00100010 00fe0010 00100010 00000010     ................
	...
  401e74:	00300010 00000020 00000000 00000000     ..0. ...........
  401e84:	00000000 007c0000 00000000 00000000     ......|.........
	...
  401ea8:	00300000 00000030 00000000 00000000     ..0.0...........
  401eb8:	00080000 00100008 00200010 00400020     .......... . .@.
  401ec8:	00000040 00000000 00000000 00780000     @.............x.
  401ed8:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  401ef0:	00100000 00500030 00100010 00100010     ....0.P.........
  401f00:	0000007c 00000000 00000000 00700000     |.............p.
  401f10:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  401f28:	00700000 00080088 00080030 00880008     ..p.....0.......
  401f38:	00000070 00000000 00000000 00080000     p...............
  401f48:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  401f60:	00780000 00800080 000800f0 00080008     ..x.............
  401f70:	000000f0 00000000 00000000 00300000     ..............0.
  401f80:	00800040 008800f0 00880088 00000070     @...........p...
	...
  401f98:	00f80000 00100008 00200010 00400020     .......... . .@.
  401fa8:	00000040 00000000 00000000 00700000     @.............p.
  401fb8:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  401fd0:	00700000 00880088 00780088 00100008     ..p.......x.....
  401fe0:	00000060 00000000 00000000 00000000     `...............
  401ff0:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  40200c:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  40201c:	00000040 00000000 00000000 00100008     @...............
  40202c:	00400020 00100020 00000008 00000000      .@. ...........
	...
  402048:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  402060:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  402078:	00300000 00080048 00200010 00000000     ..0.H..... .....
  402088:	00000020 00000000 00000000 00000000      ...............
  402098:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  4020b0:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  4020c0:	00000044 00000000 00000000 00f80000     D...............
  4020d0:	00840084 008400f8 00840084 000000f8     ................
	...
  4020e8:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  4020f8:	0000003c 00000000 00000000 00f00000     <...............
  402108:	00840088 00840084 00880084 000000f0     ................
	...
  402120:	00f80000 00800080 008000f0 00800080     ................
  402130:	000000f8 00000000 00000000 00f80000     ................
  402140:	00800080 008000f8 00800080 00000080     ................
	...
  402158:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  402168:	00000038 00000000 00000000 00880000     8...............
  402178:	00880088 008800f8 00880088 00000088     ................
	...
  402190:	00f80000 00200020 00200020 00200020     .... . . . . . .
  4021a0:	000000f8 00000000 00000000 00f80000     ................
  4021b0:	00080008 00080008 00080008 000000f0     ................
	...
  4021c8:	00840000 00900088 00d000a0 00840088     ................
  4021d8:	00000084 00000000 00000000 00800000     ................
  4021e8:	00800080 00800080 00800080 000000fc     ................
	...
  402200:	00840000 00cc00cc 00b400b4 00840084     ................
  402210:	00000084 00000000 00000000 00840000     ................
  402220:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  402238:	00780000 00840084 00840084 00840084     ..x.............
  402248:	00000078 00000000 00000000 00f80000     x...............
  402258:	00840084 00f80084 00800080 00000080     ................
	...
  402270:	00780000 00840084 00840084 00840084     ..x.............
  402280:	00200078 00000018 00000000 00f80000     x. .............
  402290:	00840084 00f80084 00840088 00000084     ................
	...
  4022a8:	007c0000 00800080 00180060 00040004     ..|.....`.......
  4022b8:	000000f8 00000000 00000000 00f80000     ................
  4022c8:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  4022e0:	00840000 00840084 00840084 00840084     ................
  4022f0:	00000078 00000000 00000000 00840000     x...............
  402300:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  402318:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  402328:	00000050 00000000 00000000 00880000     P...............
  402338:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  402350:	00880000 00880088 00500050 00200020     ........P.P. . .
  402360:	00000020 00000000 00000000 00fc0000      ...............
  402370:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  402388:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  402398:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  4023a8:	00200020 00100020 00100010 00080008      . . ...........
	...
  4023c0:	00080038 00080008 00080008 00080008     8...............
  4023d0:	00080008 00000038 00000000 00280010     ....8.........(.
  4023e0:	00000044 00000000 00000000 00000000     D...............
	...
  402408:	00000038 00000000 00000000 00200000     8............. .
  402418:	00000010 00000000 00000000 00000000     ................
	...
  402434:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  40244c:	00800080 00f80080 00840084 00840084     ................
  40245c:	000000f8 00000000 00000000 00000000     ................
  40246c:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  402484:	00040004 007c0004 00840084 008c0084     ......|.........
  402494:	00000074 00000000 00000000 00000000     t...............
  4024a4:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  4024bc:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  4024cc:	000000fc 00000000 00000000 00000000     ................
  4024dc:	007c0000 00840084 00840084 0004007c     ..|.........|...
  4024ec:	00000078 00000000 00800080 00b80080     x...............
  4024fc:	008400c4 00840084 00000084 00000000     ................
  40250c:	00000000 00100000 00700000 00100010     ..........p.....
  40251c:	00100010 0000007c 00000000 00000000     ....|...........
  40252c:	00080000 00780000 00080008 00080008     ......x.........
  40253c:	00080008 00700008 00000000 00800080     ......p.........
  40254c:	00880080 00a00090 008800d0 00000088     ................
	...
  402564:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  402574:	000000f8 00000000 00000000 00000000     ................
  402584:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  4025a0:	00b80000 008400c4 00840084 00000084     ................
	...
  4025bc:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  4025d8:	00b80000 008400c4 00840084 008000f8     ................
  4025e8:	00000080 00000000 00000000 007c0000     ..............|.
  4025f8:	00840084 00840084 0004007c 00000004     ........|.......
	...
  402610:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  40262c:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  402648:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  402664:	00880000 00880088 00880088 0000007c     ............|...
	...
  402680:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  40269c:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  4026b8:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  4026d4:	00840000 00480084 00300048 00200010     ......H.H.0... .
  4026e4:	00000040 00000000 00000000 00f80000     @...............
  4026f4:	00100008 00400020 000000f8 00000000     .... .@.........
  402704:	00000000 00200010 00100020 00200020     ...... . ... . .
  402714:	00200010 00100020 00000000 00000000     .. . ...........
  402724:	00100010 00100010 00000000 00100010     ................
  402734:	00100010 00000000 00000000 00100020     ............ ...
  402744:	00200010 00100010 00100020 00200010     .. ..... ..... .
  402754:	00000000 646e756d 0000006f              ....mundo...

00402760 <_global_impure_ptr>:
  402760:	20400020                                 .@ 

00402764 <_init>:
  402764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402766:	bf00      	nop
  402768:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40276a:	bc08      	pop	{r3}
  40276c:	469e      	mov	lr, r3
  40276e:	4770      	bx	lr

00402770 <__init_array_start>:
  402770:	00401bf1 	.word	0x00401bf1

00402774 <__frame_dummy_init_array_entry>:
  402774:	00400165                                e.@.

00402778 <_fini>:
  402778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40277a:	bf00      	nop
  40277c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40277e:	bc08      	pop	{r3}
  402780:	469e      	mov	lr, r3
  402782:	4770      	bx	lr

00402784 <__fini_array_start>:
  402784:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 1d10 0040 0e0a 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__atexit_recursive_mutex>:
20400448:	06f0 2040                                   ..@ 
