Fitter Status : Successful - Wed Nov 02 19:23:51 2016
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Lite Edition
Revision Name : fpga_intro
Top-level Entity Name : DE0_Nano_SoC_top_level
Family : Cyclone V
Device : 5CSEMA4U23C6
Timing Models : Final
Logic utilization (in ALMs) : 1,548 / 15,880 ( 10 % )
Total registers : 2200
Total pins : 15 / 314 ( 5 % )
Total virtual pins : 0
Total block memory bits : 1,112,320 / 2,764,800 ( 40 % )
Total RAM Blocks : 143 / 270 ( 53 % )
Total DSP Blocks : 3 / 84 ( 4 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0 / 5 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
