{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689390039119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689390039120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 11:00:39 2023 " "Processing started: Sat Jul 15 11:00:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689390039120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689390039120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD9764_Code -c AD9764_Code " "Command: quartus_map --read_settings_files=on --write_settings_files=off AD9764_Code -c AD9764_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689390039120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689390039296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039323 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "AD9764_Code.v(227) " "Verilog HDL Module Instantiation warning at AD9764_Code.v(227): ignored dangling comma in List of Port Connections" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1689390039325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ad9764_code.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ad9764_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9764_Code " "Found entity 1: AD9764_Code" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_con.v(86) " "Verilog HDL information at key_con.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689390039327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_con.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_con.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_con " "Found entity 1: key_con" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_delay.v(26) " "Verilog HDL information at key_delay.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689390039328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_delay " "Found entity 1: key_delay" {  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32bit " "Found entity 1: add_32bit" {  } { { "src/add_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rom_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Sin " "Found entity 1: ROM_Sin" {  } { { "src/ROM_Sin.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sel_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sel_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_wave " "Found entity 1: sel_wave" {  } { { "src/sel_wave.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/sel_wave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_reg_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_reg_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_reg_buf " "Found entity 1: spi_reg_buf" {  } { { "src/spi_reg_buf.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_reg_buf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_core_log.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_core_log.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_core_log " "Found entity 1: spi_core_log" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_cmd_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_cmd_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_cmd_data " "Found entity 1: spi_cmd_data" {  } { { "src/spi_cmd_data.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_cmd_data.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039338 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi.v(134) " "Verilog HDL Module Instantiation warning at spi.v(134): ignored dangling comma in List of Port Connections" {  } { { "src/spi.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 134 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1689390039339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "src/spi.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/delay_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/delay_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_debounce " "Found entity 1: delay_debounce" {  } { { "src/delay_debounce.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/delay_debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/in_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/in_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_buf " "Found entity 1: in_buf" {  } { { "src/in_buf.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/in_buf.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/time_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file src/time_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_cs " "Found entity 1: time_cs" {  } { { "src/time_cs.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/time_cs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buf_or.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buf_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_or " "Found entity 1: buf_or" {  } { { "src/buf_or.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/buf_or.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_module " "Found entity 1: cnt_module" {  } { { "src/cnt_module.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cnt_module.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file two_frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_frequency " "Found entity 1: two_frequency" {  } { { "two_frequency.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/two_frequency.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_32bit " "Found entity 1: counter_32bit" {  } { { "counter_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cntt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cntt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cntt " "Found entity 1: cntt" {  } { { "src/cntt.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllm.v 1 1 " "Found 1 design units, including 1 entities, in source file pllm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllm " "Found entity 1: pllm" {  } { { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 AD9764_Code.v(81) " "Verilog HDL Implicit Net warning at AD9764_Code.v(81): created implicit net for \"clk1\"" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n AD9764_Code.v(129) " "Verilog HDL Implicit Net warning at AD9764_Code.v(129): created implicit net for \"rst_n\"" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039353 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key3_out key_con.v(53) " "Verilog HDL Implicit Net warning at key_con.v(53): created implicit net for \"key3_out\"" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD9764_Code " "Elaborating entity \"AD9764_Code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689390039456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_debounce delay_debounce:u_delay_debounce_sa " "Elaborating entity \"delay_debounce\" for hierarchy \"delay_debounce:u_delay_debounce_sa\"" {  } { { "src/AD9764_Code.v" "u_delay_debounce_sa" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:U_PLL\"" {  } { { "src/AD9764_Code.v" "U_PLL" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "src/PLL.v" "altpll_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:U_PLL\|altpll:altpll_component\"" {  } { { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:U_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2000 " "Parameter \"clk2_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039491 ""}  } { { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390039491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllm pllm:pll_u1 " "Elaborating entity \"pllm\" for hierarchy \"pllm:pll_u1\"" {  } { { "src/AD9764_Code.v" "pll_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllm:pll_u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllm:pll_u1\|altpll:altpll_component\"" {  } { { "pllm.v" "altpll_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllm:pll_u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllm:pll_u1\|altpll:altpll_component\"" {  } { { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllm:pll_u1\|altpll:altpll_component " "Instantiated megafunction \"pllm:pll_u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllm " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039551 ""}  } { { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390039551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllm_altpll " "Found entity 1: pllm_altpll" {  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllm_altpll pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated " "Elaborating entity \"pllm_altpll\" for hierarchy \"pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_buf in_buf:in_buf_u1 " "Elaborating entity \"in_buf\" for hierarchy \"in_buf:in_buf_u1\"" {  } { { "src/AD9764_Code.v" "in_buf_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_frequency two_frequency:two_frequency_u1 " "Elaborating entity \"two_frequency\" for hierarchy \"two_frequency:two_frequency_u1\"" {  } { { "src/AD9764_Code.v" "two_frequency_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_cs time_cs:time_cs_u1 " "Elaborating entity \"time_cs\" for hierarchy \"time_cs:time_cs_u1\"" {  } { { "src/AD9764_Code.v" "time_cs_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bit time_cs:time_cs_u1\|counter_32bit:time_out_count " "Elaborating entity \"counter_32bit\" for hierarchy \"time_cs:time_cs_u1\|counter_32bit:time_out_count\"" {  } { { "src/time_cs.v" "time_out_count" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/time_cs.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_32bit.v" "LPM_COUNTER_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039621 ""}  } { { "counter_32bit.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/counter_32bit.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390039621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ij " "Found entity 1: cntr_0ij" {  } { { "db/cntr_0ij.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_0ij.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ij time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\|cntr_0ij:auto_generated " "Elaborating entity \"cntr_0ij\" for hierarchy \"time_cs:time_cs_u1\|counter_32bit:time_out_count\|lpm_counter:LPM_COUNTER_component\|cntr_0ij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_or buf_or:buf_or_u1 " "Elaborating entity \"buf_or\" for hierarchy \"buf_or:buf_or_u1\"" {  } { { "src/AD9764_Code.v" "buf_or_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_module cnt_module:cnt_module_u1 " "Elaborating entity \"cnt_module\" for hierarchy \"cnt_module:cnt_module_u1\"" {  } { { "src/AD9764_Code.v" "cnt_module_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntt cnt_module:cnt_module_u1\|cntt:cntt_u1 " "Elaborating entity \"cntt\" for hierarchy \"cnt_module:cnt_module_u1\|cntt:cntt_u1\"" {  } { { "src/cnt_module.v" "cntt_u1" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cnt_module.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/cntt.v" "LPM_COUNTER_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/cntt.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039683 ""}  } { { "src/cntt.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/cntt.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390039683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ui " "Found entity 1: cntr_6ui" {  } { { "db/cntr_6ui.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_6ui.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6ui cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\|cntr_6ui:auto_generated " "Elaborating entity \"cntr_6ui\" for hierarchy \"cnt_module:cnt_module_u1\|cntt:cntt_u1\|lpm_counter:LPM_COUNTER_component\|cntr_6ui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_con key_con:u_key_con " "Elaborating entity \"key_con\" for hierarchy \"key_con:u_key_con\"" {  } { { "src/AD9764_Code.v" "u_key_con" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fre_start key_con.v(16) " "Verilog HDL or VHDL warning at key_con.v(16): object \"fre_start\" assigned a value but never read" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689390039756 "|AD9764_Code|key_con:u_key_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_con.v(61) " "Verilog HDL assignment warning at key_con.v(61): truncated value with size 32 to match size of target (2)" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689390039757 "|AD9764_Code|key_con:u_key_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_con.v(144) " "Verilog HDL assignment warning at key_con.v(144): truncated value with size 32 to match size of target (2)" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689390039759 "|AD9764_Code|key_con:u_key_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_delay key_con:u_key_con\|key_delay:u_key1_delay " "Elaborating entity \"key_delay\" for hierarchy \"key_con:u_key_con\|key_delay:u_key1_delay\"" {  } { { "src/key_con.v" "u_key1_delay" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:u_spi " "Elaborating entity \"spi\" for hierarchy \"spi:u_spi\"" {  } { { "src/AD9764_Code.v" "u_spi" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_cmd_data spi:u_spi\|spi_cmd_data:u_spi_cmd_data " "Elaborating entity \"spi_cmd_data\" for hierarchy \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\"" {  } { { "src/spi.v" "u_spi_cmd_data" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_core_log spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_cmd " "Elaborating entity \"spi_core_log\" for hierarchy \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_cmd\"" {  } { { "src/spi_cmd_data.v" "u_spi_core_cmd" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_cmd_data.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_core_log spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data " "Elaborating entity \"spi_core_log\" for hierarchy \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\"" {  } { { "src/spi_cmd_data.v" "u_spi_core_data" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_cmd_data.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_reg_buf spi:u_spi\|spi_reg_buf:u_spi_reg_buf " "Elaborating entity \"spi_reg_buf\" for hierarchy \"spi:u_spi\|spi_reg_buf:u_spi_reg_buf\"" {  } { { "src/spi.v" "u_spi_reg_buf" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32bit add_32bit:u_add_32bit " "Elaborating entity \"add_32bit\" for hierarchy \"add_32bit:u_add_32bit\"" {  } { { "src/AD9764_Code.v" "u_add_32bit" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Sin ROM_Sin:u_ROM_Sin " "Elaborating entity \"ROM_Sin\" for hierarchy \"ROM_Sin:u_ROM_Sin\"" {  } { { "src/AD9764_Code.v" "u_ROM_Sin" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\"" {  } { { "src/ROM_Sin.v" "altsyncram_component" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\"" {  } { { "src/ROM_Sin.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sin_Wave.mif " "Parameter \"init_file\" = \"../Sin_Wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039827 ""}  } { { "src/ROM_Sin.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/ROM_Sin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689390039827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ln91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ln91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ln91 " "Found entity 1: altsyncram_ln91" {  } { { "db/altsyncram_ln91.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/altsyncram_ln91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390039866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390039866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ln91 ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\|altsyncram_ln91:auto_generated " "Elaborating entity \"altsyncram_ln91\" for hierarchy \"ROM_Sin:u_ROM_Sin\|altsyncram:altsyncram_component\|altsyncram_ln91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_wave sel_wave:u_sel_wave " "Elaborating entity \"sel_wave\" for hierarchy \"sel_wave:u_sel_wave\"" {  } { { "src/AD9764_Code.v" "u_sel_wave" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689390039872 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039984 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039984 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039984 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039984 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039985 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039985 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039985 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039985 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039986 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039986 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "src/AD9764_Code.v" "rst_n" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 129 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039986 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689390039986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st14 " "Found entity 1: altsyncram_st14" {  } { { "db/altsyncram_st14.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/altsyncram_st14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689390040959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689390040959 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390041000 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1689390042113 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~1 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[31\]~1\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~5 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[30\]~5\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~9 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[29\]~9\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~13 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[28\]~13\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~17 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[27\]~17\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~21 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[26\]~21\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~25 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[25\]~25\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~29 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[24\]~29\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~33 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[23\]~33\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~37 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[22\]~37\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~41 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[21\]~41\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~45 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[20\]~45\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~49 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[19\]~49\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~53 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[18\]~53\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~57 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[17\]~57\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~61 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[16\]~61\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~65 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[15\]~65\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~69 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[14\]~69\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~73 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[13\]~73\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~77 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[12\]~77\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~81 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[11\]~81\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~85 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[10\]~85\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~89 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[9\]~89\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~93 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[8\]~93\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~97 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[7\]~97\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~101 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[6\]~101\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~105 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[5\]~105\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~109 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[4\]~109\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~113 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[3\]~113\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~117 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[2\]~117\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~121 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[1\]~121\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\] spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~_emulated spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~125 " "Register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]\" is converted into an equivalent circuit using register \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~_emulated\" and latch \"spi:u_spi\|spi_cmd_data:u_spi_cmd_data\|spi_core_log:u_spi_core_data\|Shift_Reg_DOUT\[0\]~125\"" {  } { { "src/spi_core_log.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/spi_core_log.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689390042184 "|AD9764_Code|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|Shift_Reg_DOUT[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1689390042184 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[15\] Low " "Register key_con:u_key_con\|fre\[15\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[10\] Low " "Register key_con:u_key_con\|fre\[10\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[8\] Low " "Register key_con:u_key_con\|fre\[8\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[7\] Low " "Register key_con:u_key_con\|fre\[7\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[6\] Low " "Register key_con:u_key_con\|fre\[6\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[5\] Low " "Register key_con:u_key_con\|fre\[5\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[4\] Low " "Register key_con:u_key_con\|fre\[4\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[3\] Low " "Register key_con:u_key_con\|fre\[3\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "key_con:u_key_con\|fre\[2\] Low " "Register key_con:u_key_con\|fre\[2\] will power up to Low" {  } { { "src/key_con.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_con.v" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1689390042342 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1689390042342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390042455 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1689390042764 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1689390042798 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1689390042799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689390042832 "|AD9764_Code|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689390042832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390042906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.map.smsg " "Generated suppressed messages file D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1689390043157 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 5 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1689390043415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689390043441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390043441 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689390043598 "|AD9764_Code|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1689390043598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2222 " "Implemented 2222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689390043599 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689390043599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2158 " "Implemented 2158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689390043599 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1689390043599 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1689390043599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689390043599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689390043623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 11:00:43 2023 " "Processing ended: Sat Jul 15 11:00:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689390043623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689390043623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689390043623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689390043623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689390044564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689390044565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 11:00:44 2023 " "Processing started: Sat Jul 15 11:00:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689390044565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689390044565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AD9764_Code -c AD9764_Code " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AD9764_Code -c AD9764_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689390044566 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1689390044606 ""}
{ "Info" "0" "" "Project  = AD9764_Code" {  } {  } 0 0 "Project  = AD9764_Code" 0 0 "Fitter" 0 0 1689390044607 ""}
{ "Info" "0" "" "Revision = AD9764_Code" {  } {  } 0 0 "Revision = AD9764_Code" 0 0 "Fitter" 0 0 1689390044607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1689390044670 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AD9764_Code EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"AD9764_Code\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689390044689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689390044715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689390044716 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689390044753 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1275 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689390044753 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689390044753 ""}  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1689390044753 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1689390044754 ""}  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1689390044754 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689390044787 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1689390044902 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1689390044902 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1689390044902 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689390044902 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4770 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689390044906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4772 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689390044906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4774 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689390044906 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4776 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1689390044906 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689390044906 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689390044907 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1689390044909 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 and the PLL PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045109 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1689390045109 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1689390045108 ""}  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 77 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllm:pll_u1|altpll:altpll_component|pllm_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1253 9224 9983 0} { 0 { 0 ""} 0 1274 9224 9983 0}  }  } } { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 80 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1689390045108 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1689390045370 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1689390045373 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1689390045373 ""}
{ "Info" "ISTA_SDC_FOUND" "AD9764_Code.sdc " "Reading SDC File: 'AD9764_Code.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1689390045380 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1689390045381 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key2_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key2_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1689390045385 "|AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key1_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key1_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1689390045385 "|AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_cmd " "Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1689390045385 "|AD9764_Code|spi_cs_cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_scl " "Node: spi_scl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1689390045385 "|AD9764_Code|spi_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_data " "Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1689390045386 "|AD9764_Code|spi_cs_data"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045395 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1689390045395 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) clk_ext (Rise) setup and hold " "From clk_ext (Rise) to clk_ext (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_ext (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390045396 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1689390045396 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1689390045397 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_ext " "  20.000      clk_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   8.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   8.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1689390045397 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1689390045397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045457 ""}  } { { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 2 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4744 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045457 ""}  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 80 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045457 ""}  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 80 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045457 ""}  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 80 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:U_PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045457 ""}  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 77 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllm:pll_u1|altpll:altpll_component|pllm_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""}  } { { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 3508 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_con:u_key_con\|key_delay:u_key1_delay\|kout  " "Automatically promoted node key_con:u_key_con\|key_delay:u_key1_delay\|kout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_con:u_key_con\|key_delay:u_key1_delay\|kout~12 " "Destination node key_con:u_key_con\|key_delay:u_key1_delay\|kout~12" {  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 5 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_con:u_key_con|key_delay:u_key1_delay|kout~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 3003 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1689390045458 ""}  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 5 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_con:u_key_con|key_delay:u_key1_delay|kout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_con:u_key_con\|key_delay:u_key2_delay\|kout  " "Automatically promoted node key_con:u_key_con\|key_delay:u_key2_delay\|kout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_con:u_key_con\|key_delay:u_key2_delay\|kout~12 " "Destination node key_con:u_key_con\|key_delay:u_key2_delay\|kout~12" {  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 5 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_con:u_key_con|key_delay:u_key2_delay|kout~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 2553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1689390045458 ""}  } { { "src/key_delay.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/key_delay.v" 5 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_con:u_key_con|key_delay:u_key2_delay|kout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 1346 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_23j:auto_generated\|counter_reg_bit\[0\]~0" {  } { { "db/cntr_23j.tdf" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/cntr_23j.tdf" 40 17 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4558 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|do_load_read_data~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 625 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 3978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1689390045458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1689390045458 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 0 { 0 ""} 0 4276 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689390045458 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689390045810 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689390045813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689390045813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689390045816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689390045819 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689390045822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689390045822 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689390045824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689390045877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1689390045881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689390045881 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] dac_clk1~output " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"dac_clk1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } } { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 104 0 0 } } { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 6 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1689390045900 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[2\] dac_clk2~output " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"dac_clk2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/PLL.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/PLL.v" 102 0 0 } } { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 104 0 0 } } { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 7 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1689390045900 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 0 " "PLL \"pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"pllm:pll_u1\|altpll:altpll_component\|pllm_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } } { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 112 0 0 } } { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 2 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1689390045904 ""}  } { { "db/pllm_altpll.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/db/pllm_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllm.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/pllm.v" 90 0 0 } } { "src/AD9764_Code.v" "" { Text "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/src/AD9764_Code.v" 112 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1689390045904 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689390045920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689390046405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689390046703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689390046716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689390047999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689390048000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689390048399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1689390049501 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689390049501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689390050308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1689390050310 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689390050310 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1689390050345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689390050385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689390050590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689390050628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689390050885 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689390051337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.fit.smsg " "Generated suppressed messages file D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/output_files/AD9764_Code.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689390051721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5462 " "Peak virtual memory: 5462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689390052212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 11:00:52 2023 " "Processing ended: Sat Jul 15 11:00:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689390052212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689390052212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689390052212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689390052212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1689390053124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689390053124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 11:00:53 2023 " "Processing started: Sat Jul 15 11:00:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689390053124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1689390053124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AD9764_Code -c AD9764_Code " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AD9764_Code -c AD9764_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1689390053124 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1689390053586 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1689390053598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689390053750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 11:00:53 2023 " "Processing ended: Sat Jul 15 11:00:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689390053750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689390053750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689390053750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1689390053750 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1689390054472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1689390054761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689390054762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 11:00:54 2023 " "Processing started: Sat Jul 15 11:00:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689390054762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689390054762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AD9764_Code -c AD9764_Code " "Command: quartus_sta AD9764_Code -c AD9764_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689390054762 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1689390054804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689390054919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1689390054948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1689390054948 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1689390055132 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055189 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055189 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1689390055189 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1689390055189 ""}
{ "Info" "ISTA_SDC_FOUND" "AD9764_Code.sdc " "Reading SDC File: 'AD9764_Code.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1689390055197 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1689390055198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key2_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key2_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055203 "|AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key1_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key1_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055203 "|AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_cmd " "Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055203 "|AD9764_Code|spi_cs_cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_scl " "Node: spi_scl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055203 "|AD9764_Code|spi_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_data " "Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055203 "|AD9764_Code|spi_cs_data"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055275 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055275 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) clk_ext (Rise) setup and hold " "From clk_ext (Rise) to clk_ext (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_ext (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055276 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1689390055276 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1689390055278 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1689390055285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1689390055322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1689390055322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.064 " "Worst-case setup slack is -3.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.064       -94.605 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.064       -94.605 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.517         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.692         0.000 clk_ext  " "   12.692         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.448         0.000 altera_reserved_tck  " "   42.448         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.406 " "Worst-case hold slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.406         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 clk_ext  " "    0.452         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.176 " "Worst-case recovery slack is 17.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.176         0.000 clk_ext  " "   17.176         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.074         0.000 altera_reserved_tck  " "   48.074         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128         0.000 altera_reserved_tck  " "    1.128         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901         0.000 clk_ext  " "    1.901         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.691 " "Worst-case minimum pulse width slack is 3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.691         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.691         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.715         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.715         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.760         0.000 clk_ext  " "    9.760         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458         0.000 altera_reserved_tck  " "   49.458         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055337 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1689390055496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1689390055516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1689390055836 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key2_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key2_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055940 "|AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key1_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key1_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055940 "|AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_cmd " "Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055940 "|AD9764_Code|spi_cs_cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_scl " "Node: spi_scl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055940 "|AD9764_Code|spi_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_data " "Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390055940 "|AD9764_Code|spi_cs_data"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055945 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055945 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) clk_ext (Rise) setup and hold " "From clk_ext (Rise) to clk_ext (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_ext (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390055946 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1689390055946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1689390055966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1689390055966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.612 " "Worst-case setup slack is -2.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.612       -74.077 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.612       -74.077 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.887         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.059         0.000 clk_ext  " "   13.059         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.978         0.000 altera_reserved_tck  " "   42.978         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.395 " "Worst-case hold slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.395         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk_ext  " "    0.401         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.351 " "Worst-case recovery slack is 17.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.351         0.000 clk_ext  " "   17.351         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.375         0.000 altera_reserved_tck  " "   48.375         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 altera_reserved_tck  " "    1.028         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.711         0.000 clk_ext  " "    1.711         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.668 " "Worst-case minimum pulse width slack is 3.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.668         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.668         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.715         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.715         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772         0.000 clk_ext  " "    9.772         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.304         0.000 altera_reserved_tck  " "   49.304         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390055990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390055990 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1689390056166 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key2_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key2_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390056337 "|AD9764_Code|key_con:u_key_con|key_delay:u_key2_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_con:u_key_con\|key_delay:u_key1_delay\|kout " "Node: key_con:u_key_con\|key_delay:u_key1_delay\|kout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390056337 "|AD9764_Code|key_con:u_key_con|key_delay:u_key1_delay|kout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_cmd " "Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390056337 "|AD9764_Code|spi_cs_cmd"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_scl " "Node: spi_scl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390056337 "|AD9764_Code|spi_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_cs_data " "Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1689390056337 "|AD9764_Code|spi_cs_data"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056343 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056343 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) clk_ext (Rise) setup and hold " "From clk_ext (Rise) to clk_ext (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_ext (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_ext (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1689390056343 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1689390056343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.998 " "Worst-case setup slack is 0.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.998         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.202         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.202         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.539         0.000 clk_ext  " "   16.539         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.846         0.000 altera_reserved_tck  " "   46.846         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390056354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.140         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.161         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk_ext  " "    0.186         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390056365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.692 " "Worst-case recovery slack is 18.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.692         0.000 clk_ext  " "   18.692         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.313         0.000 altera_reserved_tck  " "   49.313         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390056372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 altera_reserved_tck  " "    0.491         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810         0.000 clk_ext  " "    0.810         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390056380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.733 " "Worst-case minimum pulse width slack is 3.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.733         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.733         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.734         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.408         0.000 clk_ext  " "    9.408         0.000 clk_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449         0.000 altera_reserved_tck  " "   49.449         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1689390056386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1689390056386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1689390056872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1689390056872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689390056993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 11:00:56 2023 " "Processing ended: Sat Jul 15 11:00:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689390056993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689390056993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689390056993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689390056993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689390057948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689390057948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 11:00:57 2023 " "Processing started: Sat Jul 15 11:00:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689390057948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689390057948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AD9764_Code -c AD9764_Code " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AD9764_Code -c AD9764_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689390057948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code_8_1200mv_85c_slow.vo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code_8_1200mv_85c_slow.vo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390058446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code_8_1200mv_0c_slow.vo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code_8_1200mv_0c_slow.vo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390058607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code_min_1200mv_0c_fast.vo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code_min_1200mv_0c_fast.vo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390058762 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code.vo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code.vo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390058913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code_8_1200mv_85c_v_slow.sdo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code_8_1200mv_85c_v_slow.sdo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390059077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code_8_1200mv_0c_v_slow.sdo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code_8_1200mv_0c_v_slow.sdo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390059243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code_min_1200mv_0c_v_fast.sdo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code_min_1200mv_0c_v_fast.sdo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390059405 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD9764_Code_v.sdo D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/ simulation " "Generated file AD9764_Code_v.sdo in folder \"D:/29036/DA/DDS_xianwgei_pinglv_7_11/DDS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1689390059568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689390059660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 11:00:59 2023 " "Processing ended: Sat Jul 15 11:00:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689390059660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689390059660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689390059660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689390059660 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus II Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689390060390 ""}
