
---------- Begin Simulation Statistics ----------
final_tick                               127803998000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142269                       # Simulator instruction rate (inst/s)
host_mem_usage                               10598140                       # Number of bytes of host memory used
host_op_rate                                   157443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2550.34                       # Real time elapsed on the host
host_tick_rate                               50112460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   362835682                       # Number of instructions simulated
sim_ops                                     401533502                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.127804                       # Number of seconds simulated
sim_ticks                                127803998000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 131299217                       # number of cc regfile reads
system.cpu.cc_regfile_writes                131887369                       # number of cc regfile writes
system.cpu.committedInsts                   362835682                       # Number of Instructions Simulated
system.cpu.committedOps                     401533502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.704473                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.704473                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses             62                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                         7794534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1088819                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 70782522                       # Number of branches executed
system.cpu.iew.exec_nop                       3792904                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.629774                       # Inst execution rate
system.cpu.iew.exec_refs                    179505718                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   54407995                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2006729                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             123584883                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            1580052                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            565690                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             55278963                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           424652852                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             125097723                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1446219                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             416583301                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7375                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 46031                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1045431                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 54316                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          84573                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       846558                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         242261                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 399885219                       # num instructions consuming a value
system.cpu.iew.wb_count                     412665425                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634954                       # average fanout of values written-back
system.cpu.iew.wb_producers                 253908542                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.614446                       # insts written-back per cycle
system.cpu.iew.wb_sent                      413234451                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                437917866                       # number of integer regfile reads
system.cpu.int_regfile_writes               301466852                       # number of integer regfile writes
system.cpu.ipc                               1.419500                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.419500                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1517402      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             234016802     55.98%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               868607      0.21%     56.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                138367      0.03%     56.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               72246      0.02%     56.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 197      0.00%     56.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               60998      0.01%     56.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                453      0.00%     56.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               8      0.00%     56.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  30      0.00%     56.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             146074      0.03%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               277209      0.07%     56.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               490318      0.12%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              203755      0.05%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                151      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     56.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            125512639     30.02%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            54724260     13.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              418029520                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     7716427                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018459                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  679124      8.80%      8.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  77202      1.00%      9.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      20      0.00%      9.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  2057      0.03%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    1      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    4      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      9.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5002975     64.84%     74.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1955044     25.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              414990362                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1074172964                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    404855470                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         431888638                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  419279687                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 418029520                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             1580261                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19326445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             24899                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          62431                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12230323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     247813527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.686871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.943876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           105329471     42.50%     42.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            36988327     14.93%     57.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30994958     12.51%     69.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25339111     10.23%     80.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            20930872      8.45%     88.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14794628      5.97%     94.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            10074274      4.07%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2003416      0.81%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1358470      0.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       247813527                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.635432                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                9238183                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           17440929                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      7809955                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           8325083                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          22852866                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2971145                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            123584883                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            55278963                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1328864801                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 117069                       # number of misc regfile writes
system.cpu.numCycles                        255608061                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 1388604                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 489909                       # number of predicate regfile writes
system.cpu.timesIdled                         2518571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  6684566                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1340509                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   247                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       141805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        306872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4704367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9409154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1388                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                74594865                       # Number of BP lookups
system.cpu.branchPred.condPredicted          49826120                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1446728                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             36734104                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                35400158                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.368644                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 8891070                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 85                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2632199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2526789                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           105410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1057                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        19451669                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1517830                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1021444                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    244874845                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.654717                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.586970                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       130291760     53.21%     53.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        44206968     18.05%     71.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        15480790      6.32%     77.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10571144      4.32%     81.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5313729      2.17%     84.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6508576      2.66%     86.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         6305902      2.58%     89.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2884424      1.18%     90.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        23311552      9.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    244874845                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            366500752                       # Number of instructions committed
system.cpu.commit.opsCommitted              405198572                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   171788514                       # Number of memory references committed
system.cpu.commit.loads                     118503654                       # Number of loads committed
system.cpu.commit.amos                            116                       # Number of atomic instructions committed
system.cpu.commit.membars                         687                       # Number of memory barriers committed
system.cpu.commit.branches                   69065163                       # Number of branches committed
system.cpu.commit.vector                      7660965                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   354472658                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               8323475                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1517384      0.37%      0.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    229749959     56.70%     57.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       862097      0.21%     57.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       134266      0.03%     57.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        58096      0.01%     57.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp          161      0.00%     57.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt        58082      0.01%     57.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult          416      0.00%     57.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            8      0.00%     57.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           23      0.00%     57.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc       116907      0.03%     57.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            2      0.00%     57.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     57.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       276837      0.07%     57.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       460902      0.11%     57.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       174779      0.04%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          138      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    118503654     29.25%     86.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     53284860     13.15%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    405198572                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      23311552                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    136945618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        136945618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    136945618                       # number of overall hits
system.cpu.dcache.overall_hits::total       136945618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       203639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         203639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       203639                       # number of overall misses
system.cpu.dcache.overall_misses::total        203639                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4333236334                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4333236334                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4333236334                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4333236334                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    137149257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    137149257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    137149257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    137149257                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001485                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21279.010082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21279.010082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21279.010082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21279.010082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       560363                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             43074                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.009310                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses          364                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                 26213                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                  739                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks        94046                       # number of writebacks
system.cpu.dcache.writebacks::total             94046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90526                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2130481686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2130481686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2130481686                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2130481686                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000660                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23534.472814                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23534.472814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23534.472814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23534.472814                       # average overall mshr miss latency
system.cpu.dcache.replacements                  67833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     83939501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        83939501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       111900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        111900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1893944500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1893944500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     84051401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     84051401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16925.330652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16925.330652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        63725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    833540500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    833540500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17302.345615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17302.345615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     52947683                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       52947683                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        91456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        91456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2430584031                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2430584031                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     53039139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53039139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26576.539877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26576.539877                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        49388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        49388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        42068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        42068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1288516383                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1288516383                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30629.371090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30629.371090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        58434                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        58434                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          283                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          283                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      8707803                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      8707803                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        58717                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        58717                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.004820                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.004820                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30769.621908                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30769.621908                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          283                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          283                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      8424803                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      8424803                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.004820                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29769.621908                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29769.621908                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       219000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       219000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data          104                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             104                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data           12                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total            12                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       213000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       213000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          116                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          116                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.103448                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.103448                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        17750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        17750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data           12                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total           12                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       201000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       201000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.103448                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.103448                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        16750                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        16750                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -3769.398098                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data  8871.031269                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data   277.219727                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total   277.219727                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses       480289                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses       480289                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -8355.792753                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           137062432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            116150                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1180.046767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -8355.792753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data   -16.319908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total   -16.319908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1097263449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1097263449                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                149161114                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12939663                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  83261338                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1405981                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1045431                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             35340075                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                425609                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              431265064                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1259707                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             4                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          155913444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      396236543                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    74594865                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           46818017                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      90428877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2941460                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            91                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          338                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  57451422                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                905044                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          247813527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.764798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.815081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                160061729     64.59%     64.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11745669      4.74%     69.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  7376078      2.98%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8387595      3.38%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  9982139      4.03%     79.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 11563464      4.67%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  9065380      3.66%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3509736      1.42%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 26121737     10.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            247813527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.291833                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.550172                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     52618214                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         52618214                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     52618214                       # number of overall hits
system.cpu.icache.overall_hits::total        52618214                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4833208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4833208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4833208                       # number of overall misses
system.cpu.icache.overall_misses::total       4833208                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  72632948492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  72632948492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  72632948492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  72632948492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57451422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57451422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57451422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57451422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.084127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.084127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084127                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15027.896273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15027.896273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15027.896273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15027.896273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6385                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               314                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.334395                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits               4217423                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks      8434344                       # number of writebacks
system.cpu.icache.writebacks::total           8434344                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       218358                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       218358                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       218358                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       218358                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      4614850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4614850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4614850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4614850                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  66776906493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  66776906493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  66776906493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  66776906493                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080326                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14470.005849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14470.005849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14470.005849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14470.005849                       # average overall mshr miss latency
system.cpu.icache.replacements                4216914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     52618214                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        52618214                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4833208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4833208                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  72632948492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  72632948492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57451422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57451422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.084127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15027.896273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15027.896273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       218358                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       218358                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4614850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4614850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  66776906493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  66776906493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14470.005849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14470.005849                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -2114610.847024                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              1                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs                1                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst 2322413.109405                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst 72575.409669                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total 72575.409669                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.icache.ghosttags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.ghosttags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu.icache.ghosttags.tag_accesses     15170587                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses     15170587                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -2321900.827839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            61450477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           8832263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.957501                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst -2321900.827839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst -4534.962554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total -4534.962554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         463828801                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        463828801                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             4                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    38121927                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5081229                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                79771                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               84573                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1994103                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              2490997                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  41456                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 127803998000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1045431                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                150477906                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2090151                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        8808857                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  83345226                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2045956                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              428342330                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1017                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  28102                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 316754                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 631480                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           447587866                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   611025920                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                447051408                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  6851354                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               980754                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             423278038                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 24309828                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  709426                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 282                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6035539                       # count of insts added to the skid buffer
system.cpu.rob.reads                        646206306                       # The number of ROB reads
system.cpu.rob.writes                       852240558                       # The number of ROB writes
system.cpu.thread0.numInsts                 362835682                       # Number of Instructions committed
system.cpu.thread0.numOps                   401533502                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              4472406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                76120                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4548526                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             4472406                       # number of overall hits
system.l2.overall_hits::.cpu.data               76120                       # number of overall hits
system.l2.overall_hits::total                 4548526                       # number of overall hits
system.l2.demand_misses::.cpu.inst             142442                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13470                       # number of demand (read+write) misses
system.l2.demand_misses::total                 155912                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst            142442                       # number of overall misses
system.l2.overall_misses::.cpu.data             13470                       # number of overall misses
system.l2.overall_misses::total                155912                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst  11590618500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1121899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12712517500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst  11590618500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1121899000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12712517500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          4614848                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4704438                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         4614848                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4704438                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.030866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.150352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.030866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.150352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81370.793025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83288.715664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81536.491739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81370.793025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83288.715664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81536.491739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      8694                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.demand_mshr_hits::.cpu.data            3446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3446                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           3446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3446                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst        142442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            152466                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst       142442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        13598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           166064                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst  10166208001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    828360003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10994568004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst  10166208001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    828360003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    930213425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11924781429                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.030866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.030866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71370.859725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82637.669892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72111.605237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71370.859725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82637.669892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68408.105971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71808.347559                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42075                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42075                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4242678                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4242678                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4242678                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4242678                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       141758                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        141758                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        13598                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          13598                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    930213425                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    930213425                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68408.105971                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68408.105971                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  211                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 24                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       116500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       116500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.102128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.102128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  4854.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4854.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       454500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       454500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.102128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.102128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 18937.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18937.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             31366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10047                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10047                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    837984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     837984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.242605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83406.389967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83406.389967                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         3440                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3440                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         6607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    579219003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    579219003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.159539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.159539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87667.474345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87667.474345                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        4472406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data          44754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4517160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst       142442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data         3423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           145865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst  11590618500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data    283915000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11874533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      4614848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data        48177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4663025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.030866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.071051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81370.793025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 82943.324569                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81407.695472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       142442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data         3417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       145859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  10166208001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data    249141000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10415349001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.030866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.070926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71370.859725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 72912.203687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71406.968380                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           245                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               245                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          472                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             472                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data      3734000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3734000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data          717                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           717                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.658298                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.658298                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data  7911.016949                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7911.016949                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           65                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           65                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data          407                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          407                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7860995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7860995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.567643                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.567643                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19314.484029                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19314.484029                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  172825                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              175805                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1765                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                168475                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5522.629443                       # Cycle average of tags in use
system.l2.tags.total_refs                     9123187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     54647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    166.947628                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2822000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5464.582905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    58.046538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.041691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2049                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         20692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2005                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6675                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015633                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.157867                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 150600663                       # Number of tag accesses
system.l2.tags.data_accesses                150600663                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples    142442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     12210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000920602                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              359504                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                    164674                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                164674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10539136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     82.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  127803986000                       # Total gap between requests
system.mem_ctrls.avgGap                     776103.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      9116288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       641408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       781440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 71330225.522365897894                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 5018684.939730915241                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 6114362.713441874832                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst       142442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        10022                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        12210                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   4294578710                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    415588506                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    547239893                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30149.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     41467.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     44818.99                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      9116224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       641408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       781440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10539072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      9116224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      9116224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst       142441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        10022                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        12210                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         164673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     71329725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      5018685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher      6114363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         82462772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     71329725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     71329725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     71329725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      5018685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher      6114363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        82462772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               164674                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        23308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        48053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        58943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2376929501                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             548693768                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5257407109                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14434.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31926.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110510                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        54152                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   194.575270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   165.821270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   121.517928                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12908     23.84%     23.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20476     37.81%     61.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19788     36.54%     98.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          107      0.20%     98.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          113      0.21%     98.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           40      0.07%     98.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           64      0.12%     98.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      0.11%     98.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          597      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        54152                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10539136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               82.463273                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    50714026.271997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    89510491.476003                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   257084013.244782                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11093492991.134609                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 51708913667.797546                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 6017701044.364939                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  69217416234.289215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.590383                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  17992883692                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5744900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 104066214308                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    33748015.391992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    59564462.680814                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   194600696.572778                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11093492991.134609                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 54342918642.199043                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 4199301671.174147                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  69923626479.152924                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   547.116112                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12409176012                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5744900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 109649921988                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             158068                       # Transaction distribution
system.membus.trans_dist::CleanEvict           141758                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               27                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6605                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6605                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         158069                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           412                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       471545                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 471545                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10539072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10539072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165114                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           387326288                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          894689566                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4663026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4242679                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          419007                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            16889                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4663027                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          717                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          717                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     13844033                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14114544                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    565233152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10075072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              575308224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           16891                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4722282                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000299                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017302                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4720868     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1414      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4722282                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 127803998000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        11188924497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6922280985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134880961                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
