

================================================================
== Vivado HLS Report for 'example_axi_stream_pass'
================================================================
* Date:           Thu Aug 22 00:47:09 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        example_hls
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      1.92|        0.57|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 1.92ns
ST_1: DetectState_load [1/1] 0.00ns
:2  %DetectState_load = load i2* @DetectState, align 1

ST_1: stg_4 [1/1] 1.24ns
:3  switch i2 %DetectState_load, label %._crit_edge [
    i2 0, label %1
    i2 1, label %3
    i2 -2, label %5
  ]

ST_1: empty_n_2 [1/1] 0.00ns
:0  %empty_n_2 = call { i1, i256, i32, i1, i3, i12 } @_ssdm_op_NbRead.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

ST_1: empty_n_5 [1/1] 0.00ns
:1  %empty_n_5 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 0

ST_1: tmp_data_V_2 [1/1] 0.00ns
:2  %tmp_data_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 1

ST_1: tmp_keep_V_2 [1/1] 0.00ns
:3  %tmp_keep_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 2

ST_1: tmp_last_V_2 [1/1] 0.00ns
:4  %tmp_last_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 3

ST_1: tmp_id_V_2 [1/1] 0.00ns
:5  %tmp_id_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 4

ST_1: tmp_user_V_2 [1/1] 0.00ns
:6  %tmp_user_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 5

ST_1: stg_12 [1/1] 0.00ns
:7  br i1 %empty_n_5, label %6, label %._crit_edge83

ST_1: stg_13 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState, align 1

ST_1: empty_n_1 [1/1] 0.00ns
:0  %empty_n_1 = call { i1, i256, i32, i1, i3, i12 } @_ssdm_op_NbRead.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

ST_1: empty_n_4 [1/1] 0.00ns
:1  %empty_n_4 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 0

ST_1: tmp_data_V [1/1] 0.00ns
:2  %tmp_data_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 1

ST_1: tmp_keep_V_1 [1/1] 0.00ns
:3  %tmp_keep_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 2

ST_1: tmp_last_V_1 [1/1] 0.00ns
:4  %tmp_last_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 3

ST_1: tmp_id_V_1 [1/1] 0.00ns
:5  %tmp_id_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 4

ST_1: tmp_user_V_1 [1/1] 0.00ns
:6  %tmp_user_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 5

ST_1: stg_21 [1/1] 0.00ns
:7  br i1 %empty_n_4, label %4, label %._crit_edge82

ST_1: storemerge [1/1] 0.84ns
:2  %storemerge = select i1 %tmp_last_V_1, i2 0, i2 -2

ST_1: stg_23 [1/1] 1.09ns
:3  store i2 %storemerge, i2* @DetectState, align 1

ST_1: empty_n [1/1] 0.00ns
:0  %empty_n = call { i1, i256, i32, i1, i3, i12 } @_ssdm_op_NbRead.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

ST_1: empty_n_3 [1/1] 0.00ns
:1  %empty_n_3 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 0

ST_1: tmp_data_V_4 [1/1] 0.00ns
:2  %tmp_data_V_4 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 1

ST_1: tmp_keep_V [1/1] 0.00ns
:3  %tmp_keep_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 2

ST_1: tmp_last_V [1/1] 0.00ns
:4  %tmp_last_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 3

ST_1: tmp_id_V [1/1] 0.00ns
:5  %tmp_id_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 4

ST_1: tmp_user_V [1/1] 0.00ns
:6  %tmp_user_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 5

ST_1: stg_31 [1/1] 0.00ns
:7  br i1 %empty_n_3, label %2, label %._crit_edge81

ST_1: stg_32 [1/1] 1.09ns
:3  store i2 1, i2* @DetectState, align 1


 <State 2>: 0.00ns
ST_2: stg_33 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_34 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_35 [1/1] 0.00ns
:0  br i1 %tmp_last_V_2, label %7, label %._crit_edge84

ST_2: stg_36 [1/1] 0.00ns
:1  br label %._crit_edge84

ST_2: stg_37 [1/1] 0.00ns
._crit_edge84:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %tmp_data_V_2, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

ST_2: stg_38 [1/1] 0.00ns
._crit_edge84:1  br label %._crit_edge83

ST_2: stg_39 [1/1] 0.00ns
._crit_edge83:0  br label %._crit_edge

ST_2: p_Result_3 [1/1] 0.00ns
:0  %p_Result_3 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V, i16 0, i32 176, i32 191)

ST_2: p_Result_4 [1/1] 0.00ns
:1  %p_Result_4 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_3, i16 259, i32 240, i32 255)

ST_2: stg_42 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %p_Result_4, i32 %tmp_keep_V_1, i1 %tmp_last_V_1, i3 %tmp_id_V_1, i12 %tmp_user_V_1)

ST_2: stg_43 [1/1] 0.00ns
:5  br label %._crit_edge82

ST_2: stg_44 [1/1] 0.00ns
._crit_edge82:0  br label %._crit_edge

ST_2: p_Result_s [1/1] 0.00ns
:0  %p_Result_s = call i256 @llvm.part.set.i256.i48(i256 %tmp_data_V_4, i48 40175252601334, i32 208, i32 255)

ST_2: p_Result_1 [1/1] 0.00ns
:1  %p_Result_1 = call i256 @llvm.part.set.i256.i48(i256 %p_Result_s, i48 40175252601330, i32 160, i32 207)

ST_2: p_Result_2 [1/1] 0.00ns
:2  %p_Result_2 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_1, i32 -1062731518, i32 16, i32 47)

ST_2: stg_48 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %p_Result_2, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_2: stg_49 [1/1] 0.00ns
:5  br label %._crit_edge81

ST_2: stg_50 [1/1] 0.00ns
._crit_edge81:0  br label %._crit_edge

ST_2: stg_51 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DetectState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
DetectState_load (load         ) [ 011]
stg_4            (switch       ) [ 000]
empty_n_2        (nbread       ) [ 000]
empty_n_5        (extractvalue ) [ 011]
tmp_data_V_2     (extractvalue ) [ 011]
tmp_keep_V_2     (extractvalue ) [ 011]
tmp_last_V_2     (extractvalue ) [ 011]
tmp_id_V_2       (extractvalue ) [ 011]
tmp_user_V_2     (extractvalue ) [ 011]
stg_12           (br           ) [ 000]
stg_13           (store        ) [ 000]
empty_n_1        (nbread       ) [ 000]
empty_n_4        (extractvalue ) [ 011]
tmp_data_V       (extractvalue ) [ 011]
tmp_keep_V_1     (extractvalue ) [ 011]
tmp_last_V_1     (extractvalue ) [ 011]
tmp_id_V_1       (extractvalue ) [ 011]
tmp_user_V_1     (extractvalue ) [ 011]
stg_21           (br           ) [ 000]
storemerge       (select       ) [ 000]
stg_23           (store        ) [ 000]
empty_n          (nbread       ) [ 000]
empty_n_3        (extractvalue ) [ 011]
tmp_data_V_4     (extractvalue ) [ 011]
tmp_keep_V       (extractvalue ) [ 011]
tmp_last_V       (extractvalue ) [ 011]
tmp_id_V         (extractvalue ) [ 011]
tmp_user_V       (extractvalue ) [ 011]
stg_31           (br           ) [ 000]
stg_32           (store        ) [ 000]
stg_33           (specinterface) [ 000]
stg_34           (specinterface) [ 000]
stg_35           (br           ) [ 000]
stg_36           (br           ) [ 000]
stg_37           (write        ) [ 000]
stg_38           (br           ) [ 000]
stg_39           (br           ) [ 000]
p_Result_3       (partset      ) [ 000]
p_Result_4       (partset      ) [ 000]
stg_42           (write        ) [ 000]
stg_43           (br           ) [ 000]
stg_44           (br           ) [ 000]
p_Result_s       (partset      ) [ 000]
p_Result_1       (partset      ) [ 000]
p_Result_2       (partset      ) [ 000]
stg_48           (write        ) [ 000]
stg_49           (br           ) [ 000]
stg_50           (br           ) [ 000]
stg_51           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="In_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="In_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="In_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="In_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Out_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Out_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Out_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DetectState">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i48"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_nbread_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="305" slack="0"/>
<pin id="76" dir="0" index="1" bw="256" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="0"/>
<pin id="79" dir="0" index="4" bw="3" slack="0"/>
<pin id="80" dir="0" index="5" bw="12" slack="0"/>
<pin id="81" dir="1" index="6" bw="305" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_2/1 empty_n_1/1 empty_n/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="0" index="4" bw="3" slack="0"/>
<pin id="94" dir="0" index="5" bw="12" slack="0"/>
<pin id="95" dir="0" index="6" bw="256" slack="0"/>
<pin id="96" dir="0" index="7" bw="32" slack="1"/>
<pin id="97" dir="0" index="8" bw="1" slack="1"/>
<pin id="98" dir="0" index="9" bw="3" slack="1"/>
<pin id="99" dir="0" index="10" bw="12" slack="1"/>
<pin id="100" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_37/2 stg_42/2 stg_48/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="305" slack="0"/>
<pin id="109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n_5/1 empty_n_4/1 empty_n_3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="305" slack="0"/>
<pin id="113" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/1 tmp_data_V/1 tmp_data_V_4/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="305" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_2/1 tmp_keep_V_1/1 tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="305" slack="0"/>
<pin id="121" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 tmp_last_V_1/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="305" slack="0"/>
<pin id="125" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_2/1 tmp_id_V_1/1 tmp_id_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="305" slack="0"/>
<pin id="129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_2/1 tmp_user_V_1/1 tmp_user_V/1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="256" slack="1"/>
<pin id="133" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 tmp_data_V tmp_data_V_4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_2 tmp_keep_V_1 tmp_keep_V "/>
</bind>
</comp>

<comp id="141" class="1005" name="reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_2 tmp_id_V_1 tmp_id_V "/>
</bind>
</comp>

<comp id="146" class="1005" name="reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="1"/>
<pin id="148" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_2 tmp_user_V_1 tmp_user_V "/>
</bind>
</comp>

<comp id="151" class="1004" name="DetectState_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DetectState_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="stg_13_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_13/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="storemerge_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="stg_23_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="stg_32_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_32/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="256" slack="0"/>
<pin id="183" dir="0" index="1" bw="256" slack="1"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="9" slack="0"/>
<pin id="186" dir="0" index="4" bw="9" slack="0"/>
<pin id="187" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Result_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="256" slack="0"/>
<pin id="195" dir="0" index="1" bw="256" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="0" index="3" bw="9" slack="0"/>
<pin id="198" dir="0" index="4" bw="9" slack="0"/>
<pin id="199" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="256" slack="0"/>
<pin id="208" dir="0" index="1" bw="256" slack="1"/>
<pin id="209" dir="0" index="2" bw="47" slack="0"/>
<pin id="210" dir="0" index="3" bw="9" slack="0"/>
<pin id="211" dir="0" index="4" bw="9" slack="0"/>
<pin id="212" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="256" slack="0"/>
<pin id="220" dir="0" index="1" bw="256" slack="0"/>
<pin id="221" dir="0" index="2" bw="47" slack="0"/>
<pin id="222" dir="0" index="3" bw="9" slack="0"/>
<pin id="223" dir="0" index="4" bw="9" slack="0"/>
<pin id="224" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="256" slack="0"/>
<pin id="232" dir="0" index="1" bw="256" slack="0"/>
<pin id="233" dir="0" index="2" bw="31" slack="0"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="0" index="4" bw="7" slack="0"/>
<pin id="236" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="DetectState_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="DetectState_load "/>
</bind>
</comp>

<comp id="247" class="1005" name="empty_n_5_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_last_V_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="empty_n_4_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_last_V_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="empty_n_3_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_last_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="110"><net_src comp="74" pin="6"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="74" pin="6"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="74" pin="6"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="74" pin="6"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="74" pin="6"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="74" pin="6"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="111" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="88" pin=6"/></net>

<net id="139"><net_src comp="115" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="88" pin=7"/></net>

<net id="144"><net_src comp="123" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="88" pin=9"/></net>

<net id="149"><net_src comp="127" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="88" pin=10"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="119" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="131" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="181" pin="5"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="205"><net_src comp="193" pin="5"/><net_sink comp="88" pin=6"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="131" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="206" pin="5"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="218" pin="5"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="242"><net_src comp="230" pin="5"/><net_sink comp="88" pin=6"/></net>

<net id="246"><net_src comp="151" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="107" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="119" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="88" pin=8"/></net>

<net id="259"><net_src comp="107" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="119" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="88" pin=8"/></net>

<net id="268"><net_src comp="107" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="119" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="88" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_V_data_V | {2 }
	Port: Out_V_keep_V | {2 }
	Port: Out_V_last_V | {2 }
	Port: Out_V_id_V | {2 }
	Port: Out_V_user_V | {2 }
	Port: DetectState | {1 }
 - Input state : 
	Port: example_axi_stream_pass : In_V_data_V | {1 }
	Port: example_axi_stream_pass : In_V_keep_V | {1 }
	Port: example_axi_stream_pass : In_V_last_V | {1 }
	Port: example_axi_stream_pass : In_V_id_V | {1 }
	Port: example_axi_stream_pass : In_V_user_V | {1 }
	Port: example_axi_stream_pass : DetectState | {1 }
  - Chain level:
	State 1
		stg_4 : 1
		stg_12 : 1
		stg_21 : 1
		storemerge : 1
		stg_23 : 2
		stg_31 : 1
	State 2
		p_Result_4 : 1
		stg_42 : 2
		p_Result_1 : 1
		p_Result_2 : 2
		stg_48 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|  select  | storemerge_fu_161 |    0    |    2    |
|----------|-------------------|---------|---------|
|  nbread  |  grp_nbread_fu_74 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_88  |    0    |    0    |
|----------|-------------------|---------|---------|
|          |     grp_fu_107    |    0    |    0    |
|          |     grp_fu_111    |    0    |    0    |
|extractvalue|     grp_fu_115    |    0    |    0    |
|          |     grp_fu_119    |    0    |    0    |
|          |     grp_fu_123    |    0    |    0    |
|          |     grp_fu_127    |    0    |    0    |
|----------|-------------------|---------|---------|
|          | p_Result_3_fu_181 |    0    |    0    |
|          | p_Result_4_fu_193 |    0    |    0    |
|  partset | p_Result_s_fu_206 |    0    |    0    |
|          | p_Result_1_fu_218 |    0    |    0    |
|          | p_Result_2_fu_230 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    2    |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|DetectState_load_reg_243|    2   |
|    empty_n_3_reg_265   |    1   |
|    empty_n_4_reg_256   |    1   |
|    empty_n_5_reg_247   |    1   |
|         reg_131        |   256  |
|         reg_136        |   32   |
|         reg_141        |    3   |
|         reg_146        |   12   |
|  tmp_last_V_1_reg_260  |    1   |
|  tmp_last_V_2_reg_251  |    1   |
|   tmp_last_V_reg_269   |    1   |
+------------------------+--------+
|          Total         |   311  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_88 |  p6  |   3  |  256 |   768  ||   256   |
| grp_write_fu_88 |  p8  |   3  |   1  |    3   ||    1    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   771  ||   2.17  ||   257   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    2   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   257  |
|  Register |    -   |   311  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   311  |   259  |
+-----------+--------+--------+--------+
