Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 14:34:58 2025
| Host         : Thomas-AMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file P_bit_AND_timing_summary_routed.rpt -pb P_bit_AND_timing_summary_routed.pb -rpx P_bit_AND_timing_summary_routed.rpx -warn_on_violation
| Design       : P_bit_AND
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          12          
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.359      -18.419                     22                  165        0.178        0.000                      0                  165        3.500        0.000                       0                   118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.359      -18.419                     22                  165        0.178        0.000                      0                  165        3.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -1.359ns,  Total Violation      -18.419ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.359ns  (required time - arrival time)
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[0]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 3.051ns (35.584%)  route 5.523ns (64.416%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 12.422 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.660     4.883    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          0.906     6.245    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_79
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.369 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111/O
                         net (fo=1, routed)           0.000     6.369    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.767 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     7.736    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.860 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     8.520    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.644 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     9.453    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.068 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.817    10.885    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_4
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    11.216 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5/O
                         net (fo=2, routed)           0.491    11.706    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.332    12.038 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    12.038    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.585 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[2]
                         net (fo=2, routed)           0.872    13.457    P_bit_instances[2].p_bit_inst_n_6
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540    12.422    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKARDCLK
                         clock pessimism              0.455    12.877    
                         clock uncertainty           -0.035    12.842    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    12.098    I_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -13.457    
  -------------------------------------------------------------------
                         slack                                 -1.359    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[0]/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 3.035ns (35.731%)  route 5.459ns (64.269%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.660     4.883    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          0.906     6.245    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_79
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.369 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111/O
                         net (fo=1, routed)           0.000     6.369    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.767 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     7.736    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.860 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     8.520    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.644 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     9.453    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.009 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.788    10.796    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_5
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    11.127 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9/O
                         net (fo=2, routed)           0.580    11.708    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.296 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.296    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.630 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[1]
                         net (fo=2, routed)           0.747    13.377    P_bit_instances[2].p_bit_inst_n_7
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538    12.420    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKBWRCLK
                         clock pessimism              0.455    12.875    
                         clock uncertainty           -0.035    12.840    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    12.095    I_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                 -1.282    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[0]/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 3.035ns (35.731%)  route 5.459ns (64.269%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 12.422 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.660     4.883    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          0.906     6.245    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_79
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.369 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111/O
                         net (fo=1, routed)           0.000     6.369    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.767 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     7.736    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.860 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     8.520    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.644 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     9.453    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.009 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.788    10.796    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_5
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    11.127 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9/O
                         net (fo=2, routed)           0.580    11.708    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.296 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.296    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.630 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[1]
                         net (fo=2, routed)           0.747    13.377    P_bit_instances[2].p_bit_inst_n_7
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540    12.422    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKARDCLK
                         clock pessimism              0.455    12.877    
                         clock uncertainty           -0.035    12.842    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.745    12.097    I_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.220ns  (required time - arrival time)
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[0]/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 3.051ns (36.180%)  route 5.382ns (63.820%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.660     4.883    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          0.906     6.245    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_79
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.369 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111/O
                         net (fo=1, routed)           0.000     6.369    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.767 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     7.736    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.860 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     8.520    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.644 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     9.453    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.068 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.817    10.885    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_4
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    11.216 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5/O
                         net (fo=2, routed)           0.491    11.706    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.332    12.038 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    12.038    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.585 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[2]
                         net (fo=2, routed)           0.730    13.316    P_bit_instances[2].p_bit_inst_n_6
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538    12.420    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKBWRCLK
                         clock pessimism              0.455    12.875    
                         clock uncertainty           -0.035    12.840    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    12.096    I_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                 -1.220    

Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[1]/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 3.174ns (38.061%)  route 5.165ns (61.939%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.741     4.964    P_bit_instances[0].p_bit_inst/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/Q
                         net (fo=10, routed)          0.629     6.049    P_bit_instances[2].p_bit_inst/m_i_reg_0_repN_1_alias
    SLICE_X36Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.173 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111/O
                         net (fo=1, routed)           0.000     6.173    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.571 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_73/CO[3]
                         net (fo=31, routed)          0.728     7.299    P_bit_instances[2].p_bit_inst/p_6_in
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.423 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70/O
                         net (fo=12, routed)          0.751     8.175    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100/O
                         net (fo=1, routed)           0.635     8.933    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.057 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63/O
                         net (fo=1, routed)           0.000     9.057    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.604 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975    10.579    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.910 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    11.618    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    11.949 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    11.949    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.325 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.325    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.564 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[2]
                         net (fo=2, routed)           0.739    13.303    P_bit_instances[2].p_bit_inst_n_15
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538    12.420    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKBWRCLK
                         clock pessimism              0.455    12.875    
                         clock uncertainty           -0.035    12.840    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.743    12.097    I_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[1]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 3.174ns (38.054%)  route 5.167ns (61.946%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 12.422 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.741     4.964    P_bit_instances[0].p_bit_inst/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/Q
                         net (fo=10, routed)          0.629     6.049    P_bit_instances[2].p_bit_inst/m_i_reg_0_repN_1_alias
    SLICE_X36Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.173 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111/O
                         net (fo=1, routed)           0.000     6.173    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.571 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_73/CO[3]
                         net (fo=31, routed)          0.728     7.299    P_bit_instances[2].p_bit_inst/p_6_in
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.423 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70/O
                         net (fo=12, routed)          0.751     8.175    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100/O
                         net (fo=1, routed)           0.635     8.933    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.057 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63/O
                         net (fo=1, routed)           0.000     9.057    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.604 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975    10.579    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.910 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    11.618    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    11.949 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    11.949    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.325 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.325    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.564 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[2]
                         net (fo=2, routed)           0.741    13.305    P_bit_instances[2].p_bit_inst_n_15
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540    12.422    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKARDCLK
                         clock pessimism              0.455    12.877    
                         clock uncertainty           -0.035    12.842    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    12.099    I_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[1]/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 3.154ns (38.547%)  route 5.028ns (61.453%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.741     4.964    P_bit_instances[0].p_bit_inst/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/Q
                         net (fo=10, routed)          0.629     6.049    P_bit_instances[2].p_bit_inst/m_i_reg_0_repN_1_alias
    SLICE_X36Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.173 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111/O
                         net (fo=1, routed)           0.000     6.173    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.571 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_73/CO[3]
                         net (fo=31, routed)          0.728     7.299    P_bit_instances[2].p_bit_inst/p_6_in
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.423 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70/O
                         net (fo=12, routed)          0.751     8.175    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100/O
                         net (fo=1, routed)           0.635     8.933    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.057 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63/O
                         net (fo=1, routed)           0.000     9.057    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.604 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975    10.579    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.910 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    11.618    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    11.949 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    11.949    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.325 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.325    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.544 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[0]
                         net (fo=2, routed)           0.602    13.146    P_bit_instances[2].p_bit_inst_n_17
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538    12.420    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKBWRCLK
                         clock pessimism              0.455    12.875    
                         clock uncertainty           -0.035    12.840    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.737    12.103    I_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[1]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 3.154ns (38.540%)  route 5.030ns (61.460%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 12.422 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.741     4.964    P_bit_instances[0].p_bit_inst/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.420 r  P_bit_instances[0].p_bit_inst/m_i_reg_replica_1/Q
                         net (fo=10, routed)          0.629     6.049    P_bit_instances[2].p_bit_inst/m_i_reg_0_repN_1_alias
    SLICE_X36Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.173 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111/O
                         net (fo=1, routed)           0.000     6.173    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.571 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_73/CO[3]
                         net (fo=31, routed)          0.728     7.299    P_bit_instances[2].p_bit_inst/p_6_in
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.423 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70/O
                         net (fo=12, routed)          0.751     8.175    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_70_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.299 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100/O
                         net (fo=1, routed)           0.635     8.933    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_100_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.057 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63/O
                         net (fo=1, routed)           0.000     9.057    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_63_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.604 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975    10.579    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.910 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    11.618    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    11.949 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    11.949    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.325 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.325    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.544 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[0]
                         net (fo=2, routed)           0.604    13.148    P_bit_instances[2].p_bit_inst_n_17
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540    12.422    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKARDCLK
                         clock pessimism              0.455    12.877    
                         clock uncertainty           -0.035    12.842    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    12.105    I_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[0]/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 2.923ns (35.486%)  route 5.314ns (64.514%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.660     4.883    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          0.906     6.245    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_79
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.369 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111/O
                         net (fo=1, routed)           0.000     6.369    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.767 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     7.736    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.860 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     8.520    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.644 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     9.453    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.009 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.788    10.796    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_5
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    11.127 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9/O
                         net (fo=2, routed)           0.580    11.708    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.296 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.296    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.518 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.602    13.120    P_bit_instances[2].p_bit_inst_n_8
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538    12.420    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKBWRCLK
                         clock pessimism              0.455    12.875    
                         clock uncertainty           -0.035    12.840    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.741    12.099    I_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[0]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 2.923ns (35.479%)  route 5.316ns (64.521%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 12.422 - 8.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.660     4.883    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          0.906     6.245    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_79
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.369 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111/O
                         net (fo=1, routed)           0.000     6.369    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.767 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     7.736    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.860 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     8.520    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.644 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     9.453    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.009 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.788    10.796    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_5
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    11.127 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9/O
                         net (fo=2, routed)           0.580    11.708    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.296 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.296    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.518 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.604    13.122    P_bit_instances[2].p_bit_inst_n_8
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540    12.422    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKARDCLK
                         clock pessimism              0.455    12.877    
                         clock uncertainty           -0.035    12.842    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    12.101    I_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                 -1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.029%)  route 0.125ns (46.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.515    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y38         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[28]/Q
                         net (fo=3, routed)           0.125     1.781    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR[28]
    SLICE_X37Y38         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     2.033    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y38         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X37Y38         FDPE (Hold_fdpe_C_D)         0.075     1.603    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.587     1.514    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y37         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[14]/Q
                         net (fo=3, routed)           0.122     1.777    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR[14]
    SLICE_X36Y36         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     2.030    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y36         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[15]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X36Y36         FDPE (Hold_fdpe_C_D)         0.070     1.598    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.513    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y36         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[9]/Q
                         net (fo=3, routed)           0.127     1.781    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR[9]
    SLICE_X36Y36         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.854     2.030    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y36         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X36Y36         FDPE (Hold_fdpe_C_D)         0.070     1.596    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.584     1.511    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/Q
                         net (fo=3, routed)           0.129     1.781    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg_n_0_[18]
    SLICE_X37Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X37Y32         FDPE (Hold_fdpe_C_D)         0.070     1.594    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.583     1.510    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[15]/Q
                         net (fo=3, routed)           0.109     1.783    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg_n_0_[15]
    SLICE_X37Y31         FDCE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.850     2.026    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[16]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X37Y31         FDCE (Hold_fdce_C_D)         0.070     1.594    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.045%)  route 0.140ns (42.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.489    P_bit_instances[1].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X35Y41         FDCE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[22]/Q
                         net (fo=4, routed)           0.140     1.770    P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg_n_0_[22]
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.815 r  P_bit_instances[1].p_bit_inst/lfsr_inst/p_3_out/O
                         net (fo=1, routed)           0.000     1.815    P_bit_instances[1].p_bit_inst/lfsr_inst/p_3_out_n_0
    SLICE_X34Y40         FDCE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     2.007    P_bit_instances[1].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.120     1.625    P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.926%)  route 0.114ns (41.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.587     1.514    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X38Y37         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[25]/Q
                         net (fo=3, routed)           0.114     1.792    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR[25]
    SLICE_X36Y38         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     2.033    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y38         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[26]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X36Y38         FDPE (Hold_fdpe_C_D)         0.070     1.601    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.561     1.488    P_bit_instances[1].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X35Y39         FDPE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/Q
                         net (fo=3, routed)           0.123     1.752    P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg_n_0_[13]
    SLICE_X34Y39         FDPE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     2.006    P_bit_instances[1].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X34Y39         FDPE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[14]/C
                         clock pessimism             -0.505     1.501    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.059     1.560    P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.869%)  route 0.136ns (49.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.588     1.515    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y38         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=4, routed)           0.136     1.792    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR[1]
    SLICE_X36Y38         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     2.033    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X36Y38         FDCE (Hold_fdce_C_D)         0.072     1.600    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.643%)  route 0.117ns (45.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.587     1.514    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[20]/Q
                         net (fo=3, routed)           0.117     1.772    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR[20]
    SLICE_X37Y37         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.855     2.031    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y37         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[21]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.047     1.574    P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y14   I_i_reg[0]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y14   I_i_reg[0]/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y15   I_i_reg[1]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y15   I_i_reg[1]/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y12   I_i_reg[2]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y12   I_i_reg[2]/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X39Y33   active_P_bit_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X39Y33   active_P_bit_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X39Y33   active_P_bit_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y33   active_P_bit_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y31   clk_delay_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 3.164ns (54.577%)  route 2.633ns (45.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.660     4.883    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.339 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          2.633     7.972    P_bit_instances[1].p_bit_inst_n_0
    Y17                  OBUF (Prop_obuf_I_O)         2.708    10.680 r  m[1]_INST_0/O
                         net (fo=0)                   0.000    10.680    m[1]
    Y17                                                               r  m[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[2].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.510ns  (logic 3.171ns (57.549%)  route 2.339ns (42.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.661     4.884    P_bit_instances[2].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  P_bit_instances[2].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.456     5.340 r  P_bit_instances[2].p_bit_inst/m_i_reg/Q
                         net (fo=4, routed)           2.339     7.679    P_bit_instances[2].p_bit_inst_n_0
    Y16                  OBUF (Prop_obuf_I_O)         2.715    10.394 r  m[2]_INST_0/O
                         net (fo=0)                   0.000    10.394    m[2]
    Y16                                                               r  m[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 3.187ns (59.524%)  route 2.167ns (40.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.662     4.885    P_bit_instances[0].p_bit_inst/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456     5.341 r  P_bit_instances[0].p_bit_inst/m_i_reg/Q
                         net (fo=12, routed)          2.167     7.508    P_bit_instances[0].p_bit_inst_n_0
    W14                  OBUF (Prop_obuf_I_O)         2.731    10.238 r  m[0]_INST_0/O
                         net (fo=0)                   0.000    10.238    m[0]
    W14                                                               r  m[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.387ns (69.362%)  route 0.613ns (30.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.555     1.482    P_bit_instances[0].p_bit_inst/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  P_bit_instances[0].p_bit_inst/m_i_reg/Q
                         net (fo=12, routed)          0.613     2.236    P_bit_instances[0].p_bit_inst_n_0
    W14                  OBUF (Prop_obuf_I_O)         1.246     3.482 r  m[0]_INST_0/O
                         net (fo=0)                   0.000     3.482    m[0]
    W14                                                               r  m[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[2].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.372ns (67.720%)  route 0.654ns (32.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.554     1.481    P_bit_instances[2].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  P_bit_instances[2].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  P_bit_instances[2].p_bit_inst/m_i_reg/Q
                         net (fo=4, routed)           0.654     2.276    P_bit_instances[2].p_bit_inst_n_0
    Y16                  OBUF (Prop_obuf_I_O)         1.231     3.506 r  m[2]_INST_0/O
                         net (fo=0)                   0.000     3.506    m[2]
    Y16                                                               r  m[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.365ns (62.037%)  route 0.835ns (37.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.553     1.480    P_bit_instances[1].p_bit_inst/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  P_bit_instances[1].p_bit_inst/m_i_reg/Q
                         net (fo=30, routed)          0.835     2.456    P_bit_instances[1].p_bit_inst_n_0
    Y17                  OBUF (Prop_obuf_I_O)         1.224     3.680 r  m[1]_INST_0/O
                         net (fo=0)                   0.000     3.680    m[1]
    Y17                                                               r  m[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h[0][2]
                            (input port)
  Destination:            I_i_reg[0]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.333ns  (logic 3.665ns (29.714%)  route 8.669ns (70.286%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  h[0][2] (IN)
                         net (fo=0)                   0.000     0.000    h[0][2]
    T17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  I_i_reg[0]_i_71/O
                         net (fo=16, routed)          2.792     3.735    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.859 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_114/O
                         net (fo=5, routed)           1.260     5.118    P_bit_instances[2].p_bit_inst/h[0][5]
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110/O
                         net (fo=1, routed)           0.000     5.242    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.643 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     6.612    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.736 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     7.396    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     8.329    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.944 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.817     9.761    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_4
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.092 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5/O
                         net (fo=2, routed)           0.491    10.583    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.332    10.915 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    10.915    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.462 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[2]
                         net (fo=2, routed)           0.872    12.333    P_bit_instances[2].p_bit_inst_n_6
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540     4.422    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKARDCLK

Slack:                    inf
  Source:                 h[1][2]
                            (input port)
  Destination:            I_i_reg[1]/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.291ns  (logic 3.608ns (29.352%)  route 8.684ns (70.647%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  h[1][2] (IN)
                         net (fo=0)                   0.000     0.000    h[1][2]
    V20                  IBUF (Prop_ibuf_I_O)         0.975     0.975 f  I_i_reg[1]_i_71/O
                         net (fo=16, routed)          2.896     3.871    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     3.995 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103/O
                         net (fo=6, routed)           1.290     5.285    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.153     5.438 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_comp_1/O
                         net (fo=1, routed)           1.115     6.553    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_n_0_repN_1
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.331     6.884 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_comp/O
                         net (fo=12, routed)          0.628     7.512    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24/O
                         net (fo=1, routed)           0.331     7.967    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.352 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.352    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.591 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975     9.566    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.897 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    10.604    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    10.935 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    10.935    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.311 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.311    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.550 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[2]
                         net (fo=2, routed)           0.741    12.291    P_bit_instances[2].p_bit_inst_n_15
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540     4.422    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKARDCLK

Slack:                    inf
  Source:                 h[1][2]
                            (input port)
  Destination:            I_i_reg[1]/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.290ns  (logic 3.608ns (29.356%)  route 8.682ns (70.644%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  h[1][2] (IN)
                         net (fo=0)                   0.000     0.000    h[1][2]
    V20                  IBUF (Prop_ibuf_I_O)         0.975     0.975 f  I_i_reg[1]_i_71/O
                         net (fo=16, routed)          2.896     3.871    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     3.995 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103/O
                         net (fo=6, routed)           1.290     5.285    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.153     5.438 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_comp_1/O
                         net (fo=1, routed)           1.115     6.553    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_n_0_repN_1
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.331     6.884 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_comp/O
                         net (fo=12, routed)          0.628     7.512    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24/O
                         net (fo=1, routed)           0.331     7.967    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.352 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.352    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.591 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975     9.566    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.897 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    10.604    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    10.935 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    10.935    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.311 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.311    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.550 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[2]
                         net (fo=2, routed)           0.739    12.290    P_bit_instances[2].p_bit_inst_n_15
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKBWRCLK

Slack:                    inf
  Source:                 h[0][2]
                            (input port)
  Destination:            I_i_reg[0]/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.253ns  (logic 3.649ns (29.778%)  route 8.604ns (70.222%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  h[0][2] (IN)
                         net (fo=0)                   0.000     0.000    h[0][2]
    T17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  I_i_reg[0]_i_71/O
                         net (fo=16, routed)          2.792     3.735    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.859 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_114/O
                         net (fo=5, routed)           1.260     5.118    P_bit_instances[2].p_bit_inst/h[0][5]
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110/O
                         net (fo=1, routed)           0.000     5.242    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.643 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     6.612    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.736 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     7.396    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     8.329    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.885 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.788     9.673    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_5
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.004 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9/O
                         net (fo=2, routed)           0.580    10.584    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.172 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.506 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[1]
                         net (fo=2, routed)           0.747    12.253    P_bit_instances[2].p_bit_inst_n_7
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540     4.422    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKARDCLK

Slack:                    inf
  Source:                 h[0][2]
                            (input port)
  Destination:            I_i_reg[0]/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.253ns  (logic 3.649ns (29.778%)  route 8.604ns (70.222%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  h[0][2] (IN)
                         net (fo=0)                   0.000     0.000    h[0][2]
    T17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  I_i_reg[0]_i_71/O
                         net (fo=16, routed)          2.792     3.735    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.859 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_114/O
                         net (fo=5, routed)           1.260     5.118    P_bit_instances[2].p_bit_inst/h[0][5]
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110/O
                         net (fo=1, routed)           0.000     5.242    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.643 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     6.612    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.736 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     7.396    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     8.329    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.885 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.788     9.673    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_5
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.004 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9/O
                         net (fo=2, routed)           0.580    10.584    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_9_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.172 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_2_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.506 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[1]
                         net (fo=2, routed)           0.747    12.253    P_bit_instances[2].p_bit_inst_n_7
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKBWRCLK

Slack:                    inf
  Source:                 h[0][2]
                            (input port)
  Destination:            I_i_reg[0]/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.192ns  (logic 3.665ns (30.058%)  route 8.527ns (69.942%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  h[0][2] (IN)
                         net (fo=0)                   0.000     0.000    h[0][2]
    T17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  I_i_reg[0]_i_71/O
                         net (fo=16, routed)          2.792     3.735    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_111_1
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.859 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_114/O
                         net (fo=5, routed)           1.260     5.118    P_bit_instances[2].p_bit_inst/h[0][5]
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110/O
                         net (fo=1, routed)           0.000     5.242    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_110_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.643 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_73/CO[3]
                         net (fo=32, routed)          0.969     6.612    P_bit_instances[2].p_bit_inst/p_12_in
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.736 f  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_comp/O
                         net (fo=9, routed)           0.661     7.396    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_67_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59/O
                         net (fo=1, routed)           0.809     8.329    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_59_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.944 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22/O[3]
                         net (fo=2, routed)           0.817     9.761    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_22_n_4
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331    10.092 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5/O
                         net (fo=2, routed)           0.491    10.583    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.332    10.915 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    10.915    P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_8_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.462 r  P_bit_instances[2].p_bit_inst/I_i_reg[0]_i_1/O[2]
                         net (fo=2, routed)           0.730    12.192    P_bit_instances[2].p_bit_inst_n_6
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  I_i_reg[0]/CLKBWRCLK

Slack:                    inf
  Source:                 h[1][2]
                            (input port)
  Destination:            I_i_reg[1]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.134ns  (logic 3.588ns (29.567%)  route 8.547ns (70.433%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  h[1][2] (IN)
                         net (fo=0)                   0.000     0.000    h[1][2]
    V20                  IBUF (Prop_ibuf_I_O)         0.975     0.975 f  I_i_reg[1]_i_71/O
                         net (fo=16, routed)          2.896     3.871    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     3.995 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103/O
                         net (fo=6, routed)           1.290     5.285    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.153     5.438 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_comp_1/O
                         net (fo=1, routed)           1.115     6.553    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_n_0_repN_1
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.331     6.884 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_comp/O
                         net (fo=12, routed)          0.628     7.512    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24/O
                         net (fo=1, routed)           0.331     7.967    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.352 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.352    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.591 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975     9.566    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.897 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    10.604    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    10.935 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    10.935    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.311 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.311    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.530 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[0]
                         net (fo=2, routed)           0.604    12.134    P_bit_instances[2].p_bit_inst_n_17
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540     4.422    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKARDCLK

Slack:                    inf
  Source:                 h[1][2]
                            (input port)
  Destination:            I_i_reg[1]/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.133ns  (logic 3.588ns (29.571%)  route 8.545ns (70.429%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  h[1][2] (IN)
                         net (fo=0)                   0.000     0.000    h[1][2]
    V20                  IBUF (Prop_ibuf_I_O)         0.975     0.975 f  I_i_reg[1]_i_71/O
                         net (fo=16, routed)          2.896     3.871    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     3.995 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103/O
                         net (fo=6, routed)           1.290     5.285    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.153     5.438 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_comp_1/O
                         net (fo=1, routed)           1.115     6.553    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_n_0_repN_1
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.331     6.884 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_comp/O
                         net (fo=12, routed)          0.628     7.512    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24/O
                         net (fo=1, routed)           0.331     7.967    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.352 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.352    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.591 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975     9.566    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.897 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    10.604    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    10.935 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    10.935    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.311 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.311    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.530 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[0]
                         net (fo=2, routed)           0.602    12.133    P_bit_instances[2].p_bit_inst_n_17
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKBWRCLK

Slack:                    inf
  Source:                 h[1][2]
                            (input port)
  Destination:            I_i_reg[1]/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.097ns  (logic 3.692ns (30.520%)  route 8.405ns (69.480%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  h[1][2] (IN)
                         net (fo=0)                   0.000     0.000    h[1][2]
    V20                  IBUF (Prop_ibuf_I_O)         0.975     0.975 f  I_i_reg[1]_i_71/O
                         net (fo=16, routed)          2.896     3.871    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     3.995 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103/O
                         net (fo=6, routed)           1.290     5.285    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.153     5.438 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_comp_1/O
                         net (fo=1, routed)           1.115     6.553    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_n_0_repN_1
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.331     6.884 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_comp/O
                         net (fo=12, routed)          0.628     7.512    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24/O
                         net (fo=1, routed)           0.331     7.967    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.352 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.352    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.591 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975     9.566    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.897 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    10.604    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    10.935 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    10.935    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.311 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.311    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.634 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[1]
                         net (fo=2, routed)           0.462    12.097    P_bit_instances[2].p_bit_inst_n_16
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.540     4.422    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKARDCLK

Slack:                    inf
  Source:                 h[1][2]
                            (input port)
  Destination:            I_i_reg[1]/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.097ns  (logic 3.692ns (30.520%)  route 8.405ns (69.480%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  h[1][2] (IN)
                         net (fo=0)                   0.000     0.000    h[1][2]
    V20                  IBUF (Prop_ibuf_I_O)         0.975     0.975 f  I_i_reg[1]_i_71/O
                         net (fo=16, routed)          2.896     3.871    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_111_0
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124     3.995 f  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103/O
                         net (fo=6, routed)           1.290     5.285    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_103_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.153     5.438 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_comp_1/O
                         net (fo=1, routed)           1.115     6.553    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_69_n_0_repN_1
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.331     6.884 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_comp/O
                         net (fo=12, routed)          0.628     7.512    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_65_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.636 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24/O
                         net (fo=1, routed)           0.331     7.967    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_24_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.352 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.352    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_17_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.591 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.975     9.566    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_22_n_5
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.331     9.897 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9/O
                         net (fo=2, routed)           0.708    10.604    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_9_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I3_O)        0.331    10.935 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13/O
                         net (fo=1, routed)           0.000    10.935    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_13_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.311 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.311    P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.634 r  P_bit_instances[2].p_bit_inst/I_i_reg[1]_i_1/O[1]
                         net (fo=2, routed)           0.462    12.097    P_bit_instances[2].p_bit_inst_n_16
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y15         RAMB18E1                                     r  I_i_reg[1]/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.343ns (32.789%)  route 0.703ns (67.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.300     1.047    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X38Y32         FDPE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X38Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.343ns (32.789%)  route 0.703ns (67.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.300     1.047    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X38Y32         FDPE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X38Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.343ns (32.718%)  route 0.706ns (67.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.303     1.049    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X37Y32         FDPE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.343ns (32.718%)  route 0.706ns (67.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.303     1.049    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X37Y32         FDCE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[21]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.343ns (32.718%)  route 0.706ns (67.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.303     1.049    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X37Y32         FDPE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[22]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.343ns (32.718%)  route 0.706ns (67.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.303     1.049    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X37Y32         FDPE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[17]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.343ns (32.583%)  route 0.710ns (67.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.307     1.053    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X36Y32         FDPE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y32         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.343ns (32.583%)  route 0.710ns (67.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.307     1.053    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X36Y32         FDCE                                         f  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.851     2.027    P_bit_instances[2].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.343ns (31.313%)  route 0.753ns (68.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.350     1.096    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n
    SLICE_X37Y38         FDCE                                         f  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     2.033    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y38         FDCE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.343ns (31.313%)  route 0.753ns (68.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    Y14                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.701    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.746 f  P_bit_instances[0].p_bit_inst/lfsr_inst/clk_delay[1]_i_2/O
                         net (fo=101, routed)         0.350     1.096    P_bit_instances[0].p_bit_inst/lfsr_inst/reset_n
    SLICE_X37Y38         FDPE                                         f  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.857     2.033    P_bit_instances[0].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X37Y38         FDPE                                         r  P_bit_instances[0].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/C





