14:01:48 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
14:01:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
14:01:52 INFO  : Registering command handlers for Vitis TCF services
14:01:52 INFO  : Platform repository initialization has completed.
14:01:58 INFO  : XSCT server has started successfully.
14:02:00 INFO  : Successfully done setting XSCT server connection channel  
14:02:00 INFO  : plnx-install-location is set to ''
14:02:00 INFO  : Successfully done query RDI_DATADIR 
14:02:00 INFO  : Successfully done setting workspace for the tool. 
14:05:12 INFO  : Result from executing command 'getProjects': conv_v2
14:05:12 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:06:33 INFO  : Result from executing command 'getProjects': conv_v2
14:06:33 INFO  : Result from executing command 'getPlatforms': conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:09:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
14:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:09:47 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
14:12:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
14:12:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:12:28 INFO  : 'jtag frequency' command is executed.
14:12:28 INFO  : Context for 'APU' is selected.
14:12:28 INFO  : System reset is completed.
14:12:31 INFO  : 'after 3000' command is executed.
14:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:12:33 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
14:12:33 INFO  : Context for 'APU' is selected.
14:12:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
14:12:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:33 INFO  : Context for 'APU' is selected.
14:12:33 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
14:12:33 INFO  : 'ps7_init' command is executed.
14:12:33 INFO  : 'ps7_post_config' command is executed.
14:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:34 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:34 INFO  : 'con' command is executed.
14:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:34 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
16:03:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
09:09:33 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
09:09:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
09:09:41 INFO  : XSCT server has started successfully.
09:09:41 INFO  : plnx-install-location is set to ''
09:09:41 INFO  : Successfully done setting XSCT server connection channel  
09:09:41 INFO  : Successfully done setting workspace for the tool. 
09:09:42 INFO  : Registering command handlers for Vitis TCF services
09:09:42 INFO  : Platform repository initialization has completed.
09:09:44 INFO  : Successfully done query RDI_DATADIR 
09:39:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
09:40:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
09:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:40:39 INFO  : 'jtag frequency' command is executed.
09:40:39 INFO  : Context for 'APU' is selected.
09:40:39 INFO  : System reset is completed.
09:40:42 INFO  : 'after 3000' command is executed.
09:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:40:45 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
09:40:45 INFO  : Context for 'APU' is selected.
09:40:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
09:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:45 INFO  : Context for 'APU' is selected.
09:40:45 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
09:40:45 INFO  : 'ps7_init' command is executed.
09:40:45 INFO  : 'ps7_post_config' command is executed.
09:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:46 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:46 INFO  : 'con' command is executed.
09:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:40:46 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
09:41:03 INFO  : Disconnected from the channel tcfchan#1.
09:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:41:04 INFO  : 'jtag frequency' command is executed.
09:41:04 INFO  : Context for 'APU' is selected.
09:41:04 INFO  : System reset is completed.
09:41:07 INFO  : 'after 3000' command is executed.
09:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:41:10 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
09:41:10 INFO  : Context for 'APU' is selected.
09:41:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
09:41:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:12 INFO  : Context for 'APU' is selected.
09:41:12 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
09:41:12 INFO  : 'ps7_init' command is executed.
09:41:12 INFO  : 'ps7_post_config' command is executed.
09:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:12 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:13 INFO  : 'con' command is executed.
09:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:41:13 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
09:41:29 INFO  : Disconnected from the channel tcfchan#2.
09:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:41:30 INFO  : 'jtag frequency' command is executed.
09:41:30 INFO  : Context for 'APU' is selected.
09:41:31 INFO  : System reset is completed.
09:41:34 INFO  : 'after 3000' command is executed.
09:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:41:36 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
09:41:36 INFO  : Context for 'APU' is selected.
09:41:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
09:41:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:38 INFO  : Context for 'APU' is selected.
09:41:38 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
09:41:39 INFO  : 'ps7_init' command is executed.
09:41:39 INFO  : 'ps7_post_config' command is executed.
09:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:39 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:39 INFO  : 'con' command is executed.
09:41:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:41:39 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
09:42:04 INFO  : Disconnected from the channel tcfchan#3.
09:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:42:05 INFO  : 'jtag frequency' command is executed.
09:42:05 INFO  : Context for 'APU' is selected.
09:42:05 INFO  : System reset is completed.
09:42:08 INFO  : 'after 3000' command is executed.
09:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:42:11 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
09:42:11 INFO  : Context for 'APU' is selected.
09:42:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
09:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:13 INFO  : Context for 'APU' is selected.
09:42:13 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
09:42:13 INFO  : 'ps7_init' command is executed.
09:42:13 INFO  : 'ps7_post_config' command is executed.
09:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:13 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:13 INFO  : 'con' command is executed.
09:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:42:13 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
09:42:26 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
09:42:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
09:42:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
09:43:04 INFO  : Disconnected from the channel tcfchan#4.
09:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:43:06 INFO  : 'jtag frequency' command is executed.
09:43:06 INFO  : Context for 'APU' is selected.
09:43:06 INFO  : System reset is completed.
09:43:09 INFO  : 'after 3000' command is executed.
09:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:43:11 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
09:43:11 INFO  : Context for 'APU' is selected.
09:43:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
09:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:13 INFO  : Context for 'APU' is selected.
09:43:13 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
09:43:13 INFO  : 'ps7_init' command is executed.
09:43:13 INFO  : 'ps7_post_config' command is executed.
09:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:14 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:14 INFO  : 'con' command is executed.
09:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:14 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
09:43:47 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
09:43:53 INFO  : Disconnected from the channel tcfchan#5.
09:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:43:55 ERROR : port closed
09:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:43:55 ERROR : port closed
09:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:43:58 INFO  : 'jtag frequency' command is executed.
09:43:58 INFO  : Context for 'APU' is selected.
09:43:58 INFO  : System reset is completed.
09:44:01 INFO  : 'after 3000' command is executed.
09:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:44:04 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
09:44:04 INFO  : Context for 'APU' is selected.
09:44:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
09:44:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:06 INFO  : Context for 'APU' is selected.
09:44:06 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
09:44:06 INFO  : 'ps7_init' command is executed.
09:44:06 INFO  : 'ps7_post_config' command is executed.
09:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:06 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:06 INFO  : 'con' command is executed.
09:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:06 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
09:45:06 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
09:45:11 INFO  : Disconnected from the channel tcfchan#6.
09:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:45:15 INFO  : 'jtag frequency' command is executed.
09:45:15 INFO  : Context for 'APU' is selected.
09:45:15 INFO  : System reset is completed.
09:45:18 INFO  : 'after 3000' command is executed.
09:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:45:20 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
09:45:20 INFO  : Context for 'APU' is selected.
09:45:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
09:45:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:22 INFO  : Context for 'APU' is selected.
09:45:22 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
09:45:22 INFO  : 'ps7_init' command is executed.
09:45:22 INFO  : 'ps7_post_config' command is executed.
09:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:23 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:23 INFO  : 'con' command is executed.
09:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:23 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
10:02:15 INFO  : Disconnected from the channel tcfchan#7.
10:54:55 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
10:54:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
10:55:10 INFO  : XSCT server has started successfully.
10:55:10 INFO  : plnx-install-location is set to ''
10:55:10 INFO  : Successfully done setting XSCT server connection channel  
10:55:10 INFO  : Successfully done setting workspace for the tool. 
10:55:13 INFO  : Registering command handlers for Vitis TCF services
10:55:14 INFO  : Platform repository initialization has completed.
10:55:20 INFO  : Successfully done query RDI_DATADIR 
13:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:32:16 INFO  : 'jtag frequency' command is executed.
13:32:16 INFO  : Context for 'APU' is selected.
13:32:16 INFO  : System reset is completed.
13:32:19 INFO  : 'after 3000' command is executed.
13:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:32:22 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
13:32:22 INFO  : Context for 'APU' is selected.
13:32:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
13:32:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:22 INFO  : Context for 'APU' is selected.
13:32:22 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
13:32:22 INFO  : 'ps7_init' command is executed.
13:32:22 INFO  : 'ps7_post_config' command is executed.
13:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:23 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:23 INFO  : 'con' command is executed.
13:32:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:23 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
13:32:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
13:32:40 INFO  : Disconnected from the channel tcfchan#1.
13:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:32:41 ERROR : port closed
13:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:32:41 ERROR : port closed
13:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:32:44 INFO  : 'jtag frequency' command is executed.
13:32:44 INFO  : Context for 'APU' is selected.
13:32:44 INFO  : System reset is completed.
13:32:47 INFO  : 'after 3000' command is executed.
13:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:32:49 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
13:32:49 INFO  : Context for 'APU' is selected.
13:32:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
13:32:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:51 INFO  : Context for 'APU' is selected.
13:32:51 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
13:32:52 INFO  : 'ps7_init' command is executed.
13:32:52 INFO  : 'ps7_post_config' command is executed.
13:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:52 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:52 INFO  : 'con' command is executed.
13:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:52 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
13:33:52 INFO  : Disconnected from the channel tcfchan#2.
13:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:33:54 INFO  : 'jtag frequency' command is executed.
13:33:54 INFO  : Context for 'APU' is selected.
13:33:55 INFO  : System reset is completed.
13:33:58 INFO  : 'after 3000' command is executed.
13:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:34:00 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
13:34:00 INFO  : Context for 'APU' is selected.
13:34:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
13:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:04 INFO  : Context for 'APU' is selected.
13:34:04 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
13:34:05 INFO  : 'ps7_init' command is executed.
13:34:05 INFO  : 'ps7_post_config' command is executed.
13:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:05 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:05 INFO  : 'con' command is executed.
13:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:05 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
13:35:14 INFO  : Disconnected from the channel tcfchan#3.
13:35:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:35:18 INFO  : 'jtag frequency' command is executed.
13:35:18 INFO  : Context for 'APU' is selected.
13:35:18 INFO  : System reset is completed.
13:35:21 INFO  : 'after 3000' command is executed.
13:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:35:23 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
13:35:23 INFO  : Context for 'APU' is selected.
13:35:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
13:35:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:26 INFO  : Context for 'APU' is selected.
13:35:27 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
13:35:27 INFO  : 'ps7_init' command is executed.
13:35:27 INFO  : 'ps7_post_config' command is executed.
13:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:27 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:27 INFO  : 'con' command is executed.
13:35:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:27 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
13:39:06 INFO  : Disconnected from the channel tcfchan#4.
13:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:39:07 INFO  : 'jtag frequency' command is executed.
13:39:07 INFO  : Context for 'APU' is selected.
13:39:07 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
13:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:39:07 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
13:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:39:12 INFO  : 'jtag frequency' command is executed.
13:39:15 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (APB AP transaction error, DAP status 0x30000021)
  4  xc7z020
13:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

13:39:15 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (APB AP transaction error, DAP status 0x30000021)
  4  xc7z020
13:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:39:32 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
13:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:39:35 INFO  : 'jtag frequency' command is executed.
13:39:38 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z020
13:39:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

13:39:38 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  4* xc7z020
13:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:39:44 INFO  : 'jtag frequency' command is executed.
13:39:44 INFO  : Context for 'APU' is selected.
13:39:44 INFO  : System reset is completed.
13:39:47 INFO  : 'after 3000' command is executed.
13:39:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:39:50 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
13:39:50 INFO  : Context for 'APU' is selected.
13:39:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
13:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:50 INFO  : Context for 'APU' is selected.
13:39:50 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
13:39:51 INFO  : 'ps7_init' command is executed.
13:39:51 INFO  : 'ps7_post_config' command is executed.
13:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:51 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:51 INFO  : 'con' command is executed.
13:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:51 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
13:48:57 INFO  : Disconnected from the channel tcfchan#5.
14:11:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
14:12:00 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
14:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:12:14 INFO  : 'jtag frequency' command is executed.
14:12:17 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  2  xc7z020
14:12:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

14:12:17 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (APB AP transaction error, DAP status 0x30000021)
  2  xc7z020
14:50:37 ERROR : Failed to update hardware specification for project 'conv_v2'.
Reason: Failed to execute command 'platform config -updatehw {C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/design_1_wrapper.xsa}'. Click on details for more information.
14:51:17 INFO  : Hardware specification for platform project 'conv_v2' is updated.
14:54:04 INFO  : Result from executing command 'getProjects': conv_v2
14:54:04 INFO  : Result from executing command 'getPlatforms': conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
14:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:56:07 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
14:57:13 INFO  : The hardware specification used by project 'conv_vitis' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:57:14 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
14:57:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream' in project 'conv_vitis'.
14:57:14 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:57:22 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit' in project 'conv_vitis'.
14:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:57:23 INFO  : 'jtag frequency' command is executed.
14:57:23 INFO  : Context for 'APU' is selected.
14:57:23 INFO  : System reset is completed.
14:57:26 INFO  : 'after 3000' command is executed.
14:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:57:29 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
14:57:29 INFO  : Context for 'APU' is selected.
14:57:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
14:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:29 INFO  : Context for 'APU' is selected.
14:57:29 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
14:57:29 INFO  : 'ps7_init' command is executed.
14:57:29 INFO  : 'ps7_post_config' command is executed.
14:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:30 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:30 INFO  : 'con' command is executed.
14:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:30 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
15:03:39 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
15:03:53 INFO  : Disconnected from the channel tcfchan#6.
15:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
15:03:55 INFO  : 'jtag frequency' command is executed.
15:03:55 INFO  : Context for 'APU' is selected.
15:03:55 INFO  : System reset is completed.
15:03:58 INFO  : 'after 3000' command is executed.
15:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
15:04:01 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
15:04:01 INFO  : Context for 'APU' is selected.
15:04:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
15:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:01 INFO  : Context for 'APU' is selected.
15:04:01 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
15:04:02 INFO  : 'ps7_init' command is executed.
15:04:02 INFO  : 'ps7_post_config' command is executed.
15:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:02 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:02 INFO  : 'con' command is executed.
15:04:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:02 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
15:04:38 INFO  : Disconnected from the channel tcfchan#8.
15:04:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
15:04:39 INFO  : 'jtag frequency' command is executed.
15:04:39 INFO  : Context for 'APU' is selected.
15:04:39 INFO  : System reset is completed.
15:04:42 INFO  : 'after 3000' command is executed.
15:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
15:04:45 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
15:04:45 INFO  : Context for 'APU' is selected.
15:04:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
15:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:45 INFO  : Context for 'APU' is selected.
15:04:45 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
15:04:46 INFO  : 'ps7_init' command is executed.
15:04:46 INFO  : 'ps7_post_config' command is executed.
15:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:46 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:46 INFO  : 'con' command is executed.
15:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:46 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
15:05:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
15:06:06 INFO  : Disconnected from the channel tcfchan#9.
15:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
15:06:07 INFO  : 'jtag frequency' command is executed.
15:06:07 INFO  : Context for 'APU' is selected.
15:06:07 INFO  : System reset is completed.
15:06:10 INFO  : 'after 3000' command is executed.
15:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
15:06:13 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
15:06:13 INFO  : Context for 'APU' is selected.
15:06:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
15:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:13 INFO  : Context for 'APU' is selected.
15:06:13 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
15:06:14 INFO  : 'ps7_init' command is executed.
15:06:14 INFO  : 'ps7_post_config' command is executed.
15:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:14 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:14 INFO  : 'con' command is executed.
15:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:14 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
15:47:03 INFO  : Hardware specification for platform project 'conv_v2' is updated.
15:47:59 INFO  : Result from executing command 'getProjects': conv_v2
15:47:59 INFO  : Result from executing command 'getPlatforms': conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
15:48:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_vitis'...
15:48:23 INFO  : Updating application flags with new BSP settings...
15:48:24 INFO  : Successfully updated application flags for project conv_vitis.
15:48:40 INFO  : Disconnected from the channel tcfchan#10.
15:48:41 INFO  : The hardware specification used by project 'conv_vitis' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:48:41 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:48:41 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream' in project 'conv_vitis'.
15:48:41 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:48:51 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit' in project 'conv_vitis'.
15:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
15:48:51 INFO  : 'jtag frequency' command is executed.
15:48:52 INFO  : Context for 'APU' is selected.
15:48:52 INFO  : System reset is completed.
15:48:55 INFO  : 'after 3000' command is executed.
15:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
15:48:57 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
15:48:57 INFO  : Context for 'APU' is selected.
15:48:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
15:48:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:57 INFO  : Context for 'APU' is selected.
15:48:57 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
15:48:58 INFO  : 'ps7_init' command is executed.
15:48:58 INFO  : 'ps7_post_config' command is executed.
15:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:58 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:59 INFO  : 'con' command is executed.
15:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:59 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
16:22:24 INFO  : Disconnected from the channel tcfchan#12.
16:23:18 INFO  : Hardware specification for platform project 'conv_v2' is updated.
16:24:26 INFO  : Result from executing command 'getProjects': conv_v2
16:24:26 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
16:24:52 INFO  : The hardware specification used by project 'conv_vitis' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:24:52 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:24:53 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream' in project 'conv_vitis'.
16:24:53 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:25:03 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit' in project 'conv_vitis'.
16:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
16:25:04 INFO  : 'jtag frequency' command is executed.
16:25:04 INFO  : Context for 'APU' is selected.
16:25:04 INFO  : System reset is completed.
16:25:07 INFO  : 'after 3000' command is executed.
16:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
16:25:09 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
16:25:10 INFO  : Context for 'APU' is selected.
16:25:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
16:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:10 INFO  : Context for 'APU' is selected.
16:25:10 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
16:25:11 INFO  : 'ps7_init' command is executed.
16:25:11 INFO  : 'ps7_post_config' command is executed.
16:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:11 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:11 INFO  : 'con' command is executed.
16:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:11 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
16:52:49 INFO  : Disconnected from the channel tcfchan#14.
16:59:50 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
16:59:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
16:59:55 INFO  : XSCT server has started successfully.
16:59:55 INFO  : Successfully done setting XSCT server connection channel  
16:59:55 INFO  : plnx-install-location is set to ''
16:59:55 INFO  : Successfully done setting workspace for the tool. 
16:59:58 INFO  : Registering command handlers for Vitis TCF services
16:59:58 INFO  : Platform repository initialization has completed.
17:00:00 INFO  : Successfully done query RDI_DATADIR 
17:00:40 INFO  : Hardware specification for platform project 'conv_v2' is updated.
17:01:16 INFO  : Result from executing command 'getProjects': conv_v2
17:01:16 INFO  : Result from executing command 'getPlatforms': conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
17:01:36 INFO  : The hardware specification used by project 'conv_vitis' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:01:36 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:01:36 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\bitstream' in project 'conv_vitis'.
17:01:36 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:01:42 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis\_ide\psinit' in project 'conv_vitis'.
17:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
17:01:42 INFO  : 'jtag frequency' command is executed.
17:01:42 INFO  : Context for 'APU' is selected.
17:01:43 INFO  : System reset is completed.
17:01:46 INFO  : 'after 3000' command is executed.
17:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
17:01:48 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
17:01:48 INFO  : Context for 'APU' is selected.
17:01:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
17:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:48 INFO  : Context for 'APU' is selected.
17:01:48 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
17:01:49 INFO  : 'ps7_init' command is executed.
17:01:49 INFO  : 'ps7_post_config' command is executed.
17:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:49 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:49 INFO  : 'con' command is executed.
17:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:49 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
17:03:49 INFO  : Disconnected from the channel tcfchan#2.
09:14:20 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
09:14:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
09:14:32 INFO  : XSCT server has started successfully.
09:14:32 INFO  : plnx-install-location is set to ''
09:14:32 INFO  : Successfully done setting XSCT server connection channel  
09:14:32 INFO  : Successfully done setting workspace for the tool. 
09:14:35 INFO  : Registering command handlers for Vitis TCF services
09:14:36 INFO  : Platform repository initialization has completed.
09:14:44 INFO  : Successfully done query RDI_DATADIR 
13:27:06 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
13:27:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
13:27:10 INFO  : XSCT server has started successfully.
13:27:10 INFO  : plnx-install-location is set to ''
13:27:10 INFO  : Successfully done setting XSCT server connection channel  
13:27:10 INFO  : Successfully done setting workspace for the tool. 
13:27:12 INFO  : Registering command handlers for Vitis TCF services
13:27:12 INFO  : Platform repository initialization has completed.
13:27:14 INFO  : Successfully done query RDI_DATADIR 
13:28:08 INFO  : Result from executing command 'getProjects': conv_gpio;conv_v2
13:28:08 INFO  : Result from executing command 'getPlatforms': conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:32:25 INFO  : Result from executing command 'getProjects': conv_gpio;conv_v2
13:32:25 INFO  : Result from executing command 'getPlatforms': conv_gpio|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/conv_gpio.xpfm;conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:34:14 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
13:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:34:32 INFO  : 'jtag frequency' command is executed.
13:34:32 INFO  : Context for 'APU' is selected.
13:34:32 INFO  : System reset is completed.
13:34:35 INFO  : 'after 3000' command is executed.
13:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:34:37 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit"
13:34:37 INFO  : Context for 'APU' is selected.
13:34:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa'.
13:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:37 INFO  : Context for 'APU' is selected.
13:34:37 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl' is done.
13:34:37 INFO  : 'ps7_init' command is executed.
13:34:38 INFO  : 'ps7_post_config' command is executed.
13:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:38 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_vitis/Debug/conv_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:38 INFO  : 'con' command is executed.
13:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:38 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_vitis_system\_ide\scripts\debugger_conv_vitis-default.tcl'
13:35:01 INFO  : Disconnected from the channel tcfchan#2.
13:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
13:35:12 INFO  : 'jtag frequency' command is executed.
13:35:12 INFO  : Context for 'APU' is selected.
13:35:12 INFO  : System reset is completed.
13:35:15 INFO  : 'after 3000' command is executed.
13:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
13:35:17 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
13:35:17 INFO  : Context for 'APU' is selected.
13:35:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
13:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:18 INFO  : Context for 'APU' is selected.
13:35:18 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
13:35:18 INFO  : 'ps7_init' command is executed.
13:35:18 INFO  : 'ps7_post_config' command is executed.
13:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:18 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:18 INFO  : 'con' command is executed.
13:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:18 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\debugger_conv_gpio_app-default.tcl'
13:46:23 INFO  : Disconnected from the channel tcfchan#3.
16:07:06 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
16:07:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
16:07:10 INFO  : XSCT server has started successfully.
16:07:10 INFO  : plnx-install-location is set to ''
16:07:10 INFO  : Successfully done setting XSCT server connection channel  
16:07:10 INFO  : Successfully done setting workspace for the tool. 
16:07:12 INFO  : Registering command handlers for Vitis TCF services
16:07:12 INFO  : Platform repository initialization has completed.
16:07:13 INFO  : Successfully done query RDI_DATADIR 
09:04:23 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
09:04:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
09:04:30 INFO  : Registering command handlers for Vitis TCF services
09:04:30 INFO  : XSCT server has started successfully.
09:04:31 INFO  : Platform repository initialization has completed.
09:04:33 INFO  : plnx-install-location is set to ''
09:04:33 INFO  : Successfully done setting XSCT server connection channel  
09:04:33 INFO  : Successfully done query RDI_DATADIR 
09:04:33 INFO  : Successfully done setting workspace for the tool. 
09:10:51 INFO  : Result from executing command 'getProjects': conv_gpio;conv_v2
09:10:51 INFO  : Result from executing command 'getPlatforms': conv_gpio|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/conv_gpio.xpfm;conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
09:10:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
09:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:13:50 INFO  : 'jtag frequency' command is executed.
09:13:50 INFO  : Context for 'APU' is selected.
09:13:50 INFO  : System reset is completed.
09:13:53 INFO  : 'after 3000' command is executed.
09:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:13:55 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
09:13:55 INFO  : Context for 'APU' is selected.
09:13:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
09:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:55 INFO  : Context for 'APU' is selected.
09:13:55 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
09:13:56 INFO  : 'ps7_init' command is executed.
09:13:56 INFO  : 'ps7_post_config' command is executed.
09:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:56 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:56 INFO  : 'con' command is executed.
09:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:13:56 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\debugger_conv_gpio_app-default.tcl'
09:19:35 INFO  : Disconnected from the channel tcfchan#2.
09:19:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:19:37 INFO  : 'jtag frequency' command is executed.
09:19:37 INFO  : Context for 'APU' is selected.
09:19:37 INFO  : System reset is completed.
09:19:40 INFO  : 'after 3000' command is executed.
09:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:19:42 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
09:19:42 INFO  : Context for 'APU' is selected.
09:19:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
09:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:19:43 INFO  : Context for 'APU' is selected.
09:19:43 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
09:19:43 INFO  : 'ps7_init' command is executed.
09:19:43 INFO  : 'ps7_post_config' command is executed.
09:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:44 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:44 INFO  : 'con' command is executed.
09:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:19:44 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\debugger_conv_gpio_app-default.tcl'
09:35:20 INFO  : Disconnected from the channel tcfchan#3.
09:35:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
09:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:35:37 INFO  : 'jtag frequency' command is executed.
09:35:37 INFO  : Context for 'APU' is selected.
09:35:37 INFO  : System reset is completed.
09:35:40 INFO  : 'after 3000' command is executed.
09:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:35:42 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
09:35:42 INFO  : Context for 'APU' is selected.
09:35:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
09:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:42 INFO  : Context for 'APU' is selected.
09:35:42 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
09:35:43 INFO  : 'ps7_init' command is executed.
09:35:43 INFO  : 'ps7_post_config' command is executed.
09:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:43 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:43 INFO  : 'con' command is executed.
09:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:35:43 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\debugger_conv_gpio_app-default.tcl'
09:48:04 INFO  : Disconnected from the channel tcfchan#4.
09:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
09:48:05 INFO  : 'jtag frequency' command is executed.
09:48:05 INFO  : Context for 'APU' is selected.
09:48:05 INFO  : System reset is completed.
09:48:08 INFO  : 'after 3000' command is executed.
09:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
09:48:11 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
09:48:11 INFO  : Context for 'APU' is selected.
09:48:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
09:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:11 INFO  : Context for 'APU' is selected.
09:48:11 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
09:48:11 INFO  : 'ps7_init' command is executed.
09:48:11 INFO  : 'ps7_post_config' command is executed.
09:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:11 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:12 INFO  : 'con' command is executed.
09:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:48:12 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\debugger_conv_gpio_app-default.tcl'
09:49:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
09:49:35 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

09:49:48 INFO  : Disconnected from the channel tcfchan#5.
14:03:11 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
14:03:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
14:03:16 INFO  : XSCT server has started successfully.
14:03:16 INFO  : plnx-install-location is set to ''
14:03:16 INFO  : Successfully done setting XSCT server connection channel  
14:03:16 INFO  : Successfully done setting workspace for the tool. 
14:03:18 INFO  : Registering command handlers for Vitis TCF services
14:03:18 INFO  : Platform repository initialization has completed.
14:03:20 INFO  : Successfully done query RDI_DATADIR 
14:07:21 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:08:21 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:08:22 INFO  : 'jtag frequency' command is executed.
14:08:22 INFO  : Context for 'APU' is selected.
14:08:22 INFO  : System reset is completed.
14:08:25 INFO  : 'after 3000' command is executed.
14:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:08:28 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:08:28 INFO  : Context for 'APU' is selected.
14:08:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:28 INFO  : Context for 'APU' is selected.
14:08:28 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:08:28 INFO  : 'ps7_init' command is executed.
14:08:28 INFO  : 'ps7_post_config' command is executed.
14:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:28 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:29 INFO  : 'con' command is executed.
14:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:29 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:09:09 INFO  : Disconnected from the channel tcfchan#1.
14:09:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:09:32 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:10:32 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:10:32 INFO  : 'jtag frequency' command is executed.
14:10:32 INFO  : Context for 'APU' is selected.
14:10:33 INFO  : System reset is completed.
14:10:36 INFO  : 'after 3000' command is executed.
14:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:10:38 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:10:38 INFO  : Context for 'APU' is selected.
14:10:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:10:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:38 INFO  : Context for 'APU' is selected.
14:10:38 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:10:39 INFO  : 'ps7_init' command is executed.
14:10:39 INFO  : 'ps7_post_config' command is executed.
14:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:39 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:39 INFO  : 'con' command is executed.
14:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:39 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:14:50 INFO  : Disconnected from the channel tcfchan#2.
14:14:51 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:15:50 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:15:51 INFO  : 'jtag frequency' command is executed.
14:15:51 INFO  : Context for 'APU' is selected.
14:15:51 INFO  : System reset is completed.
14:15:54 INFO  : 'after 3000' command is executed.
14:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:15:56 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:15:56 INFO  : Context for 'APU' is selected.
14:16:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:03 INFO  : Context for 'APU' is selected.
14:16:03 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:16:03 INFO  : 'ps7_init' command is executed.
14:16:03 INFO  : 'ps7_post_config' command is executed.
14:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:04 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:04 INFO  : 'con' command is executed.
14:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:04 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:19:35 INFO  : Disconnected from the channel tcfchan#3.
14:19:39 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:19:54 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:20:54 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:20:54 INFO  : 'jtag frequency' command is executed.
14:20:54 INFO  : Context for 'APU' is selected.
14:20:54 INFO  : System reset is completed.
14:20:57 INFO  : 'after 3000' command is executed.
14:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:21:00 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:21:00 INFO  : Context for 'APU' is selected.
14:21:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:21:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:00 INFO  : Context for 'APU' is selected.
14:21:00 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:21:00 INFO  : 'ps7_init' command is executed.
14:21:00 INFO  : 'ps7_post_config' command is executed.
14:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:00 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:01 INFO  : 'con' command is executed.
14:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:01 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:22:32 INFO  : Disconnected from the channel tcfchan#4.
14:22:33 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:22:46 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:23:46 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:23:46 INFO  : 'jtag frequency' command is executed.
14:23:46 INFO  : Context for 'APU' is selected.
14:23:46 INFO  : System reset is completed.
14:23:49 INFO  : 'after 3000' command is executed.
14:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:23:52 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:23:52 INFO  : Context for 'APU' is selected.
14:23:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:52 INFO  : Context for 'APU' is selected.
14:23:52 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:23:52 INFO  : 'ps7_init' command is executed.
14:23:52 INFO  : 'ps7_post_config' command is executed.
14:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:52 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:52 INFO  : 'con' command is executed.
14:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:52 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:24:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:25:14 INFO  : Disconnected from the channel tcfchan#5.
14:25:15 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:26:15 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:26:15 INFO  : 'jtag frequency' command is executed.
14:26:15 INFO  : Context for 'APU' is selected.
14:26:15 INFO  : System reset is completed.
14:26:18 INFO  : 'after 3000' command is executed.
14:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:26:21 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:26:21 INFO  : Context for 'APU' is selected.
14:26:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:27 INFO  : Context for 'APU' is selected.
14:26:27 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:26:28 INFO  : 'ps7_init' command is executed.
14:26:28 INFO  : 'ps7_post_config' command is executed.
14:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : 'con' command is executed.
14:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:28 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:27:21 INFO  : Disconnected from the channel tcfchan#6.
14:29:30 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
14:29:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
14:29:36 INFO  : XSCT server has started successfully.
14:29:36 INFO  : plnx-install-location is set to ''
14:29:36 INFO  : Successfully done setting XSCT server connection channel  
14:29:36 INFO  : Successfully done setting workspace for the tool. 
14:29:38 INFO  : Registering command handlers for Vitis TCF services
14:29:39 INFO  : Platform repository initialization has completed.
14:29:41 INFO  : Successfully done query RDI_DATADIR 
14:29:43 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:31:06 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:32:04 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:32:04 INFO  : 'jtag frequency' command is executed.
14:32:04 INFO  : Context for 'APU' is selected.
14:32:04 INFO  : System reset is completed.
14:32:07 INFO  : 'after 3000' command is executed.
14:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:32:10 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:32:10 INFO  : Context for 'APU' is selected.
14:32:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:10 INFO  : Context for 'APU' is selected.
14:32:10 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:32:10 INFO  : 'ps7_init' command is executed.
14:32:10 INFO  : 'ps7_post_config' command is executed.
14:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:11 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:11 INFO  : 'con' command is executed.
14:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:11 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:39:57 INFO  : Disconnected from the channel tcfchan#1.
14:39:57 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:40:57 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:40:58 INFO  : 'jtag frequency' command is executed.
14:40:58 INFO  : Context for 'APU' is selected.
14:40:58 INFO  : System reset is completed.
14:41:01 INFO  : 'after 3000' command is executed.
14:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:41:03 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:41:03 INFO  : Context for 'APU' is selected.
14:41:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:10 INFO  : Context for 'APU' is selected.
14:41:10 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:41:10 INFO  : 'ps7_init' command is executed.
14:41:10 INFO  : 'ps7_post_config' command is executed.
14:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:10 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:10 INFO  : 'con' command is executed.
14:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:10 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:43:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:43:16 INFO  : Disconnected from the channel tcfchan#2.
14:43:16 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:44:16 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:44:16 INFO  : 'jtag frequency' command is executed.
14:44:16 INFO  : Context for 'APU' is selected.
14:44:16 INFO  : System reset is completed.
14:44:19 INFO  : 'after 3000' command is executed.
14:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:44:22 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:44:22 INFO  : Context for 'APU' is selected.
14:44:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:44:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:29 INFO  : Context for 'APU' is selected.
14:44:29 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:44:29 INFO  : 'ps7_init' command is executed.
14:44:29 INFO  : 'ps7_post_config' command is executed.
14:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:29 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:30 INFO  : 'con' command is executed.
14:44:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:30 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:45:51 INFO  : Disconnected from the channel tcfchan#3.
14:45:51 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:46:51 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:46:52 INFO  : 'jtag frequency' command is executed.
14:46:52 INFO  : Context for 'APU' is selected.
14:46:52 INFO  : System reset is completed.
14:46:55 INFO  : 'after 3000' command is executed.
14:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:46:57 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:46:57 INFO  : Context for 'APU' is selected.
14:47:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:04 INFO  : Context for 'APU' is selected.
14:47:04 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:47:04 INFO  : 'ps7_init' command is executed.
14:47:04 INFO  : 'ps7_post_config' command is executed.
14:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:05 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:05 INFO  : 'con' command is executed.
14:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:05 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:48:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:49:01 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:49:35 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:50:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:50:15 INFO  : Disconnected from the channel tcfchan#4.
14:50:16 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:51:16 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:51:16 INFO  : 'jtag frequency' command is executed.
14:51:16 INFO  : Context for 'APU' is selected.
14:51:16 INFO  : System reset is completed.
14:51:19 INFO  : 'after 3000' command is executed.
14:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:51:22 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:51:22 INFO  : Context for 'APU' is selected.
14:51:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:29 INFO  : Context for 'APU' is selected.
14:51:29 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:51:29 INFO  : 'ps7_init' command is executed.
14:51:29 INFO  : 'ps7_post_config' command is executed.
14:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:29 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:29 INFO  : 'con' command is executed.
14:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:29 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
14:52:51 INFO  : Disconnected from the channel tcfchan#5.
14:52:51 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

14:52:57 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
14:53:51 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
14:53:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
14:53:51 INFO  : 'jtag frequency' command is executed.
14:53:52 INFO  : Context for 'APU' is selected.
14:53:52 INFO  : System reset is completed.
14:53:55 INFO  : 'after 3000' command is executed.
14:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
14:53:57 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
14:53:57 INFO  : Context for 'APU' is selected.
14:53:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
14:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:58 INFO  : Context for 'APU' is selected.
14:53:58 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
14:53:58 INFO  : 'ps7_init' command is executed.
14:53:58 INFO  : 'ps7_post_config' command is executed.
14:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:59 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:59 INFO  : 'con' command is executed.
14:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:59 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
16:14:31 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
16:32:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
16:53:56 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
16:54:03 INFO  : Disconnected from the channel tcfchan#6.
16:54:04 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

16:55:04 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
16:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
16:55:04 INFO  : 'jtag frequency' command is executed.
16:55:04 INFO  : Context for 'APU' is selected.
16:55:04 INFO  : System reset is completed.
16:55:07 INFO  : 'after 3000' command is executed.
16:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
16:55:09 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
16:55:09 INFO  : Context for 'APU' is selected.
16:55:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
16:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:16 INFO  : Context for 'APU' is selected.
16:55:16 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
16:55:16 INFO  : 'ps7_init' command is executed.
16:55:16 INFO  : 'ps7_post_config' command is executed.
16:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:17 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:17 INFO  : 'con' command is executed.
16:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:17 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
17:00:33 INFO  : Disconnected from the channel tcfchan#7.
17:00:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
17:00:46 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:01:46 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
17:01:46 INFO  : 'jtag frequency' command is executed.
17:01:46 INFO  : Context for 'APU' is selected.
17:01:46 INFO  : System reset is completed.
17:01:49 INFO  : 'after 3000' command is executed.
17:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
17:01:51 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
17:01:51 INFO  : Context for 'APU' is selected.
17:01:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
17:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:52 INFO  : Context for 'APU' is selected.
17:01:52 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
17:01:52 INFO  : 'ps7_init' command is executed.
17:01:52 INFO  : 'ps7_post_config' command is executed.
17:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:52 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:52 INFO  : 'con' command is executed.
17:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:52 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
17:04:22 INFO  : Disconnected from the channel tcfchan#8.
17:04:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
17:04:41 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:05:41 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
17:05:41 INFO  : 'jtag frequency' command is executed.
17:05:41 INFO  : Context for 'APU' is selected.
17:05:41 INFO  : System reset is completed.
17:05:44 INFO  : 'after 3000' command is executed.
17:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
17:05:47 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
17:05:47 INFO  : Context for 'APU' is selected.
17:05:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
17:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:47 INFO  : Context for 'APU' is selected.
17:05:47 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
17:05:47 INFO  : 'ps7_init' command is executed.
17:05:47 INFO  : 'ps7_post_config' command is executed.
17:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:48 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:48 INFO  : 'con' command is executed.
17:05:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:48 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
17:10:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
17:10:41 INFO  : Disconnected from the channel tcfchan#9.
17:10:42 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:11:42 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
17:11:42 INFO  : 'jtag frequency' command is executed.
17:11:42 INFO  : Context for 'APU' is selected.
17:11:42 INFO  : System reset is completed.
17:11:45 INFO  : 'after 3000' command is executed.
17:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
17:11:47 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
17:11:47 INFO  : Context for 'APU' is selected.
17:11:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
17:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:54 INFO  : Context for 'APU' is selected.
17:11:54 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
17:11:54 INFO  : 'ps7_init' command is executed.
17:11:54 INFO  : 'ps7_post_config' command is executed.
17:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:55 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:55 INFO  : 'con' command is executed.
17:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:55 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
17:35:09 INFO  : Disconnected from the channel tcfchan#10.
09:03:29 DEBUG : Logs will be stored at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/IDE.log'.
09:03:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\temp_xsdb_launch_script.tcl
09:03:34 INFO  : XSCT server has started successfully.
09:03:34 INFO  : plnx-install-location is set to ''
09:03:34 INFO  : Successfully done setting XSCT server connection channel  
09:03:34 INFO  : Successfully done setting workspace for the tool. 
09:03:35 INFO  : Registering command handlers for Vitis TCF services
09:03:35 INFO  : Platform repository initialization has completed.
09:03:37 INFO  : Successfully done query RDI_DATADIR 
10:53:53 INFO  : Hardware specification for platform project 'conv_gpio' is updated.
10:54:19 INFO  : Result from executing command 'getProjects': conv_gpio;conv_v2
10:54:19 INFO  : Result from executing command 'getPlatforms': conv_gpio|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/conv_gpio.xpfm;conv_v2|C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_v2/export/conv_v2/conv_v2.xpfm;xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
10:55:00 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

10:56:00 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
10:56:00 INFO  : The hardware specification used by project 'conv_gpio_app' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:56:00 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:56:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app\_ide\bitstream' in project 'conv_gpio_app'.
10:56:00 INFO  : The file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:56:05 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app\_ide\psinit' in project 'conv_gpio_app'.
10:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
10:56:06 INFO  : 'jtag frequency' command is executed.
10:56:06 INFO  : Context for 'APU' is selected.
10:56:06 INFO  : System reset is completed.
10:56:09 INFO  : 'after 3000' command is executed.
10:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
10:56:11 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
10:56:11 INFO  : Context for 'APU' is selected.
10:56:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
10:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:11 INFO  : Context for 'APU' is selected.
10:56:11 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
10:56:12 INFO  : 'ps7_init' command is executed.
10:56:12 INFO  : 'ps7_post_config' command is executed.
10:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:12 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:12 INFO  : 'con' command is executed.
10:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:12 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
11:13:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:13:38 INFO  : Disconnected from the channel tcfchan#2.
11:13:39 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:14:39 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
11:14:39 INFO  : 'jtag frequency' command is executed.
11:14:39 INFO  : Context for 'APU' is selected.
11:14:39 INFO  : System reset is completed.
11:14:42 INFO  : 'after 3000' command is executed.
11:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
11:14:45 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
11:14:45 INFO  : Context for 'APU' is selected.
11:14:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
11:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:45 INFO  : Context for 'APU' is selected.
11:14:45 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
11:14:45 INFO  : 'ps7_init' command is executed.
11:14:45 INFO  : 'ps7_post_config' command is executed.
11:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:45 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:46 INFO  : 'con' command is executed.
11:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:46 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
11:24:31 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:26:04 INFO  : Disconnected from the channel tcfchan#3.
11:26:05 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:27:05 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
11:27:05 INFO  : 'jtag frequency' command is executed.
11:27:05 INFO  : Context for 'APU' is selected.
11:27:05 INFO  : System reset is completed.
11:27:08 INFO  : 'after 3000' command is executed.
11:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
11:27:11 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
11:27:11 INFO  : Context for 'APU' is selected.
11:27:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
11:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:11 INFO  : Context for 'APU' is selected.
11:27:11 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
11:27:11 INFO  : 'ps7_init' command is executed.
11:27:11 INFO  : 'ps7_post_config' command is executed.
11:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:11 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:12 INFO  : 'con' command is executed.
11:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:27:12 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
11:30:45 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:31:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:32:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:32:18 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:32:36 INFO  : Disconnected from the channel tcfchan#4.
11:32:36 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:33:36 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
11:33:37 INFO  : 'jtag frequency' command is executed.
11:33:37 INFO  : Context for 'APU' is selected.
11:33:37 INFO  : System reset is completed.
11:33:40 INFO  : 'after 3000' command is executed.
11:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
11:33:42 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
11:33:42 INFO  : Context for 'APU' is selected.
11:33:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
11:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:42 INFO  : Context for 'APU' is selected.
11:33:42 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
11:33:42 INFO  : 'ps7_init' command is executed.
11:33:42 INFO  : 'ps7_post_config' command is executed.
11:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:43 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:43 INFO  : 'con' command is executed.
11:33:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:43 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
11:35:38 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:35:55 INFO  : Disconnected from the channel tcfchan#5.
11:35:56 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:36:56 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
11:36:56 INFO  : 'jtag frequency' command is executed.
11:36:56 INFO  : Context for 'APU' is selected.
11:36:56 INFO  : System reset is completed.
11:36:59 INFO  : 'after 3000' command is executed.
11:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
11:37:01 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
11:37:01 INFO  : Context for 'APU' is selected.
11:37:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
11:37:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:01 INFO  : Context for 'APU' is selected.
11:37:01 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
11:37:02 INFO  : 'ps7_init' command is executed.
11:37:02 INFO  : 'ps7_post_config' command is executed.
11:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:02 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:02 INFO  : 'con' command is executed.
11:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:02 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
11:39:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:39:28 INFO  : Disconnected from the channel tcfchan#6.
11:39:29 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:40:29 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
11:40:29 INFO  : 'jtag frequency' command is executed.
11:40:29 INFO  : Context for 'APU' is selected.
11:40:29 INFO  : System reset is completed.
11:40:32 INFO  : 'after 3000' command is executed.
11:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
11:40:34 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
11:40:34 INFO  : Context for 'APU' is selected.
11:40:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
11:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:35 INFO  : Context for 'APU' is selected.
11:40:35 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
11:40:35 INFO  : 'ps7_init' command is executed.
11:40:35 INFO  : 'ps7_post_config' command is executed.
11:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:35 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:35 INFO  : 'con' command is executed.
11:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:40:35 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
11:41:36 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:41:57 INFO  : Checking for BSP changes to sync application flags for project 'conv_gpio_app'...
11:42:02 INFO  : Disconnected from the channel tcfchan#7.
11:42:03 ERROR : (XRT Server)C:/Xilinx/Vitis/2022.1/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:43:03 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B40252A' is selected.
11:43:03 INFO  : 'jtag frequency' command is executed.
11:43:03 INFO  : Context for 'APU' is selected.
11:43:03 INFO  : System reset is completed.
11:43:06 INFO  : 'after 3000' command is executed.
11:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}' command is executed.
11:43:08 INFO  : Device configured successfully with "C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit"
11:43:09 INFO  : Context for 'APU' is selected.
11:43:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa'.
11:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:09 INFO  : Context for 'APU' is selected.
11:43:09 INFO  : Sourcing of 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl' is done.
11:43:09 INFO  : 'ps7_init' command is executed.
11:43:09 INFO  : 'ps7_post_config' command is executed.
11:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:09 INFO  : The application 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B40252A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B40252A-23727093-0"}
fpga -file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio_app/Debug/conv_gpio_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:09 INFO  : 'con' command is executed.
11:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:09 INFO  : Launch script is exported to file 'C:\Users\rolland\Documents\GIT\A-Eye\A-Eye_FPGA\vitis\conv_gpio_app_system\_ide\scripts\systemdebugger_conv_gpio_app_system_standalone.tcl'
11:48:11 INFO  : Disconnected from the channel tcfchan#8.
