Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb  4 11:09:44 2023
| Host         : LAPTOP-8KA88UT5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_hdmi_test_timing_summary_routed.rpt -pb top_hdmi_test_timing_summary_routed.pb -rpx top_hdmi_test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_hdmi_test
| Device       : 7a35t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.314        0.000                      0                  990        0.121        0.000                      0                  990       -0.245       -1.234                       9                   326  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk                   {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0      {0.000 40.000}       80.000          12.500          
  video_clk_5x_clk_wiz_0  {0.000 0.674}        1.347           742.188         
  video_clk_clk_wiz_0     {0.000 3.368}        6.737           148.438         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       20.000        0.000                       0                     3  
  video_clk_5x_clk_wiz_0                                                                                                                                                   -0.245       -1.234                       9                    10  
  video_clk_clk_wiz_0           0.314        0.000                      0                  990        0.121        0.000                      0                  990        2.868        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y2    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_5x_clk_wiz_0
  To Clock:  video_clk_5x_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.234ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_5x_clk_wiz_0
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.245     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y94     hdmi_top_inst/rgb2dvi_inst/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y93     hdmi_top_inst/rgb2dvi_inst/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y90     hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y89     hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y84     hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y83     hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y86     hdmi_top_inst/rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y85     hdmi_top_inst/rgb2dvi_inst/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_clk_wiz_0
  To Clock:  video_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 0.379ns (6.690%)  route 5.286ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 5.758 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.344    -0.583    img_data_generator_inst/video_clk
    SLICE_X53Y77         FDCE                                         r  img_data_generator_inst/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.379    -0.204 r  img_data_generator_inst/addra_reg[8]/Q
                         net (fo=47, routed)          5.286     5.083    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.284     5.758    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.101    
                         clock uncertainty           -0.214     5.887    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     5.397    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.379ns (6.861%)  route 5.145ns (93.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 5.749 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.342    -0.585    img_data_generator_inst/video_clk
    SLICE_X53Y76         FDCE                                         r  img_data_generator_inst/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.379    -0.206 r  img_data_generator_inst/addra_reg[7]/Q
                         net (fo=48, routed)          5.145     4.940    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.275     5.749    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.092    
                         clock uncertainty           -0.214     5.878    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     5.388    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 0.379ns (6.874%)  route 5.134ns (93.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 5.758 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.342    -0.585    img_data_generator_inst/video_clk
    SLICE_X53Y76         FDCE                                         r  img_data_generator_inst/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.379    -0.206 r  img_data_generator_inst/addra_reg[7]/Q
                         net (fo=48, routed)          5.134     4.929    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y17         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.284     5.758    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.101    
                         clock uncertainty           -0.214     5.887    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     5.397    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.379ns (6.944%)  route 5.079ns (93.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 5.755 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.342    -0.585    img_data_generator_inst/video_clk
    SLICE_X53Y76         FDCE                                         r  img_data_generator_inst/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.379    -0.206 r  img_data_generator_inst/addra_reg[7]/Q
                         net (fo=48, routed)          5.079     4.873    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y16         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.281     5.755    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.098    
                         clock uncertainty           -0.214     5.884    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     5.394    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.379ns (7.022%)  route 5.018ns (92.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 5.755 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.341    -0.586    img_data_generator_inst/video_clk
    SLICE_X53Y75         FDCE                                         r  img_data_generator_inst/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.207 r  img_data_generator_inst/addra_reg[0]/Q
                         net (fo=48, routed)          5.018     4.812    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.281     5.755    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.098    
                         clock uncertainty           -0.214     5.884    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490     5.394    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.379ns (7.055%)  route 4.993ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 5.755 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.344    -0.583    img_data_generator_inst/video_clk
    SLICE_X53Y77         FDCE                                         r  img_data_generator_inst/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.379    -0.204 r  img_data_generator_inst/addra_reg[8]/Q
                         net (fo=47, routed)          4.993     4.790    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y16         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.281     5.755    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.098    
                         clock uncertainty           -0.214     5.884    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     5.394    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.379ns (7.067%)  route 4.984ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 5.749 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.344    -0.583    img_data_generator_inst/video_clk
    SLICE_X53Y77         FDCE                                         r  img_data_generator_inst/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.379    -0.204 r  img_data_generator_inst/addra_reg[8]/Q
                         net (fo=47, routed)          4.984     4.781    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.275     5.749    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.092    
                         clock uncertainty           -0.214     5.878    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     5.388    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.379ns (7.097%)  route 4.961ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 5.753 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.341    -0.586    img_data_generator_inst/video_clk
    SLICE_X53Y75         FDCE                                         r  img_data_generator_inst/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.207 r  img_data_generator_inst/addra_reg[2]/Q
                         net (fo=47, routed)          4.961     4.754    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.279     5.753    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.096    
                         clock uncertainty           -0.214     5.882    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     5.392    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.379ns (7.171%)  route 4.906ns (92.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 5.749 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.341    -0.586    img_data_generator_inst/video_clk
    SLICE_X53Y75         FDCE                                         r  img_data_generator_inst/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.207 r  img_data_generator_inst/addra_reg[0]/Q
                         net (fo=48, routed)          4.906     4.699    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.275     5.749    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.092    
                         clock uncertainty           -0.214     5.878    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490     5.388    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 img_data_generator_inst/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (video_clk_clk_wiz_0 rise@6.737ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.379ns (7.160%)  route 4.914ns (92.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 5.758 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.492    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.341    -0.586    img_data_generator_inst/video_clk
    SLICE_X53Y75         FDCE                                         r  img_data_generator_inst/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.207 r  img_data_generator_inst/addra_reg[0]/Q
                         net (fo=48, routed)          4.914     4.708    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    Y18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     8.098 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.101    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.040 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.397    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.474 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         1.284     5.758    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343     6.101    
                         clock uncertainty           -0.214     5.887    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490     5.397    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  0.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.591    -0.553    hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/video_clk
    SLICE_X65Y88         FDPE                                         r  hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.412 r  hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.357    hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y88         FDPE                                         r  hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.861    -0.789    hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/video_clk
    SLICE_X65Y88         FDPE                                         r  hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.236    -0.553    
    SLICE_X65Y88         FDPE (Hold_fdpe_C_D)         0.075    -0.478    hdmi_top_inst/rgb2dvi_inst/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 img_data_generator_inst/addra_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.101%)  route 0.261ns (64.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.552    -0.592    img_data_generator_inst/video_clk
    SLICE_X53Y76         FDCE                                         r  img_data_generator_inst/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  img_data_generator_inst/addra_reg[5]/Q
                         net (fo=47, routed)          0.261    -0.190    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.860    -0.791    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.517    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.334    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_2_reg/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.878%)  route 0.116ns (45.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.587    -0.557    hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/video_clk
    SLICE_X61Y83         FDRE                                         r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1_reg/Q
                         net (fo=1, routed)           0.116    -0.300    hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_1
    SLICE_X63Y84         FDRE                                         r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.857    -0.793    hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/video_clk
    SLICE_X63Y84         FDRE                                         r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_2_reg/C
                         clock pessimism              0.273    -0.520    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.075    -0.445    hdmi_top_inst/rgb2dvi_inst/DataEncoders[0].DataEncoder/pC1_2_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 img_data_generator_inst/addra_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.879%)  route 0.275ns (66.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.554    -0.590    img_data_generator_inst/video_clk
    SLICE_X53Y77         FDCE                                         r  img_data_generator_inst/addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  img_data_generator_inst/addra_reg[11]/Q
                         net (fo=49, routed)          0.275    -0.174    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.860    -0.791    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.517    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.334    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.459%)  route 0.129ns (40.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.583    -0.561    hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/video_clk
    SLICE_X63Y78         FDRE                                         r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.129    -0.291    hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X64Y79         LUT3 (Prop_lut3_I2_O)        0.048    -0.243 r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.243    hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X64Y79         FDRE                                         r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.852    -0.798    hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/video_clk
    SLICE_X64Y79         FDRE                                         r  hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.131    -0.415    hdmi_top_inst/rgb2dvi_inst/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 img_data_generator_inst/addra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.672%)  route 0.291ns (67.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.554    -0.590    img_data_generator_inst/video_clk
    SLICE_X53Y77         FDCE                                         r  img_data_generator_inst/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  img_data_generator_inst/addra_reg[8]/Q
                         net (fo=47, routed)          0.291    -0.159    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.860    -0.791    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.517    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.334    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 img_data_generator_inst/addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.623%)  route 0.291ns (67.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.554    -0.590    img_data_generator_inst/video_clk
    SLICE_X53Y77         FDCE                                         r  img_data_generator_inst/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  img_data_generator_inst/addra_reg[10]/Q
                         net (fo=48, routed)          0.291    -0.158    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.860    -0.791    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.517    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.334    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 img_data_generator_inst/addra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.355%)  route 0.295ns (67.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.551    -0.593    img_data_generator_inst/video_clk
    SLICE_X53Y75         FDCE                                         r  img_data_generator_inst/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  img_data_generator_inst/addra_reg[1]/Q
                         net (fo=47, routed)          0.295    -0.157    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.860    -0.791    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.517    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.334    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 img_data_generator_inst/addra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.827%)  route 0.302ns (68.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.552    -0.592    img_data_generator_inst/video_clk
    SLICE_X53Y76         FDCE                                         r  img_data_generator_inst/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  img_data_generator_inst/addra_reg[6]/Q
                         net (fo=47, routed)          0.302    -0.149    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.860    -0.791    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.517    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.334    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 img_data_generator_inst/addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             video_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clk_wiz_0 rise@0.000ns - video_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.742%)  route 0.303ns (68.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.552    -0.592    img_data_generator_inst/video_clk
    SLICE_X53Y76         FDCE                                         r  img_data_generator_inst/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  img_data_generator_inst/addra_reg[7]/Q
                         net (fo=48, routed)          0.303    -0.148    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.932    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    clk_wiz_0_inst/inst/video_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=310, routed)         0.860    -0.791    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.517    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.334    img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_clk_wiz_0
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X2Y5      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X2Y11     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X1Y7      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X1Y8      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X0Y10     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X2Y6      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X1Y9      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X2Y8      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X0Y11     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.737       4.348      RAMB36_X1Y6      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X56Y84     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_21_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X52Y74     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_48_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X52Y74     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_48_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X54Y75     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X8Y74      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X53Y80     img_data_generator_inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X54Y80     img_data_generator_inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X53Y80     img_data_generator_inst/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X54Y80     img_data_generator_inst/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X56Y83     hdmi_top_inst/datain_2_rgb_inst/hs_reg_d0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X14Y78     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_30_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X8Y86      img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X49Y85     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X48Y58     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_66_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X52Y81     hdmi_top_inst/datain_2_rgb_inst/h_active_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X54Y75     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X40Y49     img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/img_data_generator_inst/bram_hdmi_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X53Y84     hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X53Y84     hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X52Y81     hdmi_top_inst/datain_2_rgb_inst/h_cnt_reg[2]/C



