{ 	 
    "DESIGN_NAME": "riscv_soc",
    "VERILOG_FILES": ["dir::src/riscv_top/def.v",
"dir::src/soc/timer_defs.v",
"dir::src/soc/spi_lite_defs.v",
"dir::src/soc/irq_def.v",
"dir::src/soc/timer.v",
"dir::src/soc/uart.v",
"dir::src/soc/spi_lite.v",
"dir::src/soc/gpio.v",
"dir::src/soc/irq.v",
"dir::src/soc/axi4_retime.v",
"dir::src/soc/tap.v",
"dir::src/soc/arbiter.v",
"dir::src/riscv_top/alu/ADD_using_BK.v",
"dir::src/riscv_top/alu/Arith_shift_right.v",
"dir::src/riscv_top/alu/bit_AND_op.v",
"dir::src/riscv_top/alu/bit_OR_op.v",
"dir::src/riscv_top/alu/BK_Adder_32.v",
"dir::src/riscv_top/alu/Dadda.v",
"dir::src/riscv_top/alu/Left_Right_shifter.v",
"dir::src/riscv_top/alu/MUL_using_Dadda.v",
"dir::src/riscv_top/alu/Signed_compar.v",
"dir::src/riscv_top/alu/Unsigned_compar.v",
"dir::src/axi4lite_axi4_conv.v",
"dir::src/riscv_top/icache_data_ram.v",
"dir::src/riscv_top/icache_tag_ram.v",
"dir::src/riscv_top/riscv_regfile.v",
"dir::src/riscv_top/riscv_csr.v",
"dir::src/riscv_top/riscv_decode.v",
"dir::src/riscv_top/riscv_exec.v",
"dir::src/riscv_top/riscv_fetch.v",
"dir::src/riscv_top/riscv_alu.v",
"dir::src/riscv_top/riscv_lsu.v",
"dir::src/riscv_top/icache.v",
"dir::src/riscv_top/dport_bridge.v",
"dir::src/riscv_top/riscv_core.v",
"dir::src/riscv_top/riscv_top.v",
"dir::src/soc/soc.v",
"dir::src/riscv_soc.v"],
    "VERILOG_INCLUDE_DIRS": ["dir::src/riscv_top","dir::src/soc","dir::src/riscv_top/alu"],
    "SYNTH_FLAT_TOP":0,
    "CLOCK_PORT": "clk_i",
    "CLOCK_PERIOD": 10.0,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "CLOCK_BUFFER_FANOUT": 16,
    "CLOCK_TREE_SYNTH_MAX_FANOUT": 24,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
    "PL_TARGET_DENSITY": 0.45,
    "PL_MAX_DISPLACEMENT_X": 500,
    "PL_MAX_DISPLACEMENT_Y": 500,
    "GRT_ALLOW_CONGESTION": 1,
    "GRT_OVERFLOW_ITERS": 100,
    "GPL_ROUTABILITY_DRIVEN_OVERFLOW": "0.05",
    "PL_ROUTABILITY_DRIVEN": true,
    "PL_TIME_DRIVEN": true,
    "FP_ASPECT_RATIO": 1,
    "FP_CORE_MARGIN": 30,
    "FP_PDN_VPITCH": 50,
    "FP_PDN_HPITCH": 50,
    "FP_PDN_MACRO_HOOKS": "u_core.u_icache.u_tag0.submodule.sram1 vccd1 vssd1 vccd1 vssd1, u_core.u_icache.u_tag1.submodule.sram1 vccd1 vssd1 vccd1 vssd1, u_core.u_icache.u_data0.submodule.sram2 vccd1 vssd1 vccd1 vssd1, u_core.u_icache.u_data1.submodule.sram2 vccd1 vssd1 vccd1 vssd1",
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "EXTRA_LEFS": ["dir::src/riscv_top/sky130_sram_1kbytes_1rw1r_20x256_20/sky130_sram_1kbytes_1rw1r_20x256_20.lef",
"dir::src/riscv_top/sky130_sram_8kbytes_1rw1r_32x2048_32/sky130_sram_8kbytes_1rw1r_32x2048_32.lef"],
    "EXTRA_GDS_FILES": ["dir::src/riscv_top/sky130_sram_1kbytes_1rw1r_20x256_20/sky130_sram_1kbytes_1rw1r_20x256_20.gds", 
"dir::src/riscv_top/sky130_sram_8kbytes_1rw1r_32x2048_32/sky130_sram_8kbytes_1rw1r_32x2048_32.gds"],
    "VERILOG_FILES_BLACKBOX": ["dir::src/riscv_top/sky130_sram_1kbytes_1rw1r_20x256_20/sky130_sram_1kbytes_1rw1r_20x256_20.v",
"dir::src/riscv_top/sky130_sram_8kbytes_1rw1r_32x2048_32/sky130_sram_8kbytes_1rw1r_32x2048_32.v"],
   
    "RUN_KLAYOUT_XOR": false,
    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false,
    "FP_SIZING":"relative",
    "FP_CORE_UTIL":50,
    "FP_PDN_MULTILAYER": true,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "CLOCK_PERIOD": 15,
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "MAX_FANOUT_CONSTRAINT": 5
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "MAX_FANOUT_CONSTRAINT": 4,
        "PL_TARGET_DENSITY": 0.5
    }

}
