<profile>

<section name = "Vitis HLS Report for 'radix'" level="0">
<item name = "Date">Mon Nov 28 20:43:52 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Radix</item>
<item name = "Solution">radix01 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.233 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129">radix_Pipeline_VITIS_LOOP_67_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_9_1_fu_138">radix_Pipeline_VITIS_LOOP_9_1, 9, 9, 90.000 ns, 90.000 ns, 9, 9, no</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145">radix_Pipeline_VITIS_LOOP_20_1, 79, 79, 0.790 us, 0.790 us, 79, 79, no</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_26_2_fu_153">radix_Pipeline_VITIS_LOOP_26_2, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_30_3_fu_159">radix_Pipeline_VITIS_LOOP_30_3, 81, 81, 0.810 us, 0.810 us, 81, 81, no</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_34_4_fu_166">radix_Pipeline_VITIS_LOOP_34_4, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_38_5_fu_172">radix_Pipeline_VITIS_LOOP_38_5, 81, 81, 0.810 us, 0.810 us, 81, 81, no</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_43_6_fu_180">radix_Pipeline_VITIS_LOOP_43_6, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_53_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 16064, 12266, 0</column>
<column name="Memory">0, -, 128, 12, 0</column>
<column name="Multiplexer">-, -, -, 993, -</column>
<column name="Register">-, -, 277, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 1, 3, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 82, 120, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145">radix_Pipeline_VITIS_LOOP_20_1, 0, 0, 4906, 3660, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_26_2_fu_153">radix_Pipeline_VITIS_LOOP_26_2, 0, 0, 5, 57, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_30_3_fu_159">radix_Pipeline_VITIS_LOOP_30_3, 0, 0, 4815, 3653, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_34_4_fu_166">radix_Pipeline_VITIS_LOOP_34_4, 0, 0, 42, 107, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_38_5_fu_172">radix_Pipeline_VITIS_LOOP_38_5, 0, 0, 4911, 3676, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_43_6_fu_180">radix_Pipeline_VITIS_LOOP_43_6, 0, 0, 11, 59, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129">radix_Pipeline_VITIS_LOOP_67_1, 0, 0, 71, 100, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_9_1_fu_138">radix_Pipeline_VITIS_LOOP_9_1, 0, 0, 39, 120, 0</column>
<column name="sdiv_32ns_32ns_32_36_seq_1_U33">sdiv_32ns_32ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="sdiv_32ns_32ns_32_36_seq_1_U34">sdiv_32ns_32ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_5ns_5_36_seq_1_U35">srem_32ns_5ns_5_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="count_U">count_RAM_AUTO_1R1W, 0, 64, 3, 0, 6, 32, 1, 192</column>
<column name="output_U">output_RAM_AUTO_1R1W, 0, 32, 5, 0, 9, 32, 1, 288</column>
<column name="vla13_U">vla13_RAM_AUTO_1R1W, 0, 32, 4, 0, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="place_fu_230_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln53_fu_214_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln70_fu_191_p2">icmp, 0, 0, 11, 8, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">673, 128, 1, 128</column>
<column name="count_address0">31, 6, 3, 18</column>
<column name="count_address1">20, 4, 3, 12</column>
<column name="count_ce0">31, 6, 1, 6</column>
<column name="count_ce1">20, 4, 1, 4</column>
<column name="count_d0">26, 5, 32, 160</column>
<column name="count_we0">26, 5, 1, 5</column>
<column name="output_address0">14, 3, 4, 12</column>
<column name="output_ce0">14, 3, 1, 3</column>
<column name="output_we0">9, 2, 1, 2</column>
<column name="place_1_fu_66">9, 2, 32, 64</column>
<column name="vla13_address0">49, 9, 3, 27</column>
<column name="vla13_ce0">43, 8, 1, 8</column>
<column name="vla13_d0">14, 3, 32, 96</column>
<column name="vla13_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">127, 0, 127, 0</column>
<column name="count_load_reg_327">32, 0, 32, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_26_2_fu_153_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_30_3_fu_159_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_34_4_fu_166_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_38_5_fu_172_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_43_6_fu_180_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_radix_Pipeline_VITIS_LOOP_9_1_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_285">1, 0, 1, 0</column>
<column name="input_r_read_reg_280">8, 0, 8, 0</column>
<column name="place_1_fu_66">32, 0, 32, 0</column>
<column name="place_2_reg_303">32, 0, 32, 0</column>
<column name="reg_186">32, 0, 32, 0</column>
<column name="trunc_ln18_reg_319">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, radix, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, radix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, radix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, radix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, radix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, radix, return value</column>
</table>
</item>
</section>
</profile>
