Warning (10268): Verilog HDL information at Mysliwiec_Sim_5.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v Line: 13
