<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegAllocBase.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">RegAllocBase.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="RegAllocBase_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- RegAllocBase.cpp - Register Allocator Base Class -------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines the RegAllocBase class which provides common functionality</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// for LiveIntervalUnion-based register allocators.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="RegAllocBase_8h.html">RegAllocBase.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="LiveRegMatrix_8h.html">llvm/CodeGen/LiveRegMatrix.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="Spiller_8h.html">llvm/CodeGen/Spiller.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="Module_8h.html">llvm/IR/Module.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="Timer_8h.html">llvm/Support/Timer.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="RegAllocBase_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   37</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;regalloc&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="RegAllocBase_8cpp.html#a3fcda1321dd223a4abb1809c781402f8">   39</a></span><a class="code hl_define" href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a>(NumNewQueued, <span class="stringliteral">&quot;Number of new live ranges queued&quot;</span>);</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Temporary verification option until we can put verification inside</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// MachineVerifier.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool, true&gt;</a></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="RegAllocBase_8cpp.html#a25021831d5f112edb26fc77cdea59425">   44</a></span>    <a class="code hl_variable" href="RegAllocBase_8cpp.html#a25021831d5f112edb26fc77cdea59425">VerifyRegAlloc</a>(<span class="stringliteral">&quot;verify-regalloc&quot;</span>, <a class="code hl_function" href="namespacellvm_1_1cl.html#ad4de522646a65d987250e3aba9c55931">cl::location</a>(<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">RegAllocBase::VerifyEnabled</a>),</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>                   <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Verify during register allocation&quot;</span>));</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">RegAllocBase::TimerGroupName</a>[] = <span class="stringliteral">&quot;regalloc&quot;</span>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">RegAllocBase::TimerGroupDescription</a>[] = <span class="stringliteral">&quot;Register Allocation&quot;</span>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keywordtype">bool</span> <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">RegAllocBase::VerifyEnabled</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//                         RegAllocBase Implementation</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// Pin the vtable to this file.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keywordtype">void</span> RegAllocBase::anchor() {}</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="foldopen" id="foldopen00058" data-start="{" data-end="}">
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">   58</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">RegAllocBase::init</a>(<a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;vrm, <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;lis,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>                        <a class="code hl_class" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> &amp;mat) {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a> = &amp;vrm.<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#adb16c0664049f377c9ff542829013a75">getTargetRegInfo</a>();</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a> = &amp;vrm.<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a5b03bffeedbff2a86dfe427fd90c1465">getRegInfo</a>();</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a> = &amp;vrm;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a> = &amp;lis;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a> = &amp;mat;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a30815e557d36373557a052fbf84263c7">freezeReservedRegs</a>();</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a>.<a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a>(vrm.<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#a7619711af4bb95253dea3e0783400f26">getMachineFunction</a>());</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>}</div>
</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// Visit all the live registers. If they are already assigned to a physical</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// register, unify them with the corresponding LiveIntervalUnion, otherwise push</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// them on the priority queue for later assignment.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="keywordtype">void</span> RegAllocBase::seedLiveRegs() {</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <a class="code hl_struct" href="structllvm_1_1NamedRegionTimer.html">NamedRegionTimer</a> <a class="code hl_define" href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>(<span class="stringliteral">&quot;seed&quot;</span>, <span class="stringliteral">&quot;Seed Live Regs&quot;</span>, <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">TimerGroupName</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                     <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">TimerGroupDescription</a>, <a class="code hl_variable" href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">TimePassesIsEnabled</a>);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != e; ++i) {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_function" href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">Register::index2VirtReg</a>(i);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(Reg))</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a1d4798520a9880c2b801fd18ff8342d2">enqueue</a>(&amp;<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a8208eacaf02c9742c8ed7f09ec0837f3">getInterval</a>(Reg));</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  }</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>}</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// Top-level driver to manage the queue of unassigned VirtRegs and call the</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// selectOrSplit implementation.</span></div>
<div class="foldopen" id="foldopen00085" data-start="{" data-end="}">
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">   85</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">RegAllocBase::allocatePhysRegs</a>() {</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  seedLiveRegs();</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// Continue assigning vregs one at a time to available physical registers.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordflow">while</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *VirtReg = <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a8c9575386e3e74d0ebf3b80ec946feda">dequeue</a>()) {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(VirtReg-&gt;reg()) &amp;&amp; <span class="stringliteral">&quot;Register already assigned&quot;</span>);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">// Unused registers can appear when the spiller coalesces snippets.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(VirtReg-&gt;reg())) {</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Dropping unused &quot;</span> &lt;&lt; *VirtReg &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>      <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a0a064c82f883b28000d10199532b1c35">aboutToRemoveInterval</a>(*VirtReg);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>      <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#aa07c0db20cf93bf2f558d00af34a6cb6">removeInterval</a>(VirtReg-&gt;reg());</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    }</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="comment">// Invalidate all interference queries, live ranges could have changed.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">invalidateVirtRegs</a>();</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="comment">// selectOrSplit requests the allocator to return an available physical</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">// register if possible and populate a list of new live intervals that</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">// result from splitting.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nselectOrSplit &quot;</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                      &lt;&lt; <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">getRegClassName</a>(<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a34b5ca1a1228655842826f4bad8c44c2">getRegClass</a>(VirtReg-&gt;reg()))</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                      &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; *VirtReg &lt;&lt; <span class="stringliteral">&quot; w=&quot;</span> &lt;&lt; VirtReg-&gt;weight() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keyword">using </span>VirtRegVec = <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    VirtRegVec SplitVRegs;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> AvailablePhysReg = <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a10ad31d44cbe980bf48cbb166a924091">selectOrSplit</a>(*VirtReg, SplitVRegs);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keywordflow">if</span> (AvailablePhysReg == ~0u) {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>      <span class="comment">// selectOrSplit failed to find a register!</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>      <span class="comment">// Probably caused by an inline asm.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIR : <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#aa7bc06ec30359044cffdc3ccd58bfacf">reg_instructions</a>(VirtReg-&gt;reg())) {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = &amp;MIR;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isInlineAsm())</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>      }</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a34b5ca1a1228655842826f4bad8c44c2">getRegClass</a>(VirtReg-&gt;reg());</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>      <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> AllocOrder = <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a>.<a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">getOrder</a>(RC);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>      <span class="keywordflow">if</span> (AllocOrder.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>())</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;no registers from class available to allocate&quot;</span>);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isInlineAsm()) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;emitError(<span class="stringliteral">&quot;inline assembly requires more registers than available&quot;</span>);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context =</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>            <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent()-&gt;getParent()-&gt;getFunction().getContext();</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        Context.emitError(<span class="stringliteral">&quot;ran out of registers during register allocation&quot;</span>);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ran out of registers during register allocation&quot;</span>);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>      }</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>      <span class="comment">// Keep going after reporting the error.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">assignVirt2Phys</a>(VirtReg-&gt;reg(), AllocOrder.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a721fc555cb3d8dc2a1a680dcc2ce69b2">front</a>());</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AvailablePhysReg)</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>      <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveRegMatrix.html#aca181a8107cd511dad6c6627fe9f6fae">assign</a>(*VirtReg, AvailablePhysReg);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg : SplitVRegs) {</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(Reg));</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>      <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *SplitVirtReg = &amp;<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a8208eacaf02c9742c8ed7f09ec0837f3">getInterval</a>(Reg);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(SplitVirtReg-&gt;<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">reg</a>()) &amp;&amp; <span class="stringliteral">&quot;Register already assigned&quot;</span>);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(SplitVirtReg-&gt;<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">reg</a>())) {</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SplitVirtReg-&gt;<a class="code hl_function" href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">empty</a>() &amp;&amp; <span class="stringliteral">&quot;Non-empty but used interval&quot;</span>);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;not queueing unused  &quot;</span> &lt;&lt; *SplitVirtReg &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a0a064c82f883b28000d10199532b1c35">aboutToRemoveInterval</a>(*SplitVirtReg);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#aa07c0db20cf93bf2f558d00af34a6cb6">removeInterval</a>(SplitVirtReg-&gt;<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">reg</a>());</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>      }</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;queuing new interval: &quot;</span> &lt;&lt; *SplitVirtReg &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SplitVirtReg-&gt;<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">reg</a>().<a class="code hl_function" href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() &amp;&amp;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>             <span class="stringliteral">&quot;expect split value in virtual register&quot;</span>);</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>      <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a1d4798520a9880c2b801fd18ff8342d2">enqueue</a>(SplitVirtReg);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>      ++NumNewQueued;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    }</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  }</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>}</div>
</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="foldopen" id="foldopen00165" data-start="{" data-end="}">
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">  165</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">RegAllocBase::postOptimization</a>() {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a49d5127f2ab5ad47f9b00a889948dd91">spiller</a>().<a class="code hl_function" href="classllvm_1_1Spiller.html#ac5e77cbf6ad42d3a68d03f7d20f0a07d">postOptimization</a>();</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *DeadInst : <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">DeadRemats</a>) {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code hl_function" href="classllvm_1_1LiveIntervals.html#a73f605751be73f0a910a586bb1b5d869">RemoveMachineInstrFromMaps</a>(*DeadInst);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    DeadInst-&gt;eraseFromParent();</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  }</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">DeadRemats</a>.clear();</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>}</div>
</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="foldopen" id="foldopen00174" data-start="{" data-end="}">
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a1d4798520a9880c2b801fd18ff8342d2">  174</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#a1d4798520a9880c2b801fd18ff8342d2">RegAllocBase::enqueue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LI) {</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = LI-&gt;<a class="code hl_function" href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">reg</a>();</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg.isVirtual() &amp;&amp; <span class="stringliteral">&quot;Can only enqueue virtual registers&quot;</span>);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code hl_function" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(Reg))</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1RegAllocBase.html#aee328fb90c6cef95857090cdc67de0d4">shouldAllocateRegister</a>(Reg)) {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Enqueuing &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a>) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <a class="code hl_function" href="classllvm_1_1RegAllocBase.html#ac41354781f406aa77d665f9e5aec8309">enqueueImpl</a>(LI);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Not enqueueing &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code hl_variable" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a>)</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>                      &lt;&lt; <span class="stringliteral">&quot; in skipped register class\n&quot;</span>);</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  }</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>}</div>
</div>
<div class="ttc" id="aCommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aLiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aLiveRegMatrix_8h_html"><div class="ttname"><a href="LiveRegMatrix_8h.html">LiveRegMatrix.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMips16ISelLowering_8cpp_html_a0acb682b8260ab1c60b918599864e2e5"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a></div><div class="ttdeci">#define T</div><div class="ttdef"><b>Definition</b> <a href="Mips16ISelLowering_8cpp_source.html#l00341">Mips16ISelLowering.cpp:341</a></div></div>
<div class="ttc" id="aModule_8h_html"><div class="ttname"><a href="Module_8h.html">Module.h</a></div><div class="ttdoc">Module.h This file contains the declarations for the Module class.</div></div>
<div class="ttc" id="aPass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="aRegAllocBase_8cpp_html_a25021831d5f112edb26fc77cdea59425"><div class="ttname"><a href="RegAllocBase_8cpp.html#a25021831d5f112edb26fc77cdea59425">VerifyRegAlloc</a></div><div class="ttdeci">static cl::opt&lt; bool, true &gt; VerifyRegAlloc(&quot;verify-regalloc&quot;, cl::location(RegAllocBase::VerifyEnabled), cl::Hidden, cl::desc(&quot;Verify during register allocation&quot;))</div></div>
<div class="ttc" id="aRegAllocBase_8h_html"><div class="ttname"><a href="RegAllocBase_8h.html">RegAllocBase.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div><div class="ttdoc">This file defines the SmallVector class.</div></div>
<div class="ttc" id="aSpiller_8h_html"><div class="ttname"><a href="Spiller_8h.html">Spiller.h</a></div></div>
<div class="ttc" id="aStatistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div><div class="ttdoc">This file defines the 'Statistic' class, which is designed to be an easy way to expose various metric...</div></div>
<div class="ttc" id="aStatistic_8h_html_ad6117415b93e5675d5a6c8e1855b3b2f"><div class="ttname"><a href="Statistic_8h.html#ad6117415b93e5675d5a6c8e1855b3b2f">STATISTIC</a></div><div class="ttdeci">#define STATISTIC(VARNAME, DESC)</div><div class="ttdef"><b>Definition</b> <a href="Statistic_8h_source.html#l00167">Statistic.h:167</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTimer_8h_html"><div class="ttname"><a href="Timer_8h.html">Timer.h</a></div></div>
<div class="ttc" id="aVirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecode_8h_source.html#l00025">X86ShuffleDecode.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a721fc555cb3d8dc2a1a680dcc2ce69b2"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a721fc555cb3d8dc2a1a680dcc2ce69b2">llvm::ArrayRef::front</a></div><div class="ttdeci">const T &amp; front() const</div><div class="ttdoc">front - Get the first element.</div><div class="ttdef"><b>Definition</b> <a href="ArrayRef_8h_source.html#l00168">ArrayRef.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty.</div><div class="ttdef"><b>Definition</b> <a href="ArrayRef_8h_source.html#l00160">ArrayRef.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot.</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00687">LiveInterval.h:687</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveInterval_html_a14d46e70db7e417c8ed5bc66fb295185"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a14d46e70db7e417c8ed5bc66fb295185">llvm::LiveInterval::reg</a></div><div class="ttdeci">Register reg() const</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00718">LiveInterval.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a11cd70de340f310acc70781d57a00136"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">llvm::LiveIntervals::hasInterval</a></div><div class="ttdeci">bool hasInterval(Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00136">LiveIntervals.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a73f605751be73f0a910a586bb1b5d869"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a73f605751be73f0a910a586bb1b5d869">llvm::LiveIntervals::RemoveMachineInstrFromMaps</a></div><div class="ttdeci">void RemoveMachineInstrFromMaps(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00285">LiveIntervals.h:285</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_a8208eacaf02c9742c8ed7f09ec0837f3"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a8208eacaf02c9742c8ed7f09ec0837f3">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(Register Reg)</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00125">LiveIntervals.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html_aa07c0db20cf93bf2f558d00af34a6cb6"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#aa07c0db20cf93bf2f558d00af34a6cb6">llvm::LiveIntervals::removeInterval</a></div><div class="ttdeci">void removeInterval(Register Reg)</div><div class="ttdoc">Interval removal.</div><div class="ttdef"><b>Definition</b> <a href="LiveIntervals_8h_source.html#l00162">LiveIntervals.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRange_html_a66ff664a97cd3c30de7e873335a0c075"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a66ff664a97cd3c30de7e873335a0c075">llvm::LiveRange::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition</b> <a href="LiveInterval_8h_source.html#l00382">LiveInterval.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html_a448841a51094959c1ca24de1ae55435f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">llvm::LiveRegMatrix::invalidateVirtRegs</a></div><div class="ttdeci">void invalidateVirtRegs()</div><div class="ttdoc">Invalidate cached interference queries after modifying virtual register live ranges.</div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8h_source.html#l00081">LiveRegMatrix.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html_aca181a8107cd511dad6c6627fe9f6fae"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#aca181a8107cd511dad6c6627fe9f6fae">llvm::LiveRegMatrix::assign</a></div><div class="ttdeci">void assign(const LiveInterval &amp;VirtReg, MCRegister PhysReg)</div><div class="ttdoc">Assign VirtReg to PhysReg.</div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8cpp_source.html#l00104">LiveRegMatrix.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00033">MCRegister.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a30815e557d36373557a052fbf84263c7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a30815e557d36373557a052fbf84263c7">llvm::MachineRegisterInfo::freezeReservedRegs</a></div><div class="ttdeci">void freezeReservedRegs()</div><div class="ttdoc">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8cpp_source.html#l00522">MachineRegisterInfo.cpp:522</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a34b5ca1a1228655842826f4bad8c44c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a34b5ca1a1228655842826f4bad8c44c2">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00653">MachineRegisterInfo.h:653</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a666dc30b9326da6b9e69740a241df89d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">llvm::MachineRegisterInfo::reg_nodbg_empty</a></div><div class="ttdeci">bool reg_nodbg_empty(Register RegNo) const</div><div class="ttdoc">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions.</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00391">MachineRegisterInfo.h:391</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aa7bc06ec30359044cffdc3ccd58bfacf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa7bc06ec30359044cffdc3ccd58bfacf">llvm::MachineRegisterInfo::reg_instructions</a></div><div class="ttdeci">iterator_range&lt; reg_instr_iterator &gt; reg_instructions(Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00316">MachineRegisterInfo.h:316</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created.</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00794">MachineRegisterInfo.h:794</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a0a064c82f883b28000d10199532b1c35"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a0a064c82f883b28000d10199532b1c35">llvm::RegAllocBase::aboutToRemoveInterval</a></div><div class="ttdeci">virtual void aboutToRemoveInterval(const LiveInterval &amp;LI)</div><div class="ttdoc">Method called when the allocator is about to remove a LiveInterval.</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00131">RegAllocBase.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a10ad31d44cbe980bf48cbb166a924091"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a10ad31d44cbe980bf48cbb166a924091">llvm::RegAllocBase::selectOrSplit</a></div><div class="ttdeci">virtual MCRegister selectOrSplit(const LiveInterval &amp;VirtReg, SmallVectorImpl&lt; Register &gt; &amp;splitLVRs)=0</div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a1d4798520a9880c2b801fd18ff8342d2"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a1d4798520a9880c2b801fd18ff8342d2">llvm::RegAllocBase::enqueue</a></div><div class="ttdeci">void enqueue(const LiveInterval *LI)</div><div class="ttdoc">enqueue - Add VirtReg to the priority queue of unassigned registers.</div><div class="ttdef"><b>Definition</b> <a href="#l00174">RegAllocBase.cpp:174</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a2e9547b9bc56b02aad18e54488c8059b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">llvm::RegAllocBase::init</a></div><div class="ttdeci">void init(VirtRegMap &amp;vrm, LiveIntervals &amp;lis, LiveRegMatrix &amp;mat)</div><div class="ttdef"><b>Definition</b> <a href="#l00058">RegAllocBase.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a3a073386d697a3adacf27699bd95441d"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">llvm::RegAllocBase::DeadRemats</a></div><div class="ttdeci">SmallPtrSet&lt; MachineInstr *, 32 &gt; DeadRemats</div><div class="ttdoc">Inst which is a def of an original reg and whose defs are already all dead after remat is saved in De...</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00082">RegAllocBase.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a49d5127f2ab5ad47f9b00a889948dd91"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a49d5127f2ab5ad47f9b00a889948dd91">llvm::RegAllocBase::spiller</a></div><div class="ttdeci">virtual Spiller &amp; spiller()=0</div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a523cbc58f79fe5e9e95dc87f9cee8a36"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">llvm::RegAllocBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00066">RegAllocBase.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a575345318339b28557a6c8ea57708434"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">llvm::RegAllocBase::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00069">RegAllocBase.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a666d8b67c14d35f657e591cb87984592"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">llvm::RegAllocBase::TimerGroupName</a></div><div class="ttdeci">static const char TimerGroupName[]</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00127">RegAllocBase.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a75a298de4027780720785b5cd3479e92"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">llvm::RegAllocBase::TimerGroupDescription</a></div><div class="ttdeci">static const char TimerGroupDescription[]</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00128">RegAllocBase.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a865e0247c5f922b8afaaaec481e4939c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">llvm::RegAllocBase::Matrix</a></div><div class="ttdeci">LiveRegMatrix * Matrix</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00070">RegAllocBase.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a8c9575386e3e74d0ebf3b80ec946feda"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a8c9575386e3e74d0ebf3b80ec946feda">llvm::RegAllocBase::dequeue</a></div><div class="ttdeci">virtual const LiveInterval * dequeue()=0</div><div class="ttdoc">dequeue - Return the next unassigned register, or NULL.</div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a93e2dd7d80790456c7201dc40d3b1263"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">llvm::RegAllocBase::postOptimization</a></div><div class="ttdeci">virtual void postOptimization()</div><div class="ttdef"><b>Definition</b> <a href="#l00165">RegAllocBase.cpp:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_a96bb57a8041a40ded1ba0ef3b411a615"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">llvm::RegAllocBase::VRM</a></div><div class="ttdeci">VirtRegMap * VRM</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00068">RegAllocBase.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_aa6330bc662bf646d769c2a0771282eaf"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">llvm::RegAllocBase::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo RegClassInfo</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00071">RegAllocBase.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_aba058f684e1b6704e5b4a09f889ec18c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">llvm::RegAllocBase::MRI</a></div><div class="ttdeci">MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00067">RegAllocBase.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_ac35fef2aafb20ef4b079d0819394e87d"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">llvm::RegAllocBase::allocatePhysRegs</a></div><div class="ttdeci">void allocatePhysRegs()</div><div class="ttdef"><b>Definition</b> <a href="#l00085">RegAllocBase.cpp:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_ac41354781f406aa77d665f9e5aec8309"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#ac41354781f406aa77d665f9e5aec8309">llvm::RegAllocBase::enqueueImpl</a></div><div class="ttdeci">virtual void enqueueImpl(const LiveInterval *LI)=0</div><div class="ttdoc">enqueue - Add VirtReg to the priority queue of unassigned registers.</div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_aee328fb90c6cef95857090cdc67de0d4"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aee328fb90c6cef95857090cdc67de0d4">llvm::RegAllocBase::shouldAllocateRegister</a></div><div class="ttdeci">bool shouldAllocateRegister(Register Reg)</div><div class="ttdoc">Get whether a given register should be allocated.</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00093">RegAllocBase.h:93</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegAllocBase_html_afbeaddcf447db994c372dfff591105ac"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">llvm::RegAllocBase::VerifyEnabled</a></div><div class="ttdeci">static bool VerifyEnabled</div><div class="ttdoc">VerifyEnabled - True when -verify-regalloc is given.</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBase_8h_source.html#l00135">RegAllocBase.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_ac892fad5c3d0080c8cca7557659668d5"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">llvm::RegisterClassInfo::runOnMachineFunction</a></div><div class="ttdeci">void runOnMachineFunction(const MachineFunction &amp;MF)</div><div class="ttdoc">runOnFunction - Prepare to answer questions about MF.</div><div class="ttdef"><b>Definition</b> <a href="RegisterClassInfo_8cpp_source.html#l00042">RegisterClassInfo.cpp:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_af70a84f2b85d3855dfed655b61dce250"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">llvm::RegisterClassInfo::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder(const TargetRegisterClass *RC) const</div><div class="ttdoc">getOrder - Returns the preferred allocation order for RC.</div><div class="ttdef"><b>Definition</b> <a href="RegisterClassInfo_8h_source.html#l00101">RegisterClassInfo.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a1979c563289f871907832e419889f979"><div class="ttname"><a href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">llvm::Register::index2VirtReg</a></div><div class="ttdeci">static Register index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00084">Register.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_ab203bbcbc320180b1da9e9a92ee0c784"><div class="ttname"><a href="classllvm_1_1Register.html#ab203bbcbc320180b1da9e9a92ee0c784">llvm::Register::isVirtual</a></div><div class="ttdeci">constexpr bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00091">Register.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l01209">SmallVector.h:1210</a></div></div>
<div class="ttc" id="aclassllvm_1_1Spiller_html_ac5e77cbf6ad42d3a68d03f7d20f0a07d"><div class="ttname"><a href="classllvm_1_1Spiller.html#ac5e77cbf6ad42d3a68d03f7d20f0a07d">llvm::Spiller::postOptimization</a></div><div class="ttdeci">virtual void postOptimization()</div><div class="ttdef"><b>Definition</b> <a href="Spiller_8h_source.html#l00033">Spiller.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_af024492cfad9653e8826fb8e226a4386"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af024492cfad9653e8826fb8e226a4386">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00824">TargetRegisterInfo.h:824</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a5b03bffeedbff2a86dfe427fd90c1465"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a5b03bffeedbff2a86dfe427fd90c1465">llvm::VirtRegMap::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo() const</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00092">VirtRegMap.h:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_a7619711af4bb95253dea3e0783400f26"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a7619711af4bb95253dea3e0783400f26">llvm::VirtRegMap::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00087">VirtRegMap.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_ab28bf4ffd3e2223dab0527c9d7e18288"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(Register virtReg) const</div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00099">VirtRegMap.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_adb16c0664049f377c9ff542829013a75"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#adb16c0664049f377c9ff542829013a75">llvm::VirtRegMap::getTargetRegInfo</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTargetRegInfo() const</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00093">VirtRegMap.h:93</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html_ae6a89fa352cff20c046e1148738cd87f"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">llvm::VirtRegMap::assignVirt2Phys</a></div><div class="ttdeci">void assignVirt2Phys(Register virtReg, MCPhysReg physReg)</div><div class="ttdoc">creates a mapping for the specified virtual register to the specified physical register</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8cpp_source.html#l00085">VirtRegMap.cpp:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l01421">CommandLine.h:1423</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00137">CommandLine.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ad4de522646a65d987250e3aba9c55931"><div class="ttname"><a href="namespacellvm_1_1cl.html#ad4de522646a65d987250e3aba9c55931">llvm::cl::location</a></div><div class="ttdeci">LocationClass&lt; Ty &gt; location(Ty &amp;L)</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00463">CommandLine.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a44e2fc6ce783a1ca396d473139a0ae76"><div class="ttname"><a href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">llvm::TimePassesIsEnabled</a></div><div class="ttdeci">bool TimePassesIsEnabled</div><div class="ttdoc">If the user specifies the -time-passes argument on an LLVM tool command line then the value of this b...</div><div class="ttdef"><b>Definition</b> <a href="PassTimingInfo_8cpp_source.html#l00037">PassTimingInfo.cpp:37</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00167">Error.cpp:167</a></div></div>
<div class="ttc" id="anamespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8cpp_source.html#l00108">TargetRegisterInfo.cpp:108</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1NamedRegionTimer_html"><div class="ttname"><a href="structllvm_1_1NamedRegionTimer.html">llvm::NamedRegionTimer</a></div><div class="ttdoc">This class is basically a combination of TimeRegion and Timer.</div><div class="ttdef"><b>Definition</b> <a href="Timer_8h_source.html#l00163">Timer.h:163</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00409">CommandLine.h:409</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:29:54 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
