// Seed: 1054534871
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd42
) (
    output wand  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wire  _id_3,
    input  wor   id_4,
    output uwire id_5
);
  wire  id_7;
  logic \id_8 ;
  ;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_9,
      \id_8 ,
      id_7
  );
  assign id_9 = id_1 ^ 1;
  logic [id_3 : -1 'b0 >  -1] id_10;
  ;
endmodule
