/*
 * Copyright (c) 2021 Yonatan Schachter
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv6-m.dtsi>
#include <mem.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-m0+";
			reg = <0>;
		};

		cpu1: cpu@1 {
			compatible = "arm,cortex-m0+";
			reg = <1>;
		};
	};

	sram0: memory@20000000 {
		compatible = "mmio-sram";
		reg = <0x20000000 DT_SIZE_K(264)>;
	};

	/* Flash starts at 0x10000000 but the first 0x100 bytes
	 * are reserved for the second stage bootloader
	 */
	flash0: flash@10000100 {
		compatible = "soc-nv-flash";
		label = "FLASH_RP2";

		write-block-size = <1>;
	};

	peripheral_clk: peripheral-clk {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <0>;
	};

	soc {
		pinctrl: pin-controller@40014000 {
			compatible = "rpi,pico-pinctrl";
			reg = <0x40014000 DT_SIZE_K(4)>;
			#address-cells = <1>;
			#size-cells = <1>;
			status = "okay";
			label = "PINCTRL";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
