
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -758 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/fred/Projects/fpga_projects/vga_controller/pa.fromNetlist.tcl
# create_project -name vga_controller -dir "/home/fred/Projects/fpga_projects/vga_controller/planAhead_run_1" -part xc3s100ecp132-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/fred/Projects/fpga_projects/vga_controller/top_module.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/fred/Projects/fpga_projects/vga_controller} }
# set_property target_constrs_file "top_module.ucf" [current_fileset -constrset]
Adding file '/home/fred/Projects/fpga_projects/vga_controller/top_module.ucf' to fileset 'constrs_1'
# add_files [list {top_module.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_module.ngc ...
WARNING:NetListWriters:298 - No output is written to top_module.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_module.edif ...
ngc2edif: Total memory usage is 103788 kilobytes

Parsing EDIF File [./planAhead_run_1/vga_controller.data/cache/top_module_ngc_fdfbc312.edif]
Finished Parsing EDIF File [./planAhead_run_1/vga_controller.data/cache/top_module_ngc_fdfbc312.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [/home/fred/Projects/fpga_projects/vga_controller/top_module.ucf]
Finished Parsing UCF File [/home/fred/Projects/fpga_projects/vga_controller/top_module.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e06f5e7c
startgroup
set_property package_pin N3 [get_ports {color_in[2]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {color_in[1]}]
endgroup
set_property package_pin "" [get_ports [list  {color_in[0]}]]
startgroup
set_property package_pin K3 [get_ports {color_in[2]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {color_in[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {color_in[0]}]
endgroup
startgroup
set_property package_pin C14 [get_ports {color_out[2]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {color_out[1]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {color_out[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin J14 [get_ports h_sync]
endgroup
startgroup
set_property package_pin A7 [get_ports nrst]
endgroup
startgroup
set_property package_pin K13 [get_ports v_sync]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 27 20:35:01 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
