// Seed: 1552800027
module module_0 (
    output tri0 id_0
    , id_3,
    output supply1 id_1
);
  assign id_0 = -1;
  logic id_4 = -1;
  assign id_0 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    output supply1 id_8,
    output supply1 id_9,
    input uwire id_10,
    output wire id_11,
    output supply0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_15;
  ;
endmodule
