A51 MACRO ASSEMBLER  SPI_SLAVE_NO_SS                                                      04/30/2004 16:27:09 PAGE     1


MACRO ASSEMBLER A51 V7.09
OBJECT MODULE PLACED IN spi_slave_no_ss.OBJ
ASSEMBLER INVOKED BY: C:\KEIL\C51\BIN\A51.EXE spi_slave_no_ss.a51 NOMOD51 SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     ;$include (reg_c51.INC)
                +1     2  +1 $save     
                +1   210  +1 $restore 
                     211     
  0001               212     transmit_completed BIT 20H.1; software flag
  0008               213     serial_data DATA 08H
                     214     
0000                 215     org 000h
0000 020100          216     ljmp begin
                     217     
004B                 218     org 4Bh
004B 020123          219     ljmp it_SPI
                     220     
                     221     ;/**
                     222     ; * FUNCTION_PURPOSE: This file set up spi in slave mode with 
                     223     ; * Fclk Periph/128 as baud rate and without slave select pin.
                     224     ; * FUNCTION_INPUTS: P1.5(MISO) serial input  
                     225     ; * FUNCTION_OUTPUTS: P1.7(MOSI) serial output
                     226     ; *                   P1.1
                     227     ; */
0100                 228     org 0100h
0100                 229     begin:
                     230     
0100 43C320          231     ORL SPCON,#20h;                  /* P1.1 is available as standard I/O pin */
                     232     ;/* SPCON.5(SSDIS) has no effect if CPHA=0 in slave mode then P1.1 is used to slave select 
                             */ 
0103 53C3EF          233     ANL SPCON,#0EFh;                 /* slave mode */
0106 53C3F7          234     ANL SPCON,#0F7h;                 /* CPOL=0; transmit mode example */
0109 43C304          235     ORL SPCON,#04h;                  /* CPHA=1; transmit mode example */
010C 43B104          236     ORL IEN1,#04h;                   /* enable spi interrupt */
010F 43C340          237     ORL SPCON,#40h;                  /* run spi */
0112 C201            238     CLR transmit_completed;          /* clear software transfert flag */
0114 D2AF            239     SETB EA;                         /* enable interrupts */
                     240     
                     241     
0116                 242     loop:                                               
0116 B291            243     CPL P1.1;                     /* P1.1 is available as standard I/O pin */
0118 300105          244     JNB transmit_completed,end_if
                     245     
011B 8508C5          246        MOV SPDAT,serial_data;        /* echo data to master */
011E C201            247        CLR transmit_completed;       /* clear software transfert flag */
                     248     
0120                 249     end_if:
0120 020116          250     LJMP loop
                     251     
                     252     
                     253     ;/**
                     254     ; * FUNCTION_PURPOSE: spi interrupt, receive data to master
                     255     ; * FUNCTION_INPUTS: void
                     256     ; * FUNCTION_OUTPUTS: void
                     257     ; */
0123                 258     it_SPI:;                         /* interrupt address is 0x004B */
                     259     
0123 AFC4            260     MOV R7,SPSTA;
0125 8FE0            261     MOV ACC,R7
0127 30E705          262     JNB ACC.7,break1;case 0x80:
012A 85C508          263         MOV serial_data,SPDAT;       /* read receive data */
012D D201            264         SETB transmit_completed;     /* set software flag */
A51 MACRO ASSEMBLER  SPI_SLAVE_NO_SS                                                      04/30/2004 16:27:09 PAGE     2

012F                 265     break1:
                     266     
012F 30E400          267     JNB ACC.4,break2;case 0x10:
                     268     ;         /* put here for mode fault tasking */ 
0132                 269     break2:;
                     270             
0132 30E600          271     JNB ACC.6,break3;case 0x40:
                     272     ;         /* put here for overrun tasking */    
0135                 273     break3:;
                     274     
0135 8508C5          275     MOV SPDAT,serial_data;        /* needed to complete clearing sequence */
                     276     
0138 32              277     RETI
                     278     
                     279     end
                             
A51 MACRO ASSEMBLER  SPI_SLAVE_NO_SS                                                      04/30/2004 16:27:09 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
AUXR . . . . . . .  D ADDR   008EH   A   
AUXR1. . . . . . .  D ADDR   00A2H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
BDRCON . . . . . .  D ADDR   009BH   A   
BEGIN. . . . . . .  C ADDR   0100H   A   
BREAK1 . . . . . .  C ADDR   012FH   A   
BREAK2 . . . . . .  C ADDR   0132H   A   
BREAK3 . . . . . .  C ADDR   0135H   A   
BRL. . . . . . . .  D ADDR   009AH   A   
CCAP0H . . . . . .  D ADDR   00FAH   A   
CCAP0L . . . . . .  D ADDR   00EAH   A   
CCAP1H . . . . . .  D ADDR   00FBH   A   
CCAP1L . . . . . .  D ADDR   00EBH   A   
CCAP2H . . . . . .  D ADDR   00FCH   A   
CCAP2L . . . . . .  D ADDR   00ECH   A   
CCAP3H . . . . . .  D ADDR   00FDH   A   
CCAP3L . . . . . .  D ADDR   00EDH   A   
CCAP4H . . . . . .  D ADDR   00FEH   A   
CCAP4L . . . . . .  D ADDR   00EEH   A   
CCAPM0 . . . . . .  D ADDR   00DAH   A   
CCAPM1 . . . . . .  D ADDR   00DBH   A   
CCAPM2 . . . . . .  D ADDR   00DCH   A   
CCAPM3 . . . . . .  D ADDR   00DDH   A   
CCAPM4 . . . . . .  D ADDR   00DEH   A   
CCF0 . . . . . . .  B ADDR   00D8H.0 A   
CCF1 . . . . . . .  B ADDR   00D8H.1 A   
CCF2 . . . . . . .  B ADDR   00D8H.2 A   
CCF3 . . . . . . .  B ADDR   00D8H.3 A   
CCF4 . . . . . . .  B ADDR   00D8H.4 A   
CCON . . . . . . .  D ADDR   00D8H   A   
CF . . . . . . . .  B ADDR   00D8H.7 A   
CH . . . . . . . .  D ADDR   00F9H   A   
CKCON0 . . . . . .  D ADDR   008FH   A   
CKCON1 . . . . . .  D ADDR   00AFH   A   
CKRL . . . . . . .  D ADDR   0097H   A   
CKSEL. . . . . . .  D ADDR   0085H   A   
CL . . . . . . . .  D ADDR   00E9H   A   
CMOD . . . . . . .  D ADDR   00D9H   A   
CP_RL2 . . . . . .  B ADDR   00C8H.0 A   
CR . . . . . . . .  B ADDR   00D8H.6 A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
C_T2 . . . . . . .  B ADDR   00C8H.1 A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EC . . . . . . . .  B ADDR   00A8H.6 A   
EECON. . . . . . .  D ADDR   00D2H   A   
END_IF . . . . . .  C ADDR   0120H   A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
FCON . . . . . . .  D ADDR   00D1H   A   
A51 MACRO ASSEMBLER  SPI_SLAVE_NO_SS                                                      04/30/2004 16:27:09 PAGE     4

IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
IEN0 . . . . . . .  D ADDR   00A8H   A   
IEN1 . . . . . . .  D ADDR   00B1H   A   
INT0 . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . .  B ADDR   00B0H.3 A   
IPH0 . . . . . . .  D ADDR   00B7H   A   
IPH1 . . . . . . .  D ADDR   00B3H   A   
IPL0 . . . . . . .  D ADDR   00B8H   A   
IPL1 . . . . . . .  D ADDR   00B2H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
IT_SPI . . . . . .  C ADDR   0123H   A   
KBE. . . . . . . .  D ADDR   009DH   A   
KBF. . . . . . . .  D ADDR   009EH   A   
KBLS . . . . . . .  D ADDR   009CH   A   
LOOP . . . . . . .  C ADDR   0116H   A   
OSCCON . . . . . .  D ADDR   0086H   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
P4 . . . . . . . .  D ADDR   00C0H   A   
P5 . . . . . . . .  D ADDR   00E8H   A   
PCON . . . . . . .  D ADDR   0087H   A   
PI2. . . . . . . .  D ADDR   00F8H   A   
PI2_1. . . . . . .  B ADDR   00F8H.1 A   
PI2_O. . . . . . .  B ADDR   00F8H.0 A   
PPCL . . . . . . .  B ADDR   00B8H.6 A   
PSL. . . . . . . .  B ADDR   00B8H.4 A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0L . . . . . . .  B ADDR   00B8H.1 A   
PT1L . . . . . . .  B ADDR   00B8H.3 A   
PT2L . . . . . . .  B ADDR   00B8H.5 A   
PX0L . . . . . . .  B ADDR   00B8H.0 A   
PX1L . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
RD . . . . . . . .  B ADDR   00B0H.7 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RXD. . . . . . . .  B ADDR   00B0H.0 A   
SADDR. . . . . . .  D ADDR   00A9H   A   
SADEN. . . . . . .  D ADDR   00B9H   A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SERIAL_DATA. . . .  D ADDR   0008H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
SPCON. . . . . . .  D ADDR   00C3H   A   
SPDAT. . . . . . .  D ADDR   00C5H   A   
SPSTA. . . . . . .  D ADDR   00C4H   A   
SSADR. . . . . . .  D ADDR   0096H   A   
SSCON. . . . . . .  D ADDR   0093H   A   
SSCS . . . . . . .  D ADDR   0094H   A   
SSDAT. . . . . . .  D ADDR   0095H   A   
T0 . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . .  B ADDR   00B0H.5 A   
A51 MACRO ASSEMBLER  SPI_SLAVE_NO_SS                                                      04/30/2004 16:27:09 PAGE     5

T2CON. . . . . . .  D ADDR   00C8H   A   
T2MOD. . . . . . .  D ADDR   00C9H   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TRANSMIT_COMPLETED  B ADDR   0020H.1 A   
TXD. . . . . . . .  B ADDR   00B0H.1 A   
WDTPRG . . . . . .  D ADDR   00A7H   A   
WDTRST . . . . . .  D ADDR   00A6H   A   
WR . . . . . . . .  B ADDR   00B0H.6 A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
