<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../CPU_P6_final.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1734099056" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1734099055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734142204" xil_pn:in_ck="-1484078667333081567" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1734142204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../vtest/ADD4.v"/>
      <outfile xil_pn:name="../vtest/ADDER.v"/>
      <outfile xil_pn:name="../vtest/ALU.v"/>
      <outfile xil_pn:name="../vtest/ALUResultSel.v"/>
      <outfile xil_pn:name="../vtest/ALUsourceSel.v"/>
      <outfile xil_pn:name="../vtest/BE.v"/>
      <outfile xil_pn:name="../vtest/CMP.v"/>
      <outfile xil_pn:name="../vtest/Controller.v"/>
      <outfile xil_pn:name="../vtest/DTrueRD1.v"/>
      <outfile xil_pn:name="../vtest/DTrueRD2.v"/>
      <outfile xil_pn:name="../vtest/ETrueRD1.v"/>
      <outfile xil_pn:name="../vtest/ETrueRD2.v"/>
      <outfile xil_pn:name="../vtest/EXT16.v"/>
      <outfile xil_pn:name="../vtest/EXT26.v"/>
      <outfile xil_pn:name="../vtest/GRF.v"/>
      <outfile xil_pn:name="../vtest/HazardControl.v"/>
      <outfile xil_pn:name="../vtest/Mext.v"/>
      <outfile xil_pn:name="../vtest/PC.v"/>
      <outfile xil_pn:name="../vtest/PCsel.v"/>
      <outfile xil_pn:name="../vtest/RegDataSel.v"/>
      <outfile xil_pn:name="../vtest/RegSel.v"/>
      <outfile xil_pn:name="../vtest/RegisterD.v"/>
      <outfile xil_pn:name="../vtest/RegisterE.v"/>
      <outfile xil_pn:name="../vtest/RegisterM.v"/>
      <outfile xil_pn:name="../vtest/RegisterW.v"/>
      <outfile xil_pn:name="../vtest/ShiftLeft2.v"/>
      <outfile xil_pn:name="../vtest/Splitter.v"/>
      <outfile xil_pn:name="../vtest/TimeTranslator.v"/>
      <outfile xil_pn:name="../vtest/mALU.v"/>
      <outfile xil_pn:name="../vtest/mips.v"/>
      <outfile xil_pn:name="../vtest/mips_tb.v"/>
      <outfile xil_pn:name="../vtest/timeSwitcher.v"/>
    </transform>
    <transform xil_pn:end_ts="1734099098" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1734099098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734099098" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5896585006477243731" xil_pn:start_ts="1734099098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734099098" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7467667326294422356" xil_pn:start_ts="1734099098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734142204" xil_pn:in_ck="-1484078667333081567" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1734142204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../vtest/ADD4.v"/>
      <outfile xil_pn:name="../vtest/ADDER.v"/>
      <outfile xil_pn:name="../vtest/ALU.v"/>
      <outfile xil_pn:name="../vtest/ALUResultSel.v"/>
      <outfile xil_pn:name="../vtest/ALUsourceSel.v"/>
      <outfile xil_pn:name="../vtest/BE.v"/>
      <outfile xil_pn:name="../vtest/CMP.v"/>
      <outfile xil_pn:name="../vtest/Controller.v"/>
      <outfile xil_pn:name="../vtest/DTrueRD1.v"/>
      <outfile xil_pn:name="../vtest/DTrueRD2.v"/>
      <outfile xil_pn:name="../vtest/ETrueRD1.v"/>
      <outfile xil_pn:name="../vtest/ETrueRD2.v"/>
      <outfile xil_pn:name="../vtest/EXT16.v"/>
      <outfile xil_pn:name="../vtest/EXT26.v"/>
      <outfile xil_pn:name="../vtest/GRF.v"/>
      <outfile xil_pn:name="../vtest/HazardControl.v"/>
      <outfile xil_pn:name="../vtest/Mext.v"/>
      <outfile xil_pn:name="../vtest/PC.v"/>
      <outfile xil_pn:name="../vtest/PCsel.v"/>
      <outfile xil_pn:name="../vtest/RegDataSel.v"/>
      <outfile xil_pn:name="../vtest/RegSel.v"/>
      <outfile xil_pn:name="../vtest/RegisterD.v"/>
      <outfile xil_pn:name="../vtest/RegisterE.v"/>
      <outfile xil_pn:name="../vtest/RegisterM.v"/>
      <outfile xil_pn:name="../vtest/RegisterW.v"/>
      <outfile xil_pn:name="../vtest/ShiftLeft2.v"/>
      <outfile xil_pn:name="../vtest/Splitter.v"/>
      <outfile xil_pn:name="../vtest/TimeTranslator.v"/>
      <outfile xil_pn:name="../vtest/mALU.v"/>
      <outfile xil_pn:name="../vtest/mips.v"/>
      <outfile xil_pn:name="../vtest/mips_tb.v"/>
      <outfile xil_pn:name="../vtest/timeSwitcher.v"/>
    </transform>
    <transform xil_pn:end_ts="1734142218" xil_pn:in_ck="-1484078667333081567" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1089815328289170963" xil_pn:start_ts="1734142204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1734142218" xil_pn:in_ck="-6922035223172455184" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1822811617457189616" xil_pn:start_ts="1734142218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
