Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Bailey/Documents/IDE V2/IDEV2/tb_IDE_top_level_isim_beh.exe" -prj "C:/Users/Bailey/Documents/IDE V2/IDEV2/tb_IDE_top_level_beh.prj" "work.tb_IDE_top_level" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Bailey/Documents/IDE V2/IDEV2/Reg.vhd" into library work
Parsing VHDL file "C:/Users/Bailey/Documents/IDE V2/IDEV2/IDE_control_unit.vhd" into library work
Parsing VHDL file "C:/Users/Bailey/Documents/IDE V2/IDEV2/IDE_top_level.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Bailey/Documents/IDE V2/IDEV2/IDE_top_level.vhd" Line 106: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Bailey/Documents/IDE V2/IDEV2/IDE_top_level.vhd" Line 118: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Bailey/Documents/IDE V2/IDEV2/IDE_top_level.vhd" Line 127: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/Bailey/Documents/IDE V2/IDEV2/IDE_top_level.vhd" Line 135: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Bailey/Documents/IDE V2/IDEV2/tb_IDE_top_level.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity IDE_control_unit [ide_control_unit_default]
Compiling architecture behavioral of entity Reg [reg_default]
Compiling architecture behavioral of entity IDE_top_level [ide_top_level_default]
Compiling architecture behavior of entity tb_ide_top_level
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/Bailey/Documents/IDE V2/IDEV2/tb_IDE_top_level_isim_beh.exe
Fuse Memory Usage: 36728 KB
Fuse CPU Usage: 655 ms
