{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Migrating assignments from quartus_tan" {  } {  } 0 0 "Migrating assignments from quartus_tan" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qtan_qsf2sdc_script.tcl version: #1" {  } {  } 0 0 "qtan_qsf2sdc_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemoryaddrBridge EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"MemoryaddrBridge\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[0\] " "Info: Register clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[0\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 20 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] " "Info: Register clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 20 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[0\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[0\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[1\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[1\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[2\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[2\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[4\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[4\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[5\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[5\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[6\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[6\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[7\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[7\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[8\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[8\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[9\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[9\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[10\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[10\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[11\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[11\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[12\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[12\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[13\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[13\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[14\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[14\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[15\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[15\] is a latch" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: This translation should be used as a guide. Results should be checked carefully" {  } {  } 0 0 "This translation should be used as a guide. Results should be checked carefully" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Global Settings" {  } {  } 0 0 "** Translating Global Settings" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" {  } {  } 1 0 "QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning:      In SDC, create_generated_clock auto-generates clock latency" {  } {  } 1 0 "     In SDC, create_generated_clock auto-generates clock latency" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: derive_pll_clocks -use_tan_name" {  } {  } 1 0 "derive_pll_clocks -use_tan_name" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clocks" {  } {  } 0 0 "** Translating Clocks" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 3 clock(s) in Timing Netlist" {  } {  } 0 0 "Found 3 clock(s) in Timing Netlist" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Latency assignments" {  } {  } 0 0 "** Translating Clock Latency assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Uncertainty assignments" {  } {  } 0 0 "** Translating Clock Uncertainty assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating MultiCycle assignments" {  } {  } 0 0 "** Translating MultiCycle assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Cut assignments" {  } {  } 0 0 "** Translating Cut assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Input/Output Delay assignments" {  } {  } 0 0 "** Translating Input/Output Delay assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tpd assignments" {  } {  } 0 0 "** Translating Tpd assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Setup/Hold Relationship assignments" {  } {  } 0 0 "** Translating Setup/Hold Relationship assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tsu/Th/Tco/Min Tco assignments" {  } {  } 0 0 "** Translating Tsu/Th/Tco/Min Tco assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Translating HDL based assignments" {  } {  } 0 0 "#** Translating HDL based assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Generating set_clock_group to match TAN behavior" {  } {  } 0 0 "** Generating set_clock_group to match TAN behavior" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 0 clock groups" {  } {  } 0 0 "Found 0 clock groups" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Checking for unsupported assignments" {  } {  } 0 0 "#** Checking for unsupported assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated MemoryaddrBridge.sdc" {  } {  } 0 0 "Generated MemoryaddrBridge.sdc" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
