// Seed: 1479069660
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  reg id_2;
  always @(1 + id_2 or 1) begin
    if (1) begin
      id_2 <= 1;
    end
  end
  logic id_3;
  assign id_2 = 1'b0;
  assign id_2 = id_1;
endmodule
