// Seed: 1405841605
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 == "";
  assign {id_6, 1, id_6, 1, 1 & id_6} = id_6 ? |id_5 : id_2;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1 ? 1 : id_3;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2
  );
endmodule
