
           Lattice Mapping Report File for Design Module 'lab1_top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     lab1_impl1.ngd -o lab1_impl1_map.ncd -pr lab1_impl1.prf -mp lab1_impl1.mrp
     -lpf E:/sjtu/learning/VHDL/final/lab1/impl1/lab1_impl1.lpf -lpf
     E:/sjtu/learning/VHDL/final/lab1/lab1.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  12/19/22  16:10:35

Design Summary
--------------

   Number of registers:     30 out of  4635 (1%)
      PFU registers:           30 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        48 out of  2160 (2%)
      SLICEs as Logic/ROM:     48 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         10 out of  2160 (0%)
   Number of LUT4s:         96 out of  4320 (2%)
      Number used as logic LUTs:         76
      Number used as distributed RAM:     0
      Number used as ripple logic:       20
      Number used as shift registers:     0
   Number of PIO sites used: 29 + 4(JTAG) out of 105 (31%)
   Number of block RAMs:  2 out of 10 (20%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 20 loads, 20 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net clk_c_enable_6: 3 loads, 3 LSLICEs
   Number of LSRs:  1

                                    Page 1




Design:  lab1_top                                      Date:  12/19/22  16:10:35

Design Summary (cont)
---------------------
     Net n2137: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk_c_enable_6: 15 loads
     Net col_c_2: 15 loads
     Net n2137: 14 loads
     Net row_c_1: 13 loads
     Net row_c_0: 12 loads
     Net row_c_2: 11 loads
     Net col_c_0: 9 loads
     Net row_c_3: 9 loads
     Net n2139: 8 loads
     Net btn_num_2: 7 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| seg_left[5]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_left[4]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_left[3]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_left[2]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_left[1]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_left[0]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| row[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| row[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_left[6]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| row[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_right[0]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| sel_right           | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  lab1_top                                      Date:  12/19/22  16:10:35

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| sel_left            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col[1]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col[0]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_right[6]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| row[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_right[5]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key[3]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_right[4]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_right[3]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key[2]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col[3]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key[1]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_right[2]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| seg_right[1]        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| key[0]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col[2]              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal U1/cnt1_647_648_add_4_1/S0 undriven or does not drive anything - clipped.
     
Signal U1/cnt1_647_648_add_4_1/CI undriven or does not drive anything - clipped.
     
Signal U1/cnt1_647_648_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal U1/cnt1_647_648_add_4_19/CO undriven or does not drive anything -
     clipped.
Block i2 was optimized away.

Memory Usage
------------

/U2:
    EBRs: 2

                                    Page 3




Design:  lab1_top                                      Date:  12/19/22  16:10:35

Memory Usage (cont)
-------------------
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR btn_num_4__I_0:  TYPE= SP8KC,  Width= 7,  Depth= 32,  REGMODE=
         OUTREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE=
         NORMAL,  GSR= DISABLED
    -Contains EBR btn_num_4__I_0_13:  TYPE= SP8KC,  Width= 7,  Depth= 32,
         REGMODE= OUTREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,
         WRITEMODE= NORMAL,  GSR= DISABLED

     

ASIC Components
---------------

Instance Name: U2/btn_num_4__I_0
         Type: SP8KC
Instance Name: U2/btn_num_4__I_0_13
         Type: SP8KC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        






























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
