## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 1687 | 767 | 33 | 3 months ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/1 | The Ultra-Low Power RISC Core |
| 1585 | 428 | 34 | 10 months ago | [picorv32](https://github.com/cliffordwolf/picorv32)/2 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 1256 | 441 | 25 | 1 year, 4 months ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/3 | IC design and development should be fasterÔºåsimpler and more reliable |
| 1067 | 161 | 10 | 4 days ago | [darkriscv](https://github.com/darklife/darkriscv)/4 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 1043 | 406 | 186 | 2 years ago | [hw](https://github.com/nvdla/hw)/5 | RTL, Cmodel, and testbench for NVDLA |
| 942 | 66 | 2 | 1 year, 11 months ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/6 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 731 | 1026 | 14 | a month ago | [hdl](https://github.com/analogdevicesinc/hdl)/7 | HDL libraries and projects |
| 703 | 246 | 28 | 5 days ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/8 | Verilog Ethernet components for FPGA implementation |
| 649 | 173 | 10 | 3 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/9 | An open source GPU based off of the AMD Southern Islands ISA. |
| 643 | 76 | 1 | 4 months ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/10 | A small, light weight, RISC CPU soft core |
| 587 | 211 | 30 | 3 years ago | [oh](https://github.com/aolofsson/oh)/11 | Verilog library for ASIC and FPGA designers |
| 578 | 115 | 26 | 16 days ago | [corundum](https://github.com/corundum/corundum)/12 | Open source, high performance, FPGA-based NIC |
| 546 | 466 | 53 | 3 months ago | [uhd](https://github.com/EttusResearch/uhd)/13 | The USRP‚Ñ¢ Hardware Driver Repository |
| 501 | 257 | 6 | 2 years ago | [ODriveHardware](https://github.com/madcowswe/ODriveHardware)/14 | High performance motor control |
| 466 | 153 | 4 | 11 months ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/15 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 417 | 89 | 42 | 29 days ago | [sd2snes](https://github.com/mrehkopf/sd2snes)/16 | SD card based multi-purpose cartridge for the SNES |
| 416 | 76 | 3 | 1 year, 2 months ago | [LeFlow](https://github.com/danielholanda/LeFlow)/17 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 409 | 159 | 1 | 3 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/18 | MIPS CPU implemented in Verilog |
| 389 | 64 | 32 | 15 hours ago | [microwatt](https://github.com/antonblanchard/microwatt)/19 | A tiny Open POWER ISA softcore written in VHDL 2008 |
| 364 | 57 | 9 | 6 days ago | [serv](https://github.com/olofk/serv)/20 | SERV - The SErial RISC-V CPU |
| 350 | 126 | 6 | 5 days ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/21 | Verilog AXI components for FPGA implementation |
| 330 | 61 | 15 | 5 months ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/22 | RISC-V Formal Verification Framework |
| 326 | 121 | 24 | 23 days ago | [mor1kx](https://github.com/openrisc/mor1kx)/23 | mor1kx - an OpenRISC 1000 processor IP core |
| 326 | 147 | 0 | 5 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/24 | An open source library for image processing on FPGA. |
| 323 | 165 | 37 | 4 years ago | [riffa](https://github.com/KastnerRG/riffa)/25 | The RIFFA development repository |
| 297 | 105 | 0 | 3 years ago | [verilog](https://github.com/seldridge/verilog)/26 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 295 | 78 | 31 | 9 hours ago | [openlane](https://github.com/efabless/openlane)/27 | OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization. |
| 287 | 38 | 10 | 2 months ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/28 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 284 | 24 | 69 | 26 days ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/29 | The lab schedules for EECS168 at UC Riverside |
| 280 | 92 | 7 | 1 year, 10 months ago | [icezum](https://github.com/FPGAwars/icezum)/30 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 280 | 131 | 14 | 9 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/31 | NetFPGA 1G infrastructure and gateware |
| 279 | 60 | 3 | 10 months ago | [riscv](https://github.com/ultraembedded/riscv)/32 | RISC-V CPU Core (RV32IM) |
| 277 | 74 | 47 | a day ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/33 | OpenROAD's unified application implementing an RTL-to-GDS Flow |
| 273 | 60 | 27 | 15 days ago | [prjtrellis](https://github.com/YosysHQ/prjtrellis)/34 | Documenting the Lattice ECP5 bit-stream format. |
| 272 | 108 | 3 | 8 months ago | [cores](https://github.com/ultraembedded/cores)/35 | Various HDL (Verilog) IP Cores |
| 257 | 87 | 8 | 5 days ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/36 | Verilog PCI express components |
| 249 | 83 | 0 | a month ago | [basic_verilog](https://github.com/pConst/basic_verilog)/37 | Must-have verilog systemverilog modules |
| 247 | 32 | 7 | 1 year, 9 months ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/38 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 245 | 115 | 6 | 7 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/39 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 236 | 108 | 16 | 3 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/40 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 220 | 26 | 22 | 1 year, 5 months ago | [spispy](https://github.com/osresearch/spispy)/41 | An open source SPI flash emulator and monitor |
| 216 | 56 | 2 | 2 years ago | [zet](https://github.com/marmolejo/zet)/42 | Open source implementation of a x86 processor |
| 214 | 82 | 12 | 1 year, 5 months ago | [fpu](https://github.com/dawsonjon/fpu)/43 | synthesiseable ieee 754 floating point library in verilog  |
| 210 | 32 | 5 | 11 days ago | [Flute](https://github.com/bluespec/Flute)/44 | RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance |
| 208 | 39 | 5 | 11 months ago | [biriscv](https://github.com/ultraembedded/biriscv)/45 | 32-bit Superscalar RISC-V CPU |
| 207 | 41 | 8 | 5 days ago | [litepcie](https://github.com/enjoy-digital/litepcie)/46 | Small footprint and configurable PCIe core |
| 200 | 35 | 14 | 11 days ago | [Piccolo](https://github.com/bluespec/Piccolo)/47 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 200 | 51 | 22 | 8 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/48 | FPGA-based Nintendo Entertainment System Emulator |
| 200 | 67 | 1 | 5 months ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/49 | A Verilog HDL model of the MOS 6502 CPU |
| 199 | 41 | 1 | 3 years ago | [ridecore](https://github.com/ridecore/ridecore)/50 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 187 | 68 | 10 | 4 months ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/51 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 182 | 77 | 0 | 11 days ago | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/52 | FPGA/hardware design of openwifi |
| 182 | 44 | 118 | a day ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/53 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 177 | 29 | 1 | 3 days ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/54 | Bus bridges and other odds and ends |
| 176 | 178 | 1 | 5 months ago | [fpga](https://github.com/EttusResearch/fpga)/55 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 176 | 60 | 1 | 1 year, 3 months ago | [AccDNN](https://github.com/IBM/AccDNN)/56 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 174 | 67 | 4 | 2 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/57 | Verilog UART |
| 173 | 26 | 6 | 2 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/58 | Open source design files for the TinyFPGA B-Series boards.   |
| 171 | 73 | 3 | 2 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/59 | Verilog I2C interface for FPGA implementation |
| 169 | 66 | 1 | 3 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/60 | Verilog SDRAM memory controller  |
| 169 | 8 | 1 | 2 years ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/61 | CHIP-8 console on FPGA |
| 168 | 79 | 0 | a month ago | [Kryon](https://github.com/becomequantum/Kryon)/62 | FPGA,Verilog,Python |
| 166 | 21 | 0 | 6 years ago | [ez8](https://github.com/zhemao/ez8)/63 | The Easy 8-bit Processor |
| 162 | 60 | 3 | 2 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/64 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 161 | 57 | 2 | 5 months ago | [sha256](https://github.com/secworks/sha256)/65 | Hardware implementation of the SHA-256 cryptographic hash function |
| 159 | 10 | 0 | 1 year, 4 months ago | [fpg1](https://github.com/hrvach/fpg1)/66 | PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console. |
| 148 | 60 | 3 | 15 days ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/67 | Repository for the SCALE-MAMBA MPC system |
| 142 | 26 | 1 | a month ago | [ice40-playground](https://github.com/smunaut/ice40-playground)/68 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 139 | 37 | 5 | 11 days ago | [icesugar](https://github.com/wuxx/icesugar)/69 | iCESugar FPGA Board (base on iCE40UP5k) |
| 139 | 26 | 0 | 2 years ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/70 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 135 | 69 | 5 | 2 months ago | [openofdm](https://github.com/jhshi/openofdm)/71 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 135 | 45 | 5 | 1 year, 8 months ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/72 | LicheeTang ËúÇÈ∏üE203 Core |
| 134 | 32 | 0 | a month ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/73 | A simple, basic, formally verified UART controller |
| 132 | 69 | 0 | 11 days ago | [aes](https://github.com/secworks/aes)/74 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 130 | 26 | 4 | 1 year, 4 months ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/75 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 129 | 31 | 4 | 5 months ago | [nandland](https://github.com/nandland/nandland)/76 | All code found on nandland is here.  underconstruction.gif |
| 129 | 70 | 3 | 4 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/77 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 127 | 39 | 0 | 7 years ago | [milkymist](https://github.com/m-labs/milkymist)/78 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 126 | 43 | 22 | 1 year, 5 months ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/79 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 125 | 26 | 6 | 2 years ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/80 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 121 | 46 | 1 | 6 months ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/81 | CPU microarchitecture, step by step |
| 120 | 41 | 3 | 7 years ago | [fpganes](https://github.com/strigeus/fpganes)/82 | NES in Verilog |
| 120 | 44 | 1 | 3 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/83 | HDLBits website practices & solutions |
| 114 | 12 | 0 | 3 years ago | [vm80a](https://github.com/1801BM1/vm80a)/84 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 114 | 28 | 1 | 6 months ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/85 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 112 | 21 | 3 | 1 year, 5 months ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/86 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 112 | 75 | 14 | 2 years ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/87 | Core description files for FuseSoC |
| 110 | 28 | 10 | 5 hours ago | [livehd](https://github.com/masc-ucsc/livehd)/88 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 110 | 34 | 2 | 2 years ago | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/89 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 109 | 21 | 2 | 6 months ago | [a2o](https://github.com/openpower-cores/a2o)/90 | None |
| 109 | 35 | 0 | 11 months ago | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/91 | RePlAce global placement tool |
| 109 | 79 | 4 | 7 years ago | [uvm_axi](https://github.com/funningboy/uvm_axi)/92 | uvm AXI BFM(bus functional model) |
| 107 | 74 | 4 | 3 years ago | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/93 | A convolutional neural network implemented in hardware (verilog) |
| 107 | 16 | 6 | 30 days ago | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/94 | Dreamcast HDMI |
| 105 | 21 | 0 | 4 years ago | [archexp](https://github.com/zhanghai/archexp)/95 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 104 | 46 | 1 | 8 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/96 | Verilog module for calculation of FFT. |
| 101 | 29 | 0 | 3 years ago | [mriscv](https://github.com/onchipuis/mriscv)/97 | A 32-bit Microcontroller featuring a RISC-V core |
| 99 | 15 | 3 | 2 months ago | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/98 | Pano Logic G2 Reverse Engineering Project |
| 99 | 14 | 0 | 2 months ago | [cpu11](https://github.com/1801BM1/cpu11)/99 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 98 | 17 | 1 | 5 years ago | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/100 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 97 | 63 | 1 | 5 years ago | [or1200](https://github.com/openrisc/or1200)/101 | OpenRISC 1200 implementation |
| 96 | 20 | 1 | 1 year, 3 months ago | [usbcorev](https://github.com/avakar/usbcorev)/102 | A full-speed device-side USB peripheral core written in Verilog. |
| 94 | 8 | 0 | 7 months ago | [vgasim](https://github.com/ZipCPU/vgasim)/103 | A Video display simulator |
| 94 | 29 | 1 | 4 years ago | [kamikaze](https://github.com/rgwan/kamikaze)/104 | Light-weight RISC-V RV32IMC microcontroller core. |
| 94 | 23 | 0 | 1 year, 4 months ago | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/105 | Â•ãÊàò‰∏ÄÂ≠¶ÊúüÔºåÈÄ†Âè∞ËÆ°ÁÆóÊú∫ÔºàÁºñËØëÂá∫ÁöÑbitÊñá‰ª∂Âú®release‰∏≠ÔºåÂèØ‰ª•Áõ¥Êé•È£üÁî®Ôºâ |
| 94 | 13 | 58 | 2 years ago | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/106 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 94 | 40 | 17 | a month ago | [Hermes-Lite2](https://github.com/softerhardware/Hermes-Lite2)/107 | A second generation low-cost amateur HF software defined radio transceiver. |
| 93 | 7 | 1 | 2 months ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/108 | Compact FPGA game console |
| 93 | 16 | 2 | 27 days ago | [Radioberry-2.x](https://github.com/pa3gsb/Radioberry-2.x)/109 | Ham Radio hat for Raspberry PI |
| 93 | 26 | 12 | a day ago | [Cores-SweRVolf](https://github.com/chipsalliance/Cores-SweRVolf)/110 | FuseSoC-based SoC for SweRV EH1 |
| 92 | 46 | 57 | 8 days ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/111 | Support files for participating in a Fomu workshop |
| 92 | 11 | 3 | a month ago | [n64rgb](https://github.com/borti4938/n64rgb)/112 | Everything around N64 and RGB |
| 91 | 10 | 1 | 9 months ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/113 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 91 | 78 | 0 | 2 years ago | [FPGA-CNN](https://github.com/dem123456789/FPGA-CNN)/114 | FPGA implementation of Cellular Neural Network (CNN) |
| 91 | 18 | 4 | 9 months ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/115 | USB Serial on the TinyFPGA BX |
| 90 | 32 | 0 | 9 days ago | [ivtest](https://github.com/steveicarus/ivtest)/116 | Regression test suite for Icarus Verilog. |
| 89 | 34 | 33 | 3 days ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/117 | ao486 port for MiSTer |
| 89 | 9 | 5 | 6 months ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/118 | USB3 PIPE interface for Xilinx 7-Series / Lattice ECP5 |
| 87 | 27 | 1 | 22 days ago | [e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)/119 | The Ultra-Low Power RISC-V Core |
| 87 | 9 | 0 | 2 years ago | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/120 | Simulation only cartridge NeoGeo hardware definition |
| 86 | 14 | 1 | 1 year, 14 days ago | [display_controller](https://github.com/projf/display_controller)/121 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 86 | 18 | 3 | 5 years ago | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/122 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 86 | 31 | 2 | 7 months ago | [apple-one](https://github.com/alangarf/apple-one)/123 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 85 | 19 | 0 | 8 months ago | [openarty](https://github.com/ZipCPU/openarty)/124 | An Open Source configuration of the Arty platform |
| 85 | 36 | 8 | 1 year, 3 months ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/125 | LicheeTang FPGA Examples |
| 85 | 8 | 3 | a month ago | [jt12](https://github.com/jotego/jt12)/126 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 84 | 36 | 8 | 1 year, 8 months ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/127 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 84 | 23 | 2 | 7 months ago | [icebreaker-examples](https://github.com/icebreaker-fpga/icebreaker-examples)/128 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 83 | 29 | 1 | 7 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/129 | Bitcoin miner for Xilinx FPGAs |
| 82 | 34 | 3 | 26 days ago | [vsdflow](https://github.com/kunalg123/vsdflow)/130 | VSDFLOW  is  an  automated  solution  to  programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW  is  completely  build  using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic. |
| 81 | 9 | 0 | 4 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/131 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 81 | 30 | 0 | 1 year, 2 months ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/132 | Na√Øve MIPS32 SoC implementation |
| 81 | 8 | 0 | 2 years ago | [iCE40](https://github.com/mcmayer/iCE40)/133 | Lattice iCE40 FPGA experiments - Work in progress |
| 80 | 26 | 0 | 6 years ago | [cpu](https://github.com/ejrh/cpu)/134 | A very primitive but hopefully self-educational CPU in Verilog |
| 79 | 8 | 1 | 10 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/135 | Homotopy theory in Coq. |
| 80 | 25 | 0 | 6 years ago | [lm32](https://github.com/m-labs/lm32)/136 | LatticeMico32 soft processor |
| 79 | 14 | 2 | 11 days ago | [Toooba](https://github.com/bluespec/Toooba)/137 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 79 | 21 | 15 | 3 years ago | [c65gs](https://github.com/gardners/c65gs)/138 | FPGA-based C64 Accelerator / C65 like computer |
| 78 | 14 | 0 | 1 year, 24 days ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/139 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 77 | 26 | 30 | 18 days ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/140 | None |
| 77 | 12 | 3 | 4 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/141 | Implementation Nintendo's GameBoy console on an FPGA |
| 77 | 43 | 3 | 8 years ago | [Icarus](https://github.com/ngzhang/Icarus)/142 | DUAL Spartan6 Development Platform |
| 77 | 50 | 4 | 6 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/143 | An open source FPGA design for DSLogic |
| 75 | 3 | 2 | 4 months ago | [vt52-fpga](https://github.com/AndresNavarro82/vt52-fpga)/144 | None |
| 75 | 46 | 32 | 26 days ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/145 | Sega Genesis for MiSTer |
| 75 | 8 | 1 | 10 months ago | [antikernel](https://github.com/azonenberg/antikernel)/146 | The Antikernel operating system project |
| 75 | 21 | 7 | 10 months ago | [ice40_examples](https://github.com/nesl/ice40_examples)/147 | Public examples of ICE40 HX8K examples using Icestorm |
| 73 | 26 | 41 | 8 days ago | [symbiflow-examples](https://github.com/SymbiFlow/symbiflow-examples)/148 | Example designs showing different ways to use SymbiFlow toolchains. |
| 72 | 11 | 0 | 5 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/149 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 72 | 11 | 1 | 1 year, 1 month ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/150 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 71 | 18 | 1 | 1 year, 5 months ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/151 | Generator of verilog description for FPGA MobileNet implementation |
| 71 | 27 | 0 | 2 years ago | [PASC](https://github.com/jbush001/PASC)/152 | Parallel Array of Simple Cores. Multicore processor. |
| 70 | 29 | 9 | 4 months ago | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/153 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 69 | 16 | 5 | 1 year, 6 months ago | [Reindeer](https://github.com/PulseRain/Reindeer)/154 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 68 | 18 | 2 | 2 years ago | [ZAP](https://github.com/krevanth/ZAP)/155 | ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU. |
| 68 | 38 | 23 | 23 days ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/156 | NeoGeo for MiSTer |
| 68 | 8 | 8 | 3 months ago | [xcrypto](https://github.com/scarv/xcrypto)/157 | XCrypto: a cryptographic ISE for RISC-V |
| 67 | 25 | 70 | 22 days ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/158 | Tile based architecture designed for computing efficiency, scalability and generality |
| 66 | 15 | 3 | 14 days ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/159 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 65 | 8 | 6 | a month ago | [jt_gng](https://github.com/jotego/jt_gng)/160 | CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus. |
| 65 | 11 | 2 | 1 year, 6 months ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/161 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 65 | 36 | 0 | 7 years ago | [uart](https://github.com/jamieiles/uart)/162 | Verilog UART |
| 64 | 4 | 1 | 4 months ago | [core_jpeg](https://github.com/ultraembedded/core_jpeg)/163 | High throughput JPEG decoder in Verilog for FPGA |
| 64 | 33 | 1 | 2 years ago | [zynq-axis](https://github.com/bmartini/zynq-axis)/164 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 64 | 78 | 15 | a month ago | [caravel](https://github.com/efabless/caravel)/165 | Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space. |
| 63 | 10 | 0 | 2 years ago | [toygpu](https://github.com/matt-kimball/toygpu)/166 | A simple GPU on a TinyFPGA BX |
| 62 | 24 | 1 | 3 years ago | [clacc](https://github.com/taoyilee/clacc)/167 | Deep Learning Accelerator (Convolution Neural Networks) |
| 62 | 20 | 8 | 4 months ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/168 | Docs, design, firmware, and software for the Haasoscope |
| 61 | 24 | 0 | 2 years ago | [verilog-lfsr](https://github.com/alexforencich/verilog-lfsr)/169 | Fully parametrizable combinatorial parallel LFSR/CRC module |
| 60 | 13 | 3 | 9 years ago | [ao68000](https://github.com/alfikpl/ao68000)/170 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 60 | 28 | 0 | 14 days ago | [cdbus_ip](https://github.com/dukelec/cdbus_ip)/171 | CDBUS Protocol and the IP Core for FPGA users |
| 60 | 25 | 2 | 2 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/172 | repository for Vidor FPGA IP blocks and projects |
| 60 | 8 | 0 | 4 years ago | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/173 | FPGA based transmitter |
| 60 | 11 | 1 | 3 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/174 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 60 | 50 | 5 | 3 years ago | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/175 | Implementation of CNN using Verilog |
| 59 | 8 | 1 | 1 year, 5 months ago | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/176 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 59 | 9 | 0 | 15 days ago | [Colorlight-FPGA-Projects](https://github.com/wuxx/Colorlight-FPGA-Projects)/177 | current focus on Colorlight i5 series module |
| 58 | 12 | 0 | 1 year, 10 months ago | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/178 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 57 | 28 | 1 | 3 months ago | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/179 | WISHBONE SD Card Controller IP Core |
| 57 | 13 | 0 | 2 years ago | [riscv](https://github.com/ataradov/riscv)/180 | Verilog implementation of a RISC-V core |
| 56 | 44 | 1 | 5 months ago | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/181 | This is the main repository for all the examples for the book Practical UVM |
| 56 | 21 | 1 | 3 years ago | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/182 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 55 | 29 | 0 | 6 months ago | [cdpga](https://github.com/dukelec/cdpga)/183 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 55 | 5 | 0 | 4 months ago | [rt](https://github.com/tomverbeure/rt)/184 | A Full Hardware Real-Time Ray-Tracer |
| 55 | 16 | 0 | 10 months ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/185 | It contains hardenedlinux community documentation. |
| 54 | 21 | 2 | 1 year, 5 months ago | [daisho](https://github.com/enjoy-digital/daisho)/186 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 53 | 15 | 0 | 2 years ago | [hyperram](https://github.com/blackmesalabs/hyperram)/187 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 53 | 18 | 13 | 1 year, 6 months ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/188 | Builds, flow and designs for the alpha release |
| 52 | 5 | 1 | an hour ago | [VGChips](https://github.com/furrtek/VGChips)/189 | Video Game custom chips reverse-engineered from silicon |
| 52 | 21 | 1 | 1 year, 4 months ago | [opencpi](https://github.com/opencpi/opencpi)/190 | Open Component Portability Infrastructure |
| 52 | 7 | 13 | 1 year, 9 months ago | [Neogeo_MiSTer_old](https://github.com/furrtek/Neogeo_MiSTer_old)/191 | SNK NeoGeo core for the MiSTer platform |
| 52 | 13 | 0 | 5 years ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/192 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 52 | 11 | 1 | 1 year, 11 months ago | [up5k](https://github.com/osresearch/up5k)/193 | Upduino v2 with the ice40 up5k FPGA demos |
| 52 | 2 | 0 | 1 year, 11 months ago | [soc](https://github.com/combinatorylogic/soc)/194 | An experimental System-on-Chip with a custom compiler toolchain. |
| 52 | 6 | 2 | 1 year, 3 months ago | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/195 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 51 | 7 | 0 | 1 year, 9 months ago | [up5k_basic](https://github.com/emeb/up5k_basic)/196 | A small 6502 system with MS BASIC in ROM |
| 51 | 25 | 0 | 6 months ago | [timetoexplore](https://github.com/WillGreen/timetoexplore)/197 | Source code to accompany https://timetoexplore.net |
| 51 | 17 | 0 | 6 years ago | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/198 | Fixed Point Math Library for Verilog |
| 51 | 29 | 0 | 6 months ago | [async_fifo](https://github.com/dpretet/async_fifo)/199 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 51 | 3 | 1 | 2 months ago | [xenowing](https://github.com/xenowing/xenowing)/200 | "What comes next? Super Mario 128? Actually, that's what I want to do." |
| 50 | 3 | 0 | a month ago | [wbscope](https://github.com/ZipCPU/wbscope)/201 | A wishbone controlled scope for FPGA's |
| 50 | 2 | 0 | 9 hours ago | [riskow](https://github.com/racerxdl/riskow)/202 | Learning how to make a RISC-V  |
| 50 | 16 | 1 | 1 year, 1 month ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/203 | None |
| 50 | 30 | 34 | 5 years ago | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/204 | Minimig for the MiST board |
| 50 | 14 | 0 | 2 years ago | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/205 | None |
| 49 | 26 | 3 | 7 days ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/206 | SystemC/TLM-2.0 Co-simulation framework |
| 49 | 10 | 1 | a month ago | [sdspi](https://github.com/ZipCPU/sdspi)/207 | SD-Card controller, using a SPI interface that is (optionally) shared |
| 49 | 29 | 8 | 3 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/208 | None |
| 49 | 31 | 4 | 7 days ago | [blinky](https://github.com/fusesoc/blinky)/209 | Example LED blinking project for your FPGA dev board of choice |
| 49 | 6 | 47 | 6 months ago | [rigel](https://github.com/jameshegarty/rigel)/210 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 49 | 11 | 0 | 3 months ago | [mc6809](https://github.com/cavnex/mc6809)/211 | Cycle-Accurate MC6809/E implementation, Verilog |
| 48 | 16 | 2 | 1 year, 1 day ago | [h265-encoder-rtl](https://github.com/openasic-org/h265-encoder-rtl)/212 | None |
| 48 | 23 | 2 | 8 months ago | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/213 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 48 | 24 | 3 | 3 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/214 | NIST digital servo: an FPGA based fast digital feedback controller |
| 48 | 16 | 2 | 1 year, 9 months ago | [Verilog-Projects](https://github.com/nxbyte/Verilog-Projects)/215 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 48 | 22 | 0 | 2 years ago | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/216 | using xilinx xc6slx45 to implement mnist net |
| 48 | 34 | 1 | 5 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/217 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 48 | 12 | 0 | 9 months ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/218 | Pwn2Win 2020 Challenges |
| 47 | 3 | 0 | 2 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/219 | Icestudio Pixel Stream collection |
| 47 | 18 | 0 | 5 years ago | [Verilog-caches](https://github.com/airin711/Verilog-caches)/220 | Various caches written in Verilog-HDL |
| 47 | 9 | 0 | 8 months ago | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/221 | None |
| 47 | 18 | 0 | 3 years ago | [MIPS](https://github.com/valar1234/MIPS)/222 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 47 | 17 | 3 | 8 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/223 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 47 | 11 | 0 | 1 year, 2 months ago | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/224 | iCEBreaker Workshop |
| 47 | 19 | 1 | 7 months ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/225 | A DDR3 memory controller in Verilog for various FPGAs |
| 46 | 4 | 1 | 1 year, 2 months ago | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/226 | An open source flicker fixer for Amiga 500/2000 |
| 45 | 3 | 1 | 4 years ago | [21FX](https://github.com/defparam/21FX)/227 | A bootloader for the SNES console |
| 46 | 21 | 0 | 3 years ago | [TOE](https://github.com/hpb-project/TOE)/228 | TCP Offload Engine  |
| 46 | 7 | 1 | 1 year, 4 months ago | [panologic](https://github.com/tomverbeure/panologic)/229 | PanoLogic Zero Client G1 reverse engineering info |
| 45 | 26 | 2 | 6 years ago | [beagle](https://github.com/bikerglen/beagle)/230 | BeagleBone HW, SW, & FPGA Development |
| 45 | 12 | 1 | 3 months ago | [sha3](https://github.com/ucb-bar/sha3)/231 | None |
| 45 | 10 | 0 | 4 months ago | [screen-pong](https://github.com/juanmard/screen-pong)/232 | Pong game in a free FPGA. |
| 45 | 30 | 21 | 15 days ago | [C64_MiSTer](https://github.com/MiSTer-devel/C64_MiSTer)/233 | None |
| 45 | 12 | 0 | 5 months ago | [SM3_core](https://github.com/ljgibbslf/SM3_core)/234 | None |
| 45 | 16 | 2 | 3 years ago | [chiphack](https://github.com/embecosm/chiphack)/235 | Repository and Wiki for Chip Hack events. |
| 44 | 6 | 1 | 3 years ago | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/236 | a low pin count sniffer for icestick |
| 44 | 13 | 1 | 10 months ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/237 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 44 | 13 | 0 | 3 years ago | [caribou](https://github.com/fpgasystems/caribou)/238 | Caribou: Distributed Smart Storage built with FPGAs |
| 43 | 7 | 15 | a month ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/239 | Human Resource Machine - CPU Design #HRM |
| 43 | 6 | 0 | 4 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/240 | Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001) |
| 43 | 18 | 0 | 1 year, 5 months ago | [R8051](https://github.com/risclite/R8051)/241 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 43 | 35 | 1 | 1 year, 8 months ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/242 | My solutions to Alteras example labs |
| 43 | 22 | 1 | 4 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/243 | None |
| 43 | 27 | 1 | 2 years ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/244 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 43 | 24 | 2 | 1 year, 7 months ago | [verilog-cam](https://github.com/alexforencich/verilog-cam)/245 | Verilog Content Addressable Memory Module |
| 43 | 9 | 2 | 27 days ago | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/246 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 42 | 11 | 0 | a month ago | [rsyocto](https://github.com/robseb/rsyocto)/247 | ü§ñ SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10) |
| 42 | 21 | 24 | 26 days ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/248 | Mega CD for MiSTer |
| 42 | 7 | 4 | 5 months ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/249 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 42 | 5 | 1 | 1 year, 7 months ago | [engine-V](https://github.com/micro-FPGA/engine-V)/250 | SoftCPU/SoC engine-V |
| 42 | 13 | 0 | a month ago | [dpll](https://github.com/ZipCPU/dpll)/251 | A collection of phase locked loop (PLL) related projects |
| 42 | 14 | 0 | 4 years ago | [sds7102](https://github.com/wingel/sds7102)/252 | A port of Linux to the OWON SDS7102 scope |
| 41 | 15 | 0 | 8 years ago | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/253 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 41 | 7 | 0 | 1 year, 9 months ago | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/254 |  FPGA Odysseus with ULX3S |
| 41 | 12 | 1 | 1 year, 10 months ago | [Speech256](https://github.com/trcwm/Speech256)/255 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 41 | 4 | 1 | 7 months ago | [iua](https://github.com/smunaut/iua)/256 | ice40 USB Analyzer |
| 41 | 15 | 0 | 1 year, 9 months ago | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/257 | 2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°(MIPS CPU) |
| 40 | 17 | 0 | 14 days ago | [DetectHumanFaces](https://github.com/WalkerLau/DetectHumanFaces)/258 | Real time face detection based on Arm Cortex-M3 DesignStart and FPGA |
| 40 | 8 | 0 | 8 months ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/259 | Moxie-compatible core repository |
| 40 | 13 | 0 | 4 years ago | [yarvi](https://github.com/tommythorn/yarvi)/260 | Yet Another RISC-V Implementation |
| 40 | 3 | 1 | 11 months ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/261 | None |
| 39 | 9 | 0 | 1 year, 8 months ago | [ctf](https://github.com/q3k/ctf)/262 | Stuff from CTF contests |
| 39 | 31 | 0 | 5 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/263 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 39 | 29 | 1 | 2 years ago | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/264 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 39 | 32 | 0 | 5 years ago | [IPCORE](https://github.com/aquaxis/IPCORE)/265 | None |
| 39 | 11 | 0 | 2 years ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/266 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 39 | 8 | 2 | 2 years ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/267 | None |
| 39 | 9 | 1 | 2 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/268 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 39 | 27 | 3 | 3 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/269 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 39 | 25 | 4 | 5 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/270 | Verilog based BCH encoder/decoder |
| 38 | 8 | 0 | 3 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/271 | A MIPS CPU implemented in Verilog |
| 38 | 8 | 2 | 4 years ago | [ACC](https://github.com/Obijuan/ACC)/272 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 38 | 10 | 10 | 2 years ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/273 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 38 | 14 | 0 | 10 months ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/274 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 38 | 13 | 7 | 6 days ago | [corescore](https://github.com/olofk/corescore)/275 | CoreScore |
| 38 | 6 | 3 | 4 months ago | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/276 | IceChips is a library of all common discrete logic devices in Verilog |
| 38 | 17 | 1 | 2 years ago | [ARM7](https://github.com/chsasank/ARM7)/277 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 38 | 14 | 0 | 1 year, 2 months ago | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/278 | Materials for "Introduction to FPGA and Verilog" at MIPT DREC |
| 37 | 7 | 0 | 11 months ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/279 | ÂÜØÁà±Ê∞ëËÄÅÂ∏à„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜA„ÄãËØæÁ®ãËÆæËÆ° |
| 37 | 10 | 0 | 7 months ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/280 | FPGA dev board based on Lattice iCE40 8k |
| 36 | 4 | 0 | 2 years ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/281 | Using the TinyFPGA BX USB code in user designs |
| 36 | 3 | 0 | 3 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/282 | Riscv32 CPU Project |
| 36 | 33 | 0 | 1 year, 4 months ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/283 | AMBA bus lecture material |
| 36 | 9 | 0 | 8 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/284 | Pipelined DCPU-16 Verilog Implementation |
| 36 | 4 | 0 | 3 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/285 | Simple single cycle RISC processor written in Verilog  |
| 35 | 9 | 0 | 2 years ago | [DIY_OpenMIPS](https://github.com/GundamBox/DIY_OpenMIPS)/286 | ÂØ¶‰Ωú„ÄäËá™Â∑±ÂãïÊâãÂØ´CPU„ÄãÊõ∏‰∏äÁöÑÁ®ãÂºèÁ¢º |
| 35 | 0 | 0 | 2 years ago | [comparchitecture](https://github.com/vladostan/comparchitecture)/287 | Verilog and MIPS simple programs |
| 35 | 2 | 0 | 3 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/288 | Realtime VGA to ASCII Art converter |
| 35 | 12 | 51 | 4 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/289 | The Task Parallel System Composer (TaPaSCo) |
| 35 | 14 | 0 | 3 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/290 | None |
| 35 | 27 | 0 | 9 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/291 | DDR2 memory controller written in Verilog |
| 35 | 28 | 3 | 7 years ago | [cordic](https://github.com/cebarnes/cordic)/292 | An implementation of the CORDIC algorithm in Verilog. |
| 35 | 4 | 2 | 5 days ago | [GottaGoFastRAM](https://github.com/LIV2/GottaGoFastRAM)/293 | 8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV |
| 35 | 16 | 1 | 5 years ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/294 | Minimig for the DE1 board |
| 34 | 15 | 1 | 1 year, 5 months ago | [ethmac](https://github.com/freecores/ethmac)/295 | Ethernet MAC 10/100 Mbps |
| 34 | 17 | 1 | 17 years ago | [8051](https://github.com/freecores/8051)/296 | 8051 core |
| 34 | 7 | 1 | 5 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/297 | Fork of OpenCores jpegencode with Cocotb testbench |
| 34 | 15 | 3 | 16 days ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/298 | Mathematical Functions in Verilog |
| 34 | 12 | 41 | 15 days ago | [zx-evo](https://github.com/tslabs/zx-evo)/299 | TS-Configuration for ZX Spectrum clone named ZX-Evolution |
| 34 | 15 | 0 | 2 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/300 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 34 | 9 | 2 | 7 months ago | [benchmarks](https://github.com/lsils/benchmarks)/301 | EPFL logic synthesis benchmarks |
| 34 | 19 | 0 | 2 years ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/302 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 33 | 16 | 0 | 6 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/303 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 33 | 15 | 3 | 4 years ago | [FPU](https://github.com/danshanley/FPU)/304 | IEEE 754 floating point unit in Verilog |
| 33 | 22 | 1 | 7 years ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/305 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 33 | 5 | 2 | 4 years ago | [Frix](https://github.com/archlabo/Frix)/306 | IBM PC Compatible SoC for a commercially available FPGA board |
| 33 | 2 | 0 | 6 years ago | [gb](https://github.com/geky/gb)/307 | The Original Nintendo Gameboy in Verilog |
| 33 | 6 | 0 | 3 years ago | [wiki](https://github.com/tmatsuya/wiki)/308 | None |
| 33 | 7 | 2 | 2 days ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/309 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 32 | 12 | 1 | 8 years ago | [vSPI](https://github.com/mjlyons/vSPI)/310 | Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter |
| 32 | 2 | 0 | 5 years ago | [HaSKI](https://github.com/wyager/HaSKI)/311 | CŒªash/Haskell FPGA-based SKI calculus evaluator |
| 32 | 11 | 0 | 1 year, 8 months ago | [csirx](https://github.com/stevenbell/csirx)/312 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 32 | 40 | 2 | 14 days ago | [oc-accel](https://github.com/OpenCAPI/oc-accel)/313 | OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology |
| 32 | 5 | 1 | 3 months ago | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/314 | None |
| 32 | 12 | 0 | 3 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/315 | High Frequency Trading using Vivado HLS |
| 31 | 4 | 0 | a day ago | [icesugar-pro](https://github.com/wuxx/icesugar-pro)/316 | iCESugar series FPGA dev board |
| 31 | 21 | 0 | 5 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/317 | Project template for Artix-7 based Thinpad board |
| 31 | 12 | 1 | 5 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/318 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 31 | 18 | 1 | 2 years ago | [GnuRadar](https://github.com/rseal/GnuRadar)/319 | Open-source software defined radar based on the USRP 1 hardware. |
| 31 | 7 | 0 | 8 days ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/320 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 31 | 13 | 0 | 7 years ago | [fpganes](https://github.com/jpwright/fpganes)/321 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 31 | 2 | 1 | 1 year, 9 months ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/322 | Eye candy from an iCEBreaker FPGA and a 64√ó64 LED panel |
| 31 | 19 | 1 | 2 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/323 | Verilog modules required to get the OV7670 camera working |
| 30 | 13 | 0 | 5 years ago | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/324 | A collection of big designs to run post-synthesis simulations with yosys |
| 30 | 23 | 4 | 8 days ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/325 | None |
| 30 | 5 | 0 | 3 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/326 | OpenFPGA |
| 30 | 24 | 7 | 2 years ago | [spi-slave](https://github.com/nandland/spi-slave)/327 | SPI Slave for FPGA in Verilog and VHDL |
| 30 | 10 | 4 | 10 months ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/328 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 30 | 32 | 0 | 7 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/329 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 30 | 2 | 3 | 10 months ago | [observer](https://github.com/olofk/observer)/330 | None |
| 30 | 5 | 2 | 1 year, 2 months ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/331 | DATC Robust Design Flow. |
| 30 | 1 | 0 | 24 days ago | [spokefpga](https://github.com/davidthings/spokefpga)/332 | FPGA Tools and Library |
| 30 | 5 | 0 | a month ago | [sdr](https://github.com/ZipCPU/sdr)/333 | A basic Soft(Gate)ware Defined Radio architecture |
| 30 | 3 | 6 | 26 days ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/334 | Example projects for Quokka FPGA toolkit |
| 29 | 3 | 0 | 2 years ago | [riscv-megaproject](https://github.com/rongcuid/riscv-megaproject)/335 | A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones |
| 29 | 14 | 0 | 3 years ago | [eddr3](https://github.com/Elphel/eddr3)/336 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 29 | 5 | 5 | 2 months ago | [74xx-liberty](https://github.com/Ravenslofty/74xx-liberty)/337 | None |
| 29 | 20 | 0 | 3 years ago | [fpga_design](https://github.com/jiaowushuang/fpga_design)/338 | ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü |
| 29 | 9 | 0 | 6 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/339 | Virtual JTAG UART for Altera Devices |
| 29 | 6 | 0 | 7 months ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/340 | Minimal DVI / HDMI Framebuffer |
| 29 | 13 | 1 | 2 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/341 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 29 | 16 | 0 | 9 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/342 | Implementation of the SHA256 Algorithm in Verilog |
| 29 | 7 | 2 | 2 years ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/343 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 29 | 3 | 1 | 4 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/344 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 29 | 10 | 0 | 10 months ago | [LUTNet](https://github.com/awai54st/LUTNet)/345 | None |
| 28 | 7 | 4 | 1 year, 1 month ago | [A500-8MB-FastRAM](https://github.com/kr239/A500-8MB-FastRAM)/346 | 8MB FastRAM Board for the Amiga 500 & Amiga 500+ |
| 28 | 14 | 1 | 2 years ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16)/347 | FPGA/AES/LeNet/VGG16 |
| 28 | 3 | 2 | 4 months ago | [zbasic](https://github.com/ZipCPU/zbasic)/348 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 28 | 1 | 0 | 6 months ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/349 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 28 | 18 | 0 | 1 year, 11 months ago | [x393](https://github.com/Elphel/x393)/350 | mirror of https://git.elphel.com/Elphel/x393 |
| 28 | 10 | 0 | Unknown | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/351 | RTL implementation of Flex-DPE. |
| 28 | 1 | 0 | Unknown | [vdatp](https://github.com/danfoisy/vdatp)/352 | Volumetric Display using an Acoustically Trapped Particle |
| 28 | 9 | 40 | Unknown | [mantle](https://github.com/phanrahan/mantle)/353 | mantle library |
| 28 | 5 | 0 | Unknown | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/354 | EverDrive N8 PRO dev sources |
| 28 | 3 | 0 | Unknown | [CPU32](https://github.com/kazunori279/CPU32)/355 | Tiny MIPS for Terasic DE0 |
| 28 | 13 | 2 | Unknown | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/356 | Convolution Neural Network of vgg19 model in verilog |
| 28 | 10 | 0 | Unknown | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/357 | A softcore microprocessor of MIPS32 architecture. |
| 27 | 16 | 0 | Unknown | [HitchHike](https://github.com/pengyuzhang/HitchHike)/358 | None |
| 27 | 8 | 0 | Unknown | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/359 | Small-scale Tensor Processing Unit built on an FPGA |
| 27 | 9 | 0 | Unknown | [lsasim](https://github.com/dwelch67/lsasim)/360 | Educational load/store instruction set architecture processor simulator |
| 27 | 3 | 0 | Unknown | [s6soc](https://github.com/ZipCPU/s6soc)/361 | CMod-S6 SoC |
| 27 | 4 | 1 | Unknown | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/362 | Lichee Tang FPGA board examples |
| 27 | 4 | 0 | Unknown | [snark-barker-mca](https://github.com/schlae/snark-barker-mca)/363 | A Sound Blaster compatible sound card for Micro Channel bus computers |
| 27 | 16 | 3 | Unknown | [vortex](https://github.com/vortexgpgpu/vortex)/364 | None |
| 27 | 3 | 4 | Unknown | [fpga_support_plug](https://github.com/Bestduan/fpga_support_plug)/365 | Âú®vscode‰∏äÁöÑfpgaÂºÄÂèëÊèí‰ª∂ |
| 27 | 18 | 0 | Unknown | [tdc-core](https://github.com/m-labs/tdc-core)/366 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 27 | 15 | 0 | Unknown | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/367 | Video and Image Processing |
| 27 | 9 | 1 | Unknown | [trng](https://github.com/secworks/trng)/368 | True Random Number Generator core implemented in Verilog. |
| 27 | 11 | 0 | Unknown | [sha1](https://github.com/secworks/sha1)/369 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 27 | 22 | 0 | Unknown | [opensketch](https://github.com/harvard-cns/opensketch)/370 | simulation and netfpga code |
| 27 | 31 | 0 | Unknown | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/371 | TCP/IP controlled VPI JTAG Interface. |
| 27 | 1 | 0 | Unknown | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/372 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 27 | 15 | 0 | Unknown | [rfid-verilog](https://github.com/wisp/rfid-verilog)/373 | RFID tag and tester in Verilog |
| 27 | 12 | 1 | Unknown | [ARM-LEGv8](https://github.com/nxbyte/ARM-LEGv8)/374 | Verilog Implementation of an ARM LEGv8 CPU |
| 26 | 5 | 0 | Unknown | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/375 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 26 | 11 | 1 | Unknown | [Tang-Nano-examples](https://github.com/sipeed/Tang-Nano-examples)/376 | Tang-Nano-examples |
| 26 | 2 | 4 | Unknown | [quark](https://github.com/drom/quark)/377 | Stack CPU :construction: Work In Progress :construction: |
| 26 | 17 | 2 | Unknown | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/378 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 26 | 4 | 2 | Unknown | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/379 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 26 | 12 | 1 | Unknown | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/380 | Propeller 1 design and example files to be run on FPGA boards. |
| 26 | 9 | 0 | Unknown | [Open-FPGA](https://github.com/NingHeChuan/Open-FPGA)/381 | Devotes to open source FPGA |
| 25 | 19 | 0 | Unknown | [fast](https://github.com/FAST-Switch/fast)/382 | FAST |
| 25 | 7 | 4 | Unknown | [SOFA](https://github.com/lnis-uofu/SOFA)/383 | SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA |
| 25 | 9 | 3 | Unknown | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/384 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 25 | 9 | 2 | Unknown | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/385 | Universal number Posit HDL Arithmetic Architecture generator |
| 25 | 11 | 2 | Unknown | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/386 | round robin arbiter |
| 25 | 8 | 0 | Unknown | [myslides](https://github.com/Obijuan/myslides)/387 | Collection of my presentations |
| 25 | 6 | 5 | Unknown | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/388 | FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 25 | 13 | 0 | Unknown | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/389 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 25 | 12 | 0 | Unknown | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/390 | Small (Q)SPI flash memory programmer in Verilog |
| 25 | 17 | 0 | Unknown | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/391 | Test for video output using the ADV7513 chip on a de10 nano board |
| 25 | 9 | 0 | Unknown | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/392 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 25 | 15 | 5 | Unknown | [ODIN](https://github.com/ChFrenkel/ODIN)/393 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 25 | 4 | 0 | Unknown | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/394 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 25 | 13 | 0 | Unknown | [peridot](https://github.com/osafune/peridot)/395 | 'PERIDOT' - Simple & Compact FPGA board |
| 25 | 15 | 20 | Unknown | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/396 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 25 | 5 | 1 | Unknown | [Y86-CPU](https://github.com/Archstacker/Y86-CPU)/397 | A pipeline CPU in Verilog for the Y86 instruction set. |
| 25 | 2 | 0 | Unknown | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/398 | ‚öôHardware Synthesis Laboratory Using Verilog |
| 25 | 6 | 0 | Unknown | [jt49](https://github.com/jotego/jt49)/399 | Verilog clone of YM2149 |
| 25 | 13 | 1 | Unknown | [ddk-fpga](https://github.com/ddk/ddk-fpga)/400 | FPGA HDL Sources. |
| 25 | 8 | 3 | 4 years ago | [Nitro-Parts-lib-Xilinx](https://github.com/dirjud/Nitro-Parts-lib-Xilinx)/401 | This is mainly a simulation library of xilinx primitives that are verilator compatible. |
| 25 | 5 | 0 | 1 year, 11 months ago | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/402 | NES/SNES 240p de-jitter mod |
| 24 | 9 | 1 | 4 years ago | [ocpi](https://github.com/ShepardSiegel/ocpi)/403 | Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo! |
| 24 | 4 | 0 | 6 months ago | [Solutions-to-HDLbits-Verilog-sets](https://github.com/jeremy-shi/Solutions-to-HDLbits-Verilog-sets)/404 | Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).  |
| 24 | 9 | 0 | 9 years ago | [Pong](https://github.com/bogini/Pong)/405 | Pong game on an FPGA in Verilog. |
| 24 | 8 | 0 | 7 months ago | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/406 | DATC RDF |
| 24 | 11 | 0 | 11 days ago | [xfcp](https://github.com/alexforencich/xfcp)/407 | Extensible FPGA control platform |
| 24 | 6 | 0 | 1 year, 4 months ago | [hackaday_supercon_2019_logic_noise_FPGA_workshop](https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop)/408 | Hackaday Supercon 2019 Logic Noise Badge Workshop |
| 24 | 27 | 2 | 1 year, 6 months ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/409 | None |
| 24 | 5 | 0 | 2 hours ago | [SiDi-FPGA](https://github.com/ManuFerHi/SiDi-FPGA)/410 | SiDi FPGA for retro systems. |
| 24 | 11 | 0 | 11 years ago | [jpegencode](https://github.com/freecores/jpegencode)/411 | JPEG Encoder Verilog |
| 24 | 20 | 7 | 6 years ago | [MM](https://github.com/Canaan-Creative/MM)/412 | Miner Manager |
| 24 | 5 | 3 | 1 year, 8 months ago | [v-regex](https://github.com/shellbear/v-regex)/413 |  A simple regex library for V |
| 24 | 8 | 0 | 10 years ago | [osdvu](https://github.com/cyrozap/osdvu)/414 | None |
| 24 | 3 | 3 | 2 years ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/415 | Time Sleuth - Open Source Lag Tester |
| 24 | 11 | 1 | 1 year, 4 months ago | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/416 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 24 | 8 | 0 | 1 year, 6 months ago | [core_audio](https://github.com/ultraembedded/core_audio)/417 | Audio controller (I2S, SPDIF, DAC) |
| 24 | 22 | 0 | 3 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/418 | „ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„Äã‰∏Ä‰π¶ÈôÑÂ∏¶ÁöÑÊñá‰ª∂   |
| 23 | 6 | 0 | 1 year, 4 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/419 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 23 | 6 | 0 | 6 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/420 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 23 | 14 | 0 | 4 years ago | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/421 | FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá |
| 23 | 4 | 1 | 2 years ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/422 | None |
| 23 | 14 | 0 | 6 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/423 | Yet Another Tetris on FPGA Implementation |
| 23 | 5 | 0 | 2 years ago | [bapi-rv32i](https://github.com/rgwan/bapi-rv32i)/424 | A extremely size-optimized RV32I soft processor for FPGA. |
| 23 | 10 | 0 | 5 years ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/425 | Altera Advanced Synthesis Cookbook 11.0 |
| 23 | 20 | 1 | 1 year, 5 months ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/426 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 23 | 7 | 0 | 9 years ago | [aemb](https://github.com/aeste/aemb)/427 | Multi-threaded 32-bit embedded core family. |
| 23 | 12 | 0 | 2 years ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqidev/8-bits-RISC-CPU-Verilog)/428 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Âü∫‰∫éÊúâÈôêÁä∂ÊÄÅÊú∫ÁöÑ8‰ΩçRISCÔºàÁ≤æÁÆÄÊåá‰ª§ÈõÜÔºâCPUÔºà‰∏≠Â§ÆÂ§ÑÁêÜÂô®ÔºâÁÆÄÂçïÁªìÊûÑÂíåVerilogÂÆûÁé∞„ÄÇ |
| 23 | 11 | 0 | 17 days ago | [Icarus_Verilog](https://github.com/SinghCoder/Icarus_Verilog)/429 | This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum |
| 23 | 11 | 0 | 2 years ago | [workshops](https://github.com/FPGAwars/workshops)/430 | :snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board |
| 23 | 15 | 0 | 10 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/431 | OpenSPARC-based SoC |
| 23 | 5 | 0 | 8 days ago | [poyo-v](https://github.com/ourfool/poyo-v)/432 | Open source RISC-V IP core for FPGA/ASIC design |
| 23 | 9 | 0 | 4 years ago | [book-examples](https://github.com/embmicro/book-examples)/433 | None |
| 23 | 18 | 3 | 15 days ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/434 | Template with latest framework for MiSTer |
| 23 | 17 | 0 | 5 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/435 | AESÂä†ÂØÜËß£ÂØÜÁÆóÊ≥ïÁöÑVerilogÂÆûÁé∞ |
| 23 | 2 | 0 | 9 months ago | [EDSAC](https://github.com/hrvach/EDSAC)/436 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 23 | 11 | 0 | 11 months ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/437 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 23 | 1 | 0 | 9 hours ago | [UltraMIPS_NSCSCC](https://github.com/SocialistDalao/UltraMIPS_NSCSCC)/438 | UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. |
| 23 | 11 | 0 | 5 months ago | [chacha](https://github.com/secworks/chacha)/439 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 22 | 2 | 0 | 4 years ago | [literate-broccoli](https://github.com/ueliem/literate-broccoli)/440 | An open source FPGA architecture |
| 22 | 14 | 1 | 3 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/441 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 22 | 3 | 0 | 1 year, 10 months ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/442 | Thunderclap hardware for Intel Arria 10 FPGA |
| 22 | 6 | 1 | 2 years ago | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/443 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 22 | 15 | 1 | 9 months ago | [fifo](https://github.com/olofk/fifo)/444 | Generic FIFO implementation with optional FWFT |
| 22 | 4 | 1 | 3 years ago | [Verilog-VGA-game](https://github.com/Wujh1995/Verilog-VGA-game)/445 | A simple game written in Verilog HDL language and display on the VGA screen. |
| 22 | 17 | 1 | 5 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/446 | Verilog SPI master and slave |
| 22 | 15 | 1 | 3 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/447 | Verilog Repository for GIT |
| 22 | 13 | 0 | 2 months ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/448 | FAST-9 Accelerator for Corner Detection |
| 22 | 9 | 1 | 5 years ago | [mipscpu](https://github.com/patc15/mipscpu)/449 | Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction |
| 22 | 7 | 0 | 9 years ago | [tinycpu](https://github.com/fallen/tinycpu)/450 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 22 | 6 | 0 | 2 years ago | [MIPS-Verilog](https://github.com/silverfoxy/MIPS-Verilog)/451 | MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board. |
| 22 | 19 | 0 | 12 years ago | [xge_mac](https://github.com/freecores/xge_mac)/452 | Ethernet 10GE MAC |
| 22 | 9 | 0 | 5 months ago | [CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA)/453 | FPGA |
| 22 | 6 | 2 | 1 year, 1 month ago | [VGA1306](https://github.com/uXeBoy/VGA1306)/454 | VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!) |
| 22 | 7 | 1 | a day ago | [jtframe](https://github.com/jotego/jtframe)/455 | Common framework for MiST(er), SiDi, ZX-UNO/DOS and Unamiga core development. With special focus on arcade cores. |
| 22 | 5 | 0 | 8 years ago | [usb-de2-fpga](https://github.com/mzakharo/usb-de2-fpga)/456 | Hardware interface for USB controller on DE2 FPGA Platform |
| 22 | 8 | 0 | 1 year, 3 months ago | [Uranus](https://github.com/ustb-owl/Uranus)/457 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 22 | 1 | 0 | a month ago | [MIPS54SP-Lifesaver](https://github.com/4x10msv/MIPS54SP-Lifesaver)/458 | None |
| 22 | 0 | 3 | a month ago | [MiSTery](https://github.com/gyurco/MiSTery)/459 | Atari ST/STe core for MiST |
| 21 | 5 | 0 | 9 years ago | [pdfparser](https://github.com/andreasdotorg/pdfparser)/460 | None |
| 21 | 11 | 0 | 4 months ago | [verilog-osx](https://github.com/kehribar/verilog-osx)/461 | Barerbones OSX based Verilog simulation toolchain. |
| 21 | 17 | 0 | 4 years ago | [99tsp](https://github.com/rellermeyer/99tsp)/462 | The 99 Traveling Salespeople Project |
| 21 | 0 | 0 | 3 months ago | [cxxrtl_eval](https://github.com/tomverbeure/cxxrtl_eval)/463 | Experiments with Yosys cxxrtl backend |
| 21 | 12 | 0 | 9 years ago | [dma_axi](https://github.com/freecores/dma_axi)/464 | AXI DMA 32 / 64 bits |
| 21 | 4 | 2 | 29 days ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/465 | Memory Disaggregation on POWER9 with OpenCAPI |
| 21 | 22 | 0 | 3 years ago | [SIMD-architecture](https://github.com/MatrixAINetwork/SIMD-architecture)/466 | Overall multi-core SIMD microarchitecture |
| 21 | 13 | 0 | 1 year, 3 months ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/467 | IC implementation of TPU |
| 21 | 4 | 1 | a month ago | [vga-clock](https://github.com/mattvenn/vga-clock)/468 | None |
| 21 | 14 | 0 | 3 years ago | [H264](https://github.com/aiminickwong/H264)/469 | H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞ |
| 21 | 2 | 0 | 7 months ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/470 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 21 | 15 | 2 | 3 years ago | [up5k-demos](https://github.com/daveshah1/up5k-demos)/471 | ice40 UltraPlus demos |
| 21 | 7 | 3 | 11 months ago | [UPduino-v2.1](https://github.com/tinyvision-ai-inc/UPduino-v2.1)/472 | UPduino |
| 21 | 4 | 0 | a month ago | [interpolation](https://github.com/ZipCPU/interpolation)/473 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 21 | 8 | 0 | a month ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/474 | A set of Wishbone Controlled SPI Flash Controllers |
| 21 | 2 | 0 | 3 months ago | [PCI2Nano-PCB](https://github.com/defparam/PCI2Nano-PCB)/475 | An FPGA/PCI Device Reference Platform |
| 21 | 15 | 0 | 2 years ago | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/476 | Open source hardware implementation of classic CryptoNight |
| 21 | 5 | 0 | 1 year, 7 months ago | [PACoGen](https://github.com/manish-kj/PACoGen)/477 | PACoGen: Posit Arithmetic Core Generator |
| 21 | 8 | 0 | 1 year, 11 months ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/478 | VerilogÊûÅÁÆÄÊïôÁ®ã |
| 21 | 15 | 1 | 3 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/479 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 20 | 10 | 2 | 14 years ago | [can](https://github.com/freecores/can)/480 | CAN Protocol Controller |
| 20 | 46 | 1 | 3 days ago | [iob-soc](https://github.com/IObundle/iob-soc)/481 | RISC-V System on Chip Template Based on the picorv32 Processor |
| 20 | 4 | 2 | 2 years ago | [recon](https://github.com/jefflieu/recon)/482 | The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs. |
| 20 | 5 | 1 | 2 months ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/483 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 20 | 9 | 1 | 6 years ago | [neural-hardware](https://github.com/shaneleonard/neural-hardware)/484 | Verilog library for implementing neural networks. |
| 20 | 6 | 0 | 19 days ago | [Tutorials_MiSTer](https://github.com/alanswx/Tutorials_MiSTer)/485 | Tutorials from the mist project converted to MiSTer  |
| 20 | 11 | 0 | 4 years ago | [SVM-Gaussian-Classification-FPGA](https://github.com/arpanvyas/SVM-Gaussian-Classification-FPGA)/486 | SVM Gaussian Classifier of 30x30 greyscale image on Verilog |
| 20 | 7 | 0 | 6 years ago | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/487 | Áî®Altera FPGAËäØÁâáËá™Âà∂CPU |
| 20 | 4 | 0 | 2 years ago | [redpid](https://github.com/quartiq/redpid)/488 | migen + misoc + redpitaya = digital servo |
| 20 | 9 | 0 | 6 months ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/489 | Parameterized Booth Multiplier in Verilog 2001 |
| 20 | 12 | 0 | 4 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/490 | EE 260 Winter 2017: Advanced VLSI Design |
| 20 | 4 | 0 | 4 months ago | [VirtualTap](https://github.com/furrtek/VirtualTap)/491 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 20 | 7 | 1 | 6 years ago | [ws2812-verilog](https://github.com/dhrosa/ws2812-verilog)/492 | This is a Verilog module to interface with WS2812-based LED strips. |
| 20 | 2 | 0 | 5 years ago | [BCOpenMIPS](https://github.com/binderclip/BCOpenMIPS)/493 | Ë∑üÁùÄ„ÄäËá™Â∑±Âä®ÊâãÂÜô CPU„Äã‰π¶‰∏äÂÜôÁöÑ OpenMIPS CPU„ÄÇ |
| 20 | 5 | 0 | 16 days ago | [ctfs](https://github.com/5unKn0wn/ctfs)/494 | ctfs write-up |
| 20 | 18 | 10 | 9 months ago | [UHD-Fairwaves](https://github.com/fairwaves/UHD-Fairwaves)/495 | Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.  |
| 20 | 6 | 0 | 4 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/496 | FPGA Based Platformer Video Game |
| 20 | 5 | 0 | 9 months ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/497 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 20 | 17 | 0 | 7 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/498 | 4096bit RSA project, with verilog code, python test code, etc |
| 20 | 11 | 0 | 10 months ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/499 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 20 | 4 | 0 | 9 months ago | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/500 | Quickstart guide on Icarus Verilog. |
| 20 | 7 | 0 | 5 months ago | [avr](https://github.com/aman-goel/avr)/501 | Reads a state transition system and performs property checking |
| 21 | 3 | 1 | 2 years ago | [fpga-virtual-graf](https://github.com/mattvenn/fpga-virtual-graf)/502 | None |
| 20 | 4 | 0 | 6 years ago | [Pet2001_Nexys3](https://github.com/skibo/Pet2001_Nexys3)/503 | A Commodore PET in an FPGA. |
| 20 | 13 | 1 | 6 years ago | [8051](https://github.com/lajanugen/8051)/504 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 19 | 7 | 0 | 7 years ago | [riscv-invicta](https://github.com/qmn/riscv-invicta)/505 | A simple RISC-V core, described with Verilog |
| 19 | 14 | 1 | 7 years ago | [turbo8051](https://github.com/freecores/turbo8051)/506 | turbo 8051 |
| 19 | 8 | 0 | 4 years ago | [Make-FPGA](https://github.com/tritechpw/Make-FPGA)/507 | Repository of Verilog code for Make:FPGA book Chapters 2 & 3. |
| 19 | 14 | 0 | 2 years ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/508 | A Voila-Jones face detector hardware implementation |
| 19 | 2 | 0 | 10 months ago | [Colorlight-5A-75B](https://github.com/kholia/Colorlight-5A-75B)/509 | Notes for Colorlight-5A-75B. |
| 19 | 9 | 12 | 8 months ago | [nanorv32](https://github.com/rbarzic/nanorv32)/510 | A small 32-bit implementation of the RISC-V architecture |
| 19 | 10 | 0 | 8 years ago | [ovs-hw](https://github.com/sora/ovs-hw)/511 | An open source hardware engine for Open vSwitch on FPGA |
| 19 | 12 | 0 | 3 years ago | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/512 | USB 2.0 Device IP Core |
| 19 | 4 | 0 | 1 year, 10 months ago | [fpga-examples](https://github.com/sehugg/fpga-examples)/513 | FPGA examples for 8bitworkshop.com |
| 19 | 2 | 0 | 11 months ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/514 | A collection of debugging busses developed and presented at zipcpu.com |
| 19 | 2 | 0 | 1 year, 9 months ago | [gameduino-fpga-mods](https://github.com/toivoh/gameduino-fpga-mods)/515 | Mods of the FPGA code from @jamesbowman's Gameduino file repository |
| 19 | 5 | 1 | 7 years ago | [fpgaminer-vanitygen](https://github.com/fpgaminer/fpgaminer-vanitygen)/516 | Open Source Bitcoin Vanity Address Generation on FPGAs |
| 19 | 17 | 2 | 5 months ago | [blake2](https://github.com/secworks/blake2)/517 | Hardware implementation of the blake2 hash function |
| 19 | 18 | 3 | 3 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/518 | None |
| 19 | 8 | 1 | 1 year, 1 month ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/519 | SDR Micron USB receiver |
| 19 | 2 | 0 | 2 months ago | [PCI2Nano-RTL](https://github.com/defparam/PCI2Nano-RTL)/520 | An open source FPGA PCI core & 8250-Compatible PCI UART core |
| 19 | 2 | 1 | 5 years ago | [icestick-vga-test](https://github.com/SubProto/icestick-vga-test)/521 | Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools |
| 19 | 1 | 0 | 1 year, 3 months ago | [BusPirateUltraHDL](https://github.com/DangerousPrototypes/BusPirateUltraHDL)/522 | Verilog for the Bus Pirate Ultra FPGA |
| 19 | 6 | 1 | 1 year, 10 months ago | [buffets](https://github.com/cwfletcher/buffets)/523 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 19 | 4 | 0 | 2 years ago | [USB](https://github.com/pbing/USB)/524 | FPGA USB 1.1 Low-Speed Implementation |
| 19 | 13 | 1 | 1 year, 2 months ago | [matrix-creator-fpga](https://github.com/matrix-io/matrix-creator-fpga)/525 | Reference HDL code for the MATRIX Creator's Spartan 6 FPGA |
| 19 | 4 | 1 | 4 months ago | [litex_vexriscv_smp](https://github.com/enjoy-digital/litex_vexriscv_smp)/526 | Test with LiteX and VexRiscv SMP |
| 19 | 5 | 0 | 3 months ago | [jelly](https://github.com/ryuz/jelly)/527 | Original FPGA platform |
| 19 | 2 | 0 | 3 months ago | [caravel_fpga250](https://github.com/ucb-cs250/caravel_fpga250)/528 | FPGA250 aboard the eFabless Caravel |
| 19 | 10 | 0 | 5 years ago | [CPU](https://github.com/ruanshihai/CPU)/529 | VerilogÂÆûÁé∞ÁöÑÁÆÄÂçï‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÔºåÂºÄÂèëÂπ≥Âè∞ÔºöNexys3 |
| 19 | 13 | 0 | 4 years ago | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/530 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 19 | 11 | 0 | 8 months ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/531 | Library of approximate arithmetic circuits |
| 19 | 17 | 0 | 6 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/532 | None |
| 18 | 6 | 1 | 3 years ago | [UPDuino-OV7670-Camera](https://github.com/gtjennings1/UPDuino-OV7670-Camera)/533 | Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module |
| 18 | 8 | 1 | 3 years ago | [arty-glitcher](https://github.com/toothlessco/arty-glitcher)/534 | FPGA-based glitcher for the Digilent Arty FPGA development board. |
| 18 | 3 | 4 | 2 years ago | [fLaCPGA](https://github.com/xavieran/fLaCPGA)/535 | Implementation of fLaC encoder/decoder for FPGA |
| 18 | 3 | 2 | 1 year, 1 month ago | [StereoCensus](https://github.com/slongfield/StereoCensus)/536 | Verilog Implementation of the Census Transform Stereo Vision algorithm |
| 18 | 5 | 9 | 8 years ago | [hdl_devel](https://github.com/casper-astro/hdl_devel)/537 | A new CASPER toolflow based on an HDL primitives library |
| 18 | 1 | 0 | 3 years ago | [VerilogCommon](https://github.com/hedgeberg/VerilogCommon)/538 | A repo of basic Verilog/SystemVerilog modules useful in other circuits.  |
| 18 | 11 | 0 | 1 year, 7 months ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/539 | Gigabit Ethernet UDP communication driver |
| 18 | 21 | 3 | 15 days ago | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/540 | None |
| 18 | 3 | 0 | 1 year, 10 months ago | [enigmaFPGA](https://github.com/mmicko/enigmaFPGA)/541 | Enigma in FPGA |
| 18 | 0 | 0 | 3 years ago | [sdaccel_chisel_integration](https://github.com/necst/sdaccel_chisel_integration)/542 | Chisel Project for Integrating RTL code into SDAccel |
| 18 | 4 | 0 | 3 months ago | [Async-Karin](https://github.com/Mario-Hero/Async-Karin)/543 | Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board. |
| 18 | 2 | 0 | 2 years ago | [verifla](https://github.com/wd5gnr/verifla)/544 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 18 | 9 | 0 | 1 year, 11 months ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/545 | Basic RISC-V Test SoC |
| 18 | 5 | 0 | 1 year, 4 months ago | [tinyfpga_examples](https://github.com/lawrie/tinyfpga_examples)/546 | Verilog example programs for TinyFPGA |
| 18 | 15 | 0 | 2 days ago | [computer-organization-lab](https://github.com/Jed-Z/computer-organization-lab)/547 | ‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å (2018 Áßã)ÔºöÁî® Verilog ËÆæËÆ°Âπ∂ÂÆûÁé∞ÁöÑÁÆÄÊòìÂçïÂë®ÊúüÂíåÂ§öÂë®Êúü CPU |
| 18 | 7 | 3 | 1 year, 9 months ago | [s7_mini_fpga](https://github.com/blackmesalabs/s7_mini_fpga)/548 | Example designs for the Spartan7 "S7 Mini" FPGA board |
| 18 | 8 | 0 | 3 years ago | [Centaur](https://github.com/fpgasystems/Centaur)/549 | Centaur, a framework for hybrid CPU-FPGA databases |
| 18 | 17 | 1 | 9 years ago | [MIPS-in-Verilog](https://github.com/alok-upadhyay/MIPS-in-Verilog)/550 | An implementation of MIPS single cycle datapath in Verilog.  |
| 18 | 14 | 0 | 10 months ago | [x393_sata](https://github.com/Elphel/x393_sata)/551 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 18 | 9 | 0 | 4 years ago | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/552 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 18 | 6 | 2 | 12 days ago | [Simulator_CPU](https://github.com/ayzk/Simulator_CPU)/553 | Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog |
| 18 | 7 | 1 | 3 days ago | [MacPlus_MiSTer](https://github.com/MiSTer-devel/MacPlus_MiSTer)/554 | Macintosh Plus for MiSTer |
| 18 | 1 | 0 | 3 years ago | [UART2NAND](https://github.com/hedgeberg/UART2NAND)/555 | Interface for exposing raw NAND i/o over UART to enable pc-side modification. |
| 18 | 13 | 1 | 10 months ago | [Pepino](https://github.com/Saanlima/Pepino)/556 | None |
| 18 | 11 | 0 | 7 years ago | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/557 | Processor repo |
| 18 | 5 | 0 | 1 year, 3 months ago | [Digital_Front_End_Verilog](https://github.com/NingHeChuan/Digital_Front_End_Verilog)/558 | None |
| 18 | 5 | 0 | a month ago | [Bluster](https://github.com/LIV2/Bluster)/559 | CPLD Replacement for A2000 Buster |
| 18 | 6 | 0 | 9 months ago | [neuralNetwork](https://github.com/vipinkmenon/neuralNetwork)/560 | None |
| 17 | 4 | 0 | 8 years ago | [verilog-vga-controller](https://github.com/mstump/verilog-vga-controller)/561 | A very simple VGA controller written in verilog |
| 17 | 9 | 1 | 1 year, 8 months ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/562 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 17 | 5 | 0 | 7 months ago | [k1801](https://github.com/1801BM1/k1801)/563 | 1801 series ULA reverse engineering |
| 17 | 5 | 1 | 8 months ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/564 |  SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 17 | 10 | 0 | 3 months ago | [vsdmixedsignalflow](https://github.com/praharshapm/vsdmixedsignalflow)/565 | This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools. |
| 17 | 14 | 0 | 9 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/566 | AHB DMA 32 / 64 bits |
| 17 | 7 | 0 | 2 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/567 | An LeNet RTL implement onto FPGA |
| 17 | 5 | 5 | 4 years ago | [polaris](https://github.com/KestrelComputer/polaris)/568 | RISC-V RV64IS-compatible processor for the Kestrel-3 |
| 17 | 8 | 0 | 10 months ago | [00_Image_Rotate](https://github.com/WayneGong/00_Image_Rotate)/569 | ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ |
| 17 | 5 | 0 | 5 years ago | [orgexp](https://github.com/zhanghai/orgexp)/570 | Computer Organization Experiment, Shi Qingsong, Zhejiang University. |
| 17 | 4 | 0 | 4 years ago | [MesaBusProtocol](https://github.com/blackmesalabs/MesaBusProtocol)/571 | Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces |
| 17 | 7 | 0 | 5 years ago | [CoCo3FPGA](https://github.com/richard42/CoCo3FPGA)/572 | FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al. |
| 17 | 7 | 0 | 7 months ago | [uart](https://github.com/ben-marshall/uart)/573 | A simple implementation of a UART modem in Verilog. |
| 17 | 2 | 0 | 6 months ago | [serv_soc](https://github.com/DaveBerkeley/serv_soc)/574 | SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash. |
| 17 | 12 | 0 | 3 months ago | [vsdstdcelldesign](https://github.com/nickson-jose/vsdstdcelldesign)/575 | This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow. |
| 17 | 8 | 2 | 2 years ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/576 | A Standalone Structural Verilog Parser |
| 17 | 5 | 1 | 2 years ago | [anlogic-picorv32](https://github.com/AnlogicInfo/anlogic-picorv32)/577 | Optimized picorv32 core for anlogic FPGA |
| 17 | 1 | 0 | 1 year, 8 months ago | [spi_tb](https://github.com/cr1901/spi_tb)/578 | CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys |
| 17 | 10 | 0 | 2 years ago | [trainwreck](https://github.com/aswaterman/trainwreck)/579 | Original RISC-V 1.0 implementation.  Not supported. |
| 17 | 5 | 0 | 3 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/580 | Wishbone interconnect utilities |
| 17 | 1 | 0 | 2 months ago | [ics-adpcm](https://github.com/dan-rodrigues/ics-adpcm)/581 | Programmable multichannel ADPCM decoder for FPGA |
| 17 | 14 | 1 | 1 year, 6 months ago | [FPGA_CryptoNight_V7](https://github.com/lulinchen/FPGA_CryptoNight_V7)/582 | FPGA CryptoNight V7 Minner |
| 17 | 7 | 0 | 4 months ago | [INSIDER-System](https://github.com/zainryan/INSIDER-System)/583 | An FPGA-based full-stack in-storage computing system.  |
| 17 | 0 | 2 | 1 year, 10 months ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/584 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 17 | 7 | 0 | 1 year, 4 months ago | [nica](https://github.com/acsl-technion/nica)/585 | An infrastructure for inline acceleration of network applications |
| 17 | 0 | 0 | 2 months ago | [Hardware_Design](https://github.com/barryZZJ/Hardware_Design)/586 | None |
| 17 | 9 | 1 | 1 year, 11 months ago | [Zeus](https://github.com/GeraltShi/Zeus)/587 | NVDLA small config implementation on Zynq ZCU104 (evaluation) |
| 17 | 4 | 0 | 8 years ago | [amber_samples](https://github.com/dwelch67/amber_samples)/588 | None |
| 17 | 6 | 0 | 10 years ago | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/589 | Video Stream Scaler |
| 17 | 4 | 5 | 8 months ago | [MiSTer-Arcade-SEGASYS1](https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1)/590 | FPGA implementation of SEGA SYSTEM 1 arcade board |
| 17 | 14 | 2 | 5 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/591 | An CAN bus Controller implemented in Verilog |
| 17 | 2 | 23 | 12 days ago | [TART](https://github.com/tmolteno/TART)/592 | Transient Array Radio Telescope |
| 17 | 2 | 0 | 4 years ago | [RiverRaidFPGA](https://github.com/ef-end-y/RiverRaidFPGA)/593 | River Raid game on FPGA |
| 17 | 6 | 0 | 2 years ago | [tinyfpga-bx-game-soc](https://github.com/gundy/tinyfpga-bx-game-soc)/594 | A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games |
| 17 | 2 | 0 | 3 months ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/595 | verilog core for ws2812 leds |
| 17 | 3 | 0 | 6 days ago | [notary](https://github.com/anishathalye/notary)/596 | Notary: A Device for Secure Transaction Approval üìü |
| 16 | 1 | 0 | 3 years ago | [fpga-sram](https://github.com/mattvenn/fpga-sram)/597 | mystorm sram test |
| 16 | 15 | 0 | 5 months ago | [sha512](https://github.com/secworks/sha512)/598 | Verilog implementation of the SHA-512 hash function. |
| 16 | 2 | 0 | 3 years ago | [PitchShifter](https://github.com/jmt329/PitchShifter)/599 | Change the pitch of your voice in real-time! |
| 16 | 3 | 0 | 1 year, 15 days ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/600 | RTL Verilog library for various DSP modules |
| 16 | 5 | 1 | 4 years ago | [mips](https://github.com/HaleLu/mips)/601 | MipsÂ§ÑÁêÜÂô®‰ªøÁúüËÆæËÆ° |
| 16 | 7 | 0 | 9 months ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/602 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 16 | 6 | 0 | 3 years ago | [iir-bandstop-filter](https://github.com/amoudgl/iir-bandstop-filter)/603 | Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic |
| 16 | 6 | 0 | 4 years ago | [icestick](https://github.com/wd5gnr/icestick)/604 | Simple demo for Lattice iCEstick board as seen on Hackaday |
| 16 | 2 | 0 | 1 year, 4 months ago | [RePLIA](https://github.com/WarwickEPR/RePLIA)/605 | FPGA Based lock in amplifier |
| 16 | 0 | 0 | 3 months ago | [ucisc](https://github.com/grokthis/ucisc)/606 | None |
| 16 | 3 | 2 | 5 years ago | [icestickPWM](https://github.com/wd5gnr/icestickPWM)/607 | Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo) |
| 16 | 0 | 0 | 4 months ago | [SmolDVI](https://github.com/Wren6991/SmolDVI)/608 | Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs |
| 16 | 0 | 0 | 30 days ago | [fpga_pio](https://github.com/lawrie/fpga_pio)/609 | An attempt to recreate the RP2040 PIO in an FPGA |
| 16 | 5 | 0 | 2 years ago | [OV7670_NEXYS4_Verilog](https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog)/610 | This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog |
| 16 | 9 | 0 | 10 days ago | [DDLM](https://github.com/RomeoMe5/DDLM)/611 | –ò—Å—Ö–æ–¥–Ω—ã–µ –∫–æ–¥—ã –∫ –≥–ª–∞–≤–∞–º –∫–Ω–∏–≥–∏ "–¶–∏—Ñ—Ä–æ–≤–æ–π —Å–∏–Ω—Ç–µ–∑: –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–π –∫—É—Ä—Å" (–ø–æ–¥ —Ä–µ–¥. –ê.–Æ. –†–æ–º–∞–Ω–æ–≤–∞ –∏ –Æ.–í. –ü–∞–Ω—á—É–ª–∞) |
| 16 | 13 | 1 | 3 years ago | [fpga-nn](https://github.com/roboticslab-uc3m/fpga-nn)/612 | NN on FPGA |
| 16 | 1 | 0 | 4 years ago | [QuickSilverNEO](https://github.com/HeavyPixels/QuickSilverNEO)/613 | None |
| 16 | 13 | 0 | 2 years ago | [gameduino](https://github.com/Godzil/gameduino)/614 | My own version of the @JamesBowman's Gameduino file repository |
| 16 | 6 | 1 | 1 year, 3 months ago | [ZBC---The-Zero-Board-Computer](https://github.com/donnaware/ZBC---The-Zero-Board-Computer)/615 | Based heavily on zet.aluzina.org and Terasic DE0 |
| 16 | 4 | 0 | 6 years ago | [magukara](https://github.com/Murailab-arch/magukara)/616 | FPGA-based open-source network tester |
| 16 | 15 | 1 | a month ago | [apio-examples](https://github.com/FPGAwars/apio-examples)/617 | :seedling: Apio examples |
| 16 | 6 | 0 | 11 months ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/618 | Êù≠ÁîµËÆ°ÁÆóÊú∫Â≠¶Èô¢-„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„Äã‰∏äÊú∫ÂÆûÈ™å‰ª£Á†ÅÂ∑•Á®ãÊñá‰ª∂ |
| 16 | 7 | 0 | 9 months ago | [usb2sniffer](https://github.com/ultraembedded/usb2sniffer)/619 | USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware) |
| 16 | 9 | 0 | 3 years ago | [polyphase_filter_prj](https://github.com/HeLiangHIT/polyphase_filter_prj)/620 | ËΩØ‰ª∂Êó†Á∫øÁîµËØæËÆæÔºöÂ§öÁõ∏Êª§Ê≥¢Âô®ÁöÑÂéüÁêÜ„ÄÅÂÆûÁé∞ÂèäÂÖ∂Â∫îÁî®Ôºå‰ªéÈááÊ†∑ÁéáÂèòÊç¢„ÄÅÂ§öÁõ∏Êª§Ê≥¢Âô®ÁªìÊûÑÂà∞‰ø°ÈÅìÂåñÊî∂ÂèëÊú∫Â∫îÁî®ÈÉΩÊúâmatlab‰ªãÁªçÂíåFPGA‰ªøÁúüÁªìÊûúÔºåÂê´Á≠îËæ©PPT„ÄÅÂ≠¶‰π†Á¨îËÆ∞Âíå‰∏™‰∫∫ÊÄªÁªì„ÄÇ |
| 16 | 4 | 1 | a day ago | [DFFRAM](https://github.com/shalan/DFFRAM)/621 | Standard Cell Library based Memory Compiler using DFF cells |
| 16 | 2 | 0 | 5 months ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/622 | RGB Project for most 3DO consoles. |
| 16 | 4 | 0 | 10 months ago | [bitcoin_mining](https://github.com/kmod/bitcoin_mining)/623 | Simple test fpga bitcoin miner |
| 16 | 8 | 0 | 2 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/624 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 16 | 5 | 1 | 4 months ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/625 | EDA physical synthesis optimization kit |
| 16 | 4 | 7 | 5 years ago | [vector06cc](https://github.com/svofski/vector06cc)/626 | –í–µ–∫—Ç–æ—Ä-06—Ü –≤ –ü–õ–ò–° / Vector-06c in FPGA |
| 16 | 8 | 0 | 2 years ago | [SHA256Hasher](https://github.com/Goshik92/SHA256Hasher)/627 | SHA-256 IP core for ZedBoard (Zynq SoC) |
| 16 | 9 | 0 | 3 years ago | [Curso-Electronica-Digital-para-makers-con-FPGAs-Libres](https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres)/628 | Curso de 35h sobre el dise√±o de sistemas digitales usando FPGAs libres, orientado para makers |
| 16 | 3 | 0 | 1 year, 1 month ago | [icestick-glitcher](https://github.com/SySS-Research/icestick-glitcher)/629 | Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit |
| 16 | 6 | 0 | 1 year, 9 months ago | [arm_vhdl](https://github.com/sergeykhbr/arm_vhdl)/630 | Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor |
| 16 | 3 | 0 | 5 years ago | [verilog_tutorials_BB](https://github.com/peepo/verilog_tutorials_BB)/631 | verilog tutorials for iCE40HX8K Breakout Board |
| 16 | 12 | 1 | 1 year, 6 months ago | [gemac](https://github.com/aquaxis/gemac)/632 | Gigabit MAC + UDP/TCP/IP offload Engine |
| 16 | 3 | 0 | 9 days ago | [CPU_start_from_0](https://github.com/luyufan498/CPU_start_from_0)/633 | ‰ªéÈõ∂ÂºÄÂßãËÆæËÆ°‰∏Ä‰∏™CPU   (Verilog) |
| 15 | 1 | 0 | 10 years ago | [Oberwolfach-explorations](https://github.com/peterlefanulumsdaine/Oberwolfach-explorations)/634 | collaboration on work in progress |
| 15 | 6 | 0 | 10 months ago | [core_soc](https://github.com/ultraembedded/core_soc)/635 | Basic Peripheral SoC (SPI, GPIO, Timer, UART) |
| 15 | 0 | 0 | 1 year, 4 months ago | [FPGAGameBoy](https://github.com/Chockichoc/FPGAGameBoy)/636 | an implementation of the GameBoy in Verilog |
| 15 | 11 | 0 | 1 year, 2 months ago | [matrix-voice-fpga](https://github.com/matrix-io/matrix-voice-fpga)/637 | HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one |
| 15 | 1 | 0 | 3 years ago | [UPduino-Mecrisp-Ice-15kB](https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB)/638 | Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library. |
| 15 | 7 | 1 | a month ago | [MemTest_MiSTer](https://github.com/MiSTer-devel/MemTest_MiSTer)/639 | None |
| 15 | 5 | 0 | 5 years ago | [cpus-pdp8](https://github.com/lisper/cpus-pdp8)/640 | FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source |
| 15 | 14 | 0 | 3 years ago | [FreeAHB](https://github.com/krevanth/FreeAHB)/641 | AHB Master |
| 15 | 2 | 0 | 5 years ago | [WitnessProtection](https://github.com/feiranchen/WitnessProtection)/642 | in FPGA |
| 15 | 23 | 1 | 2 years ago | [moneroasic](https://github.com/stremovsky/moneroasic)/643 | Cryptonight Monero Verilog code for ASIC |
| 15 | 7 | 0 | 4 months ago | [ARM_Cortex-M3](https://github.com/Qirun/ARM_Cortex-M3)/644 | ËØ•È°πÁõÆ‰æùÊçÆÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÈõÜÊàêÁîµË∑ØÂàõÊñ∞Âàõ‰∏öÂ§ßËµõ‚ÄúARMÊùØ‚ÄùËµõÈ¢òË¶ÅÊ±ÇÔºåÂú®FPGA‰∏äÊê≠Âª∫Cortex-M3ËΩØÊ†∏„ÄÅÂõæÂÉèÂçèÂ§ÑÁêÜÂô®ÔºåÂπ∂ÈÄöËøáOV5640ÊëÑÂÉèÂ§¥ÈááÈõÜËΩ¶ÁâåÂõæÂÉèÔºåÂÆûÁé∞ÂØπËΩ¶ÁâåÁöÑËØÜÂà´‰∏éÁªìÊûúÊòæÁ§∫„ÄÇÈ°πÁõÆÂü∫‰∫éAltera DE1 FPGAÊê≠ËΩΩCortex-M3ËΩØÊ†∏Ôºå‰æùÊçÆAHB-LiteÊÄªÁ∫øÂçèËÆÆÔºåÂ∞ÜLCD1602„ÄÅRAM„ÄÅÂõæÂÉèÂçèÂ§ÑÁêÜÂô®Á≠âÂ§ñËÆæÊåÇËΩΩËá≥Cortex-M3„ÄÇËßÜÈ¢ëÈááÈõÜÁ´ØÔºåËÆæËÆ°ÂÜôFiFoÊ®°Âùó„ÄÅSDRAMÂ≠òÂÇ®‰∏éËæìÂá∫„ÄÅËØªFiFoÊ®°Âùó„ÄÅÁÅ∞Â∫¶Â§ÑÁêÜÊ®°Âùó„ÄÅ‰∫åÂÄºÂåñ„ÄÅVGAÊòæÁ§∫Á≠âÊ®°Âùó„ÄÇÊúÄÁªàÂ∞Ü400‰ΩçÂÆΩÁöÑÁªìÊûúÊï∞ÊçÆÔºàÂØπÂ∫î20Âº†ËΩ¶ÁâåÔºâÂ≠òÂÇ®Âú®RAM‰∏≠ÔºåËæìÂá∫Ëá≥AHBÊÄªÁ∫øÔºåÁî±Cortex-M3Ë∞ÉÁî®Âπ∂ÊòæÁ§∫ËØÜÂà´ÁªìÊûú„ÄÇ |
| 15 | 8 | 0 | 2 years ago | [FFTVisualizer](https://github.com/Goshik92/FFTVisualizer)/645 | This project demonstrates DSP capabilities of Terasic DE2-115 |
| 15 | 13 | 0 | 6 years ago | [logi-pong-chu-examples](https://github.com/fpga-logi/logi-pong-chu-examples)/646 | example code for the logi-boards from pong chu HDL book |
| 15 | 6 | 4 | 1 year, 5 months ago | [yosys-bench](https://github.com/YosysHQ/yosys-bench)/647 | Benchmarks for Yosys development |
| 15 | 6 | 0 | 5 days ago | [Vision-FPGA-SoM](https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM)/648 | tinyVision.ai Vision & Sensor FPGA System on Module |
| 15 | 0 | 0 | 1 year, 3 months ago | [wbfmtx](https://github.com/ZipCPU/wbfmtx)/649 | A wishbone controlled FM transmitter hack |
| 15 | 5 | 0 | 5 years ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/650 | NES mappers |
| 15 | 11 | 13 | 7 months ago | [sancus-core](https://github.com/sancus-tee/sancus-core)/651 | Minimal OpenMSP430 hardware extensions for isolation and attestation |
| 15 | 10 | 1 | Unknown | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/652 | None |
| 15 | 1 | 0 | Unknown | [verilog](https://github.com/HarmonInstruments/verilog)/653 | None |
| 15 | 2 | 0 | 3 years ago | [NeuralHDL](https://github.com/andywag/NeuralHDL)/654 | None |
| 15 | 0 | 0 | 8 months ago | [ulx3s_examples](https://github.com/lawrie/ulx3s_examples)/655 | Example Verilog code for Ulx3s |
| 15 | 28 | 0 | 3 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/656 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 15 | 4 | 0 | 3 years ago | [computer-systems-ucas](https://github.com/sailordiary/computer-systems-ucas)/657 | ‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session |
| 15 | 11 | 0 | Unknown | [vivado-ip-cores](https://github.com/CospanDesign/vivado-ip-cores)/658 | IP Cores that can be used within Vivado |
| 15 | 6 | 1 | 4 years ago | [dnn-sim](https://github.com/tayler-hetherington/dnn-sim)/659 | None |
| 15 | 10 | 0 | 4 years ago | [heterosim](https://github.com/RCSL-HKUST/heterosim)/660 | HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned. |
| 15 | 3 | 1 | 6 years ago | [descrypt-ztex-bruteforcer](https://github.com/Gifts/descrypt-ztex-bruteforcer)/661 | descrypt-ztex-bruteforcer |
| 15 | 5 | 0 | Unknown | [FPGA_Stereo_Depth_Map](https://github.com/jamesrivas/FPGA_Stereo_Depth_Map)/662 | None |
| 15 | 10 | 1 | 6 years ago | [i2s](https://github.com/skristiansson/i2s)/663 | i2s core, with support for both transmit and receive |
| 15 | 1 | 1 | a month ago | [OpenCGRA](https://github.com/pnnl/OpenCGRA)/664 | OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs. |
| 15 | 5 | 0 | Unknown | [srgh-matrix-trinity](https://github.com/kooscode/srgh-matrix-trinity)/665 | XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer. |
| 15 | 5 | 0 | Unknown | [openmsp430](https://github.com/dlitz/openmsp430)/666 | openMSP430 CPU core (from OpenCores) |
| 15 | 9 | 0 | 5 years ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/667 | Synthesizable and Parameterized Cache Controller in Verilog |
| 15 | 4 | 0 | Unknown | [arrowzip](https://github.com/ZipCPU/arrowzip)/668 | A ZipCPU based demonstration of the MAX1000 FPGA board |
| 15 | 5 | 0 | Unknown | [fpga-spartan6](https://github.com/ucb-bar/fpga-spartan6)/669 | Support for zScale on Spartan6 FPGAs |
| 15 | 8 | 0 | Unknown | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/670 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 14 | 5 | 1 | Unknown | [tonic](https://github.com/minmit/tonic)/671 | A Programmable Hardware Architecture for Network Transport Logic |
| 14 | 21 | 2 | Unknown | [FPGA-Keccak-Miner](https://github.com/0x2fed/FPGA-Keccak-Miner)/672 | None |
| 14 | 2 | 1 | Unknown | [galaksija](https://github.com/emard/galaksija)/673 | Galaksija computer for FPGA |
| 14 | 2 | 1 | Unknown | [mikrobus-upduino](https://github.com/mmicko/mikrobus-upduino)/674 | Dual MikroBUS board for Upduino 2 FPGA |
| 14 | 0 | 0 | 2 years ago | [iPxs-Text](https://github.com/juanmard/iPxs-Text)/675 | Text for a iPxs-Collection. |
| 14 | 2 | 0 | Unknown | [parallel-processor-design](https://github.com/sdasgup3/parallel-processor-design)/676 | Super scalar Processor design  |
| 14 | 0 | 0 | Unknown | [biggateboy](https://github.com/racerxdl/biggateboy)/677 | WIP Big FPGA Gameboy |
| 14 | 7 | 7 | Unknown | [pars](https://github.com/subutai-attic/pars)/678 | None |
| 14 | 8 | 0 | Unknown | [FPGA_DevKit_HX1006A](https://github.com/eda-lab/FPGA_DevKit_HX1006A)/679 | None |
| 14 | 0 | 1 | Unknown | [Deep-DarkFantasy](https://github.com/b1f6c1c4/Deep-DarkFantasy)/680 | Global Dark Mode for ALL apps on ANY platforms. |
| 14 | 11 | 1 | Unknown | [zuma-fpga](https://github.com/adbrant/zuma-fpga)/681 | Fine Grain FPGA Overlay Architecture and Tools |
| 14 | 1 | 0 | Unknown | [TFT_Test_48x640](https://github.com/kingyoPiyo/TFT_Test_48x640)/682 | None |
| 14 | 4 | 1 | Unknown | [handwriting-recognition-using-neural-networks-on-FPGA-final-year-project](https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project)/683 | None |
| 14 | 3 | 1 | Unknown | [Menu_MIST](https://github.com/sorgelig/Menu_MIST)/684 | Dummy FPGA core to display menu at startup |
| 14 | 7 | 0 | 4 years ago | [PCIE_AXI_BRIDGE](https://github.com/SanjayRai/PCIE_AXI_BRIDGE)/685 | Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices |
| 14 | 7 | 0 | Unknown | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/686 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 14 | 13 | 1 | Unknown | [ASIC](https://github.com/vlsi1217/ASIC)/687 | EE 287 2012 Fall |
| 14 | 4 | 0 | Unknown | [ASIC-FPGA-tetris](https://github.com/tinylic/ASIC-FPGA-tetris)/688 | a FPGA implementation for tetris game. |
| 14 | 8 | 0 | Unknown | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/689 | Verilog Code for a JPEG Decoder |
| 14 | 8 | 0 | Unknown | [verilog-tetris](https://github.com/rfotino/verilog-tetris)/690 | A Verilog implementation of the popular video game Tetris. |
| 14 | 5 | 2 | Unknown | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/691 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 14 | 2 | 1 | Unknown | [Conways-Game-of-Life-with-Vlang](https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang)/692 |  Conway's life game in V |
| 14 | 9 | 2 | Unknown | [freepdk-45nm](https://github.com/cornell-brg/freepdk-45nm)/693 | ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen |
| 14 | 4 | 0 | Unknown | [Computer-Architecture](https://github.com/nblintao/Computer-Architecture)/694 | A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache. |
| 14 | 5 | 4 | Unknown | [VossII](https://github.com/TeamVoss/VossII)/695 | The source code to the Voss II Hardware Verification Suite |
| 14 | 1 | 0 | Unknown | [EI332](https://github.com/zengkaipeng/EI332)/696 | SJTU EI332 CPUÂÆåÊï¥ÂÆûÈ™å‰ª£Á†ÅÂèäÊä•Âëä |
| 14 | 0 | 0 | Unknown | [8bit-computer](https://github.com/lightcode/8bit-computer)/697 | Simple 8-bit computer build in Verilog |
| 14 | 5 | 0 | Unknown | [openzcore](https://github.com/lokisz/openzcore)/698 | powerpc processor prototype and an example of semiconductor startup biz plan |
| 14 | 10 | 0 | Unknown | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/699 | Defense/Attack PUF Library (DA PUF Library) |
| 14 | 11 | 4 | Unknown | [Arcade-GnG_MiSTer](https://github.com/MiSTer-devel/Arcade-GnG_MiSTer)/700 | Arcade Ghosts'n Goblins for MiSTer |
| 14 | 4 | 1 | 3 years ago | [fpga-wpa-psk-bruteforcer](https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer)/701 | WPA-PSK cracking for FPGA devices |
| 14 | 5 | 0 | 2 years ago | [Flappy-Bird](https://github.com/BlusLiu/Flappy-Bird)/702 | FPGA program :VGA-GAME |
| 14 | 4 | 7 | 3 years ago | [liquid-router](https://github.com/subutai-attic/liquid-router)/703 | The Subutai‚Ñ¢ Router open hardware project sources. |
| 14 | 6 | 0 | 2 months ago | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/704 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 14 | 6 | 0 | 2 years ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/705 | Solution to COA LAB Assgn, IIT Kharagpur |
| 14 | 3 | 1 | 8 months ago | [icozip](https://github.com/ZipCPU/icozip)/706 | A ZipCPU demonstration port for the icoboard |
| 14 | 2 | 4 | 1 year, 1 month ago | [fluent10g](https://github.com/aoeldemann/fluent10g)/707 | Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet |
| 14 | 13 | 1 | 10 years ago | [dvb_s2_ldpc_decoder](https://github.com/freecores/dvb_s2_ldpc_decoder)/708 | DVB-S2 LDPC Decoder |
| 14 | 5 | 0 | 7 days ago | [MIDI-Stepper-Synth-V2](https://github.com/jzkmath/MIDI-Stepper-Synth-V2)/709 | Virginia Tech AMP Lab Version of the MIDI Stepper Synth. Uses FPGA and 32 Stepper Motors. |
| 14 | 6 | 2 | 4 years ago | [idea](https://github.com/warclab/idea)/710 | iDEA FPGA Soft Processor |
| 14 | 4 | 1 | 1 year, 3 months ago | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/711 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 14 | 4 | 0 | 1 year, 7 months ago | [cdsAsync](https://github.com/ucdrstdenis/cdsAsync)/712 | cdsAsync: An Asynchronous VLSI Toolset & Schematic Library  |
| 14 | 12 | 1 | 2 years ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/713 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 14 | 1 | 0 | 3 years ago | [iCEstick-hacks](https://github.com/r4d10n/iCEstick-hacks)/714 | iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter |
| 14 | 3 | 1 | 1 year, 6 months ago | [TMR](https://github.com/ThalesGroup/TMR)/715 | Triple Modular Redundancy  |
| 14 | 6 | 0 | 2 years ago | [vp_awsfpga](https://github.com/nvdla/vp_awsfpga)/716 | Virtual Platform for AWS FPGA support |
| 14 | 8 | 0 | 2 years ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/717 | None |
| 14 | 0 | 0 | 10 months ago | [Life_MiSTer](https://github.com/hrvach/Life_MiSTer)/718 | Conway's Game of Life in FPGA |
| 14 | 2 | 5 | 26 days ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/719 | Tools for working with circuits as graphs in python |
| 14 | 3 | 0 | 1 year, 7 months ago | [yoloRISC](https://github.com/gsomlo/yoloRISC)/720 | A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga |
| 14 | 12 | 1 | 4 years ago | [lisnoc](https://github.com/TUM-LIS/lisnoc)/721 | LIS Network-on-Chip Implementation |
| 14 | 5 | 0 | 2 years ago | [Nexys-4-DDR-Ethernet-Mac](https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac)/722 | Ethernet MAC for the Digilent Nexys 4 DDR FPGA. |
| 14 | 7 | 0 | 2 years ago | [RISC-Processor](https://github.com/jbush001/RISC-Processor)/723 | 32-bit RISC processor |
| 14 | 10 | 1 | 6 months ago | [NandFlashController](https://github.com/cjhonlyone/NandFlashController)/724 | AXI Interface Nand Flash Controller (Sync mode) |
| 14 | 7 | 0 | 3 months ago | [Reindeer_Step](https://github.com/PulseRain/Reindeer_Step)/725 | Reindeer Soft CPU for Step CYC10 FPGA board |
| 14 | 6 | 0 | 9 months ago | [Azure-SDR](https://github.com/Elrori/Azure-SDR)/726 | SW SDR |
| 14 | 3 | 1 | 1 year, 6 months ago | [net2axis](https://github.com/lucasbrasilino/net2axis)/727 | Verilog network module. Models network traffic from pcap to AXI-Stream |
| 14 | 1 | 0 | 1 year, 2 months ago | [ice40_8bitworkshop](https://github.com/n24bass/ice40_8bitworkshop)/728 |  "Designing Video Game Hardware in Verilog" in  iCE40HX8K Breakout Board. |
| 14 | 1 | 0 | 2 years ago | [arty-videocap](https://github.com/ikanoano/arty-videocap)/729 | Repeat and capture the video signal with Digilent Arty-A7 and a video extender board. |
| 14 | 1 | 0 | 1 year, 8 months ago | [Merlin](https://github.com/origintfj/Merlin)/730 | RISC-V RV32I[C] CPU (Apache-2.0) - Merlin |
| 14 | 2 | 1 | 6 years ago | [ethpipe](https://github.com/sora/ethpipe)/731 | EtherPIPE: an Ethernet character device for packet processing |
| 14 | 2 | 0 | 4 years ago | [Hardware-Accelerated-SNN](https://github.com/arpanvyas/Hardware-Accelerated-SNN)/732 | Architecture for Spiking Neural Network |
| 14 | 3 | 0 | 3 months ago | [NeoChips](https://github.com/neogeodev/NeoChips)/733 | Replacement "chips" for NeoGeo systems |
| 13 | 0 | 1 | 7 months ago | [TurboMaster](https://github.com/go4retro/TurboMaster)/734 | Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64 |
| 13 | 9 | 0 | 2 years ago | [wb_sdram_ctrl](https://github.com/skristiansson/wb_sdram_ctrl)/735 | SDRAM controller with multiple wishbone slave ports |
| 13 | 3 | 0 | 7 years ago | [80211scrambler](https://github.com/travisgoodspeed/80211scrambler)/736 | Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits. |
| 13 | 4 | 0 | 6 years ago | [ShootingGame-FPGA](https://github.com/Lyukx/ShootingGame-FPGA)/737 | Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard. |
| 13 | 0 | 0 | 2 years ago | [fpga_tv](https://github.com/mcleod-ideafix/fpga_tv)/738 | Some crazy experiments about using a FPGA to transmit a TV signal old-style |
| 13 | 12 | 4 | 3 years ago | [DE1-SoC-Sound](https://github.com/bsteinsbo/DE1-SoC-Sound)/739 | None |
| 13 | 2 | 0 | 1 year, 26 days ago | [Jaguar_MiSTer_new](https://github.com/ElectronAsh/Jaguar_MiSTer_new)/740 | None |
| 13 | 2 | 0 | 8 days ago | [bitmips2019](https://github.com/Silverster98/bitmips2019)/741 | None |
| 13 | 4 | 1 | 4 years ago | [dyract](https://github.com/warclab/dyract)/742 | DyRACT Open Source Repository |
| 13 | 1 | 0 | 7 months ago | [jtopl](https://github.com/jotego/jtopl)/743 | Verilog module compatible with Yamaha OPL chips |
| 13 | 2 | 0 | 1 year, 6 months ago | [systolic-array-matrix-multiplier](https://github.com/wzc810049078/systolic-array-matrix-multiplier)/744 | A systolic array matrix multiplier  |
| 13 | 3 | 0 | 2 years ago | [Ada-PicoRV32-example](https://github.com/Fabien-Chouteau/Ada-PicoRV32-example)/745 | Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA |
| 13 | 3 | 2 | 4 years ago | [hardcaml-riscv](https://github.com/ujamjar/hardcaml-riscv)/746 | RISC-V instruction set CPUs in HardCaml |
| 13 | 6 | 0 | 5 years ago | [mips32r1_core](https://github.com/grantae/mips32r1_core)/747 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. |
| 13 | 8 | 0 | 4 years ago | [ring_network-based-multicore-](https://github.com/zhaishaomin/ring_network-based-multicore-)/748 | Â§öÊ†∏Â§ÑÁêÜÂô® ;ring network , four core, shared space memory ,directory-based cache coherency |
| 13 | 6 | 0 | 5 years ago | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/749 | This is a circular buffer controller used in FPGA. |
| 13 | 3 | 0 | 10 years ago | [opengg](https://github.com/lzw545/opengg)/750 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 13 | 5 | 2 | 8 days ago | [rudolv](https://github.com/bobbl/rudolv)/751 | RISC-V processor |
| 13 | 3 | 0 | 5 years ago | [FPGA](https://github.com/JeremyJiWZ/FPGA)/752 | computer hardware system including ps2/vga with tank war game in verilog and mips |
| 13 | 6 | 0 | 2 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/753 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 13 | 8 | 0 | 1 year, 10 months ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/754 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 13 | 13 | 1 | 1 year, 10 months ago | [OpenHPSDR-Firmware](https://github.com/TAPR/OpenHPSDR-Firmware)/755 | This is the verilog code for the various FPGA in the OpenHPSDR Radios |
| 13 | 2 | 0 | 1 year, 11 months ago | [CNN-Based-FPGA](https://github.com/fanbinqi/CNN-Based-FPGA)/756 | CNN implementation based FPGA |
| 13 | 0 | 0 | 1 year, 5 months ago | [risc-v](https://github.com/Cra2yPierr0t/risc-v)/757 | RISC-V„ÅÆCPU‰Ωú„Å£„Åü |
| 13 | 11 | 1 | 3 years ago | [Radix-2-FFT](https://github.com/vinamarora8/Radix-2-FFT)/758 | Verilog code for a circuit implementation of Radix-2 FFT |
| 13 | 8 | 0 | 3 months ago | [verilog-starter-tutorials](https://github.com/ashishrana160796/verilog-starter-tutorials)/759 | Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts. |
| 13 | 8 | 0 | 1 year, 7 months ago | [verilog-divider](https://github.com/risclite/verilog-divider)/760 | a super-simple pipelined verilog divider. flexible to define stages |
| 13 | 1 | 3 | 3 years ago | [oram](https://github.com/ascend-secure-processor/oram)/761 | Hardware implementation of ORAM |
| 13 | 2 | 1 | 10 years ago | [soc-lm32](https://github.com/jbornschein/soc-lm32)/762 | Open source/hardware SoC plattform based on the lattice mico 32 softcore |
| 13 | 2 | 0 | 11 months ago | [Nu6509](https://github.com/go4retro/Nu6509)/763 | Emulate a 6509 with a 6502 |
| 13 | 6 | 0 | 1 year, 10 months ago | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/764 | FIR implemention with Verilog |
| 13 | 9 | 1 | 4 years ago | [BD3_FPGA](https://github.com/whc2uestc/BD3_FPGA)/765 | Êñ∞‰∏Ä‰ª£ÂåóÊñóÂç´ÊòüÂØºËà™ÁõëÊµãÊé•Êî∂Êú∫ÁöÑFPGAÂÆûÁé∞ |
| 13 | 1 | 0 | 7 months ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/766 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 13 | 1 | 0 | 4 years ago | [fpga_csgo](https://github.com/Smart-Hypercube/fpga_csgo)/767 | Counter Strike: Global Offensive FPGA Version (LOL) |
| 13 | 7 | 0 | 17 years ago | [jtag](https://github.com/freecores/jtag)/768 | JTAG Test Access Port (TAP) |
| 13 | 1 | 0 | 5 years ago | [VerilogCogs](https://github.com/Cognoscan/VerilogCogs)/769 | Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun. |
| 13 | 14 | 4 | 4 years ago | [test_jpeg](https://github.com/cfelton/test_jpeg)/770 | This is a myhdl test environment for the open-cores jpeg_encoder. |
| 13 | 3 | 1 | a month ago | [OpenIRV](https://github.com/OVGN/OpenIRV)/771 | Open-source thermal camera project |
| 13 | 5 | 0 | 3 years ago | [Autonomous-Drone-Design](https://github.com/ISKU/Autonomous-Drone-Design)/772 | Design real-time image processing, object recognition and PID control for Autonomous Drone. |
| 13 | 12 | 0 | 2 years ago | [32-bit-MIPS-Processor](https://github.com/sevvalmehder/32-bit-MIPS-Processor)/773 | A 32-bit MIPS processor used Altera Quartus II with Verilog. |
| 13 | 2 | 1 | 1 year, 2 months ago | [SNKVerilog](https://github.com/neogeodev/SNKVerilog)/774 | Verilog definitions of custom SNK chips, for repairs and preservation. |
| 13 | 12 | 0 | 3 years ago | [FPGA_SM4](https://github.com/raymondrc/FPGA_SM4)/775 | FPGA implementation of Chinese SM4 encryption algorithm. |
| 13 | 10 | 1 | 3 years ago | [c64-dodgypla](https://github.com/desaster/c64-dodgypla)/776 | Commodore 64 PLA replacement |
| 13 | 0 | 0 | 3 years ago | [RISCV-CPU](https://github.com/kzoacn/RISCV-CPU)/777 | SJTU Computer Architecture(1) Hw |
| 13 | 4 | 3 | 9 days ago | [jtdd](https://github.com/jotego/jtdd)/778 | Double Dragon FPGA core |
| 13 | 8 | 0 | 6 years ago | [NetFPGA-10G-UPB-OpenFlow](https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow)/779 | An OpenFlow implementation for the NetFPGA-10G card |
| 13 | 4 | 0 | 2 years ago | [MIPS-Architecture-CPU-design](https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design)/780 | BUAA SCSE - Computer Organization - Pipeline CPU design |
| 13 | 6 | 0 | 1 year, 4 months ago | [digital_lab](https://github.com/KorotkiyEugene/digital_lab)/781 | Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty |
| 13 | 2 | 0 | 20 days ago | [hello-verilog](https://github.com/milochen0418/hello-verilog)/782 | Hello Verilog by Mac + VSCode  |
| 13 | 3 | 0 | 10 months ago | [riscv_sbc](https://github.com/ultraembedded/riscv_sbc)/783 | A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board. |
| 13 | 2 | 2 | 1 year, 5 months ago | [upduino](https://github.com/tomverbeure/upduino)/784 | None |
| 13 | 9 | 1 | 5 months ago | [sha3](https://github.com/secworks/sha3)/785 | FIPS 202 compliant SHA-3 core in Verilog |
| 13 | 10 | 0 | 3 years ago | [FPGA-Mnist](https://github.com/Johnny-Zou/FPGA-Mnist)/786 | Hand written number classification done in hardware (De1-SoC board) using neural networks |
| 12 | 3 | 0 | 3 years ago | [ipxactexamplelib](https://github.com/kactus2/ipxactexamplelib)/787 | Contains examples to start with Kactus2. |
| 12 | 0 | 0 | 1 year, 1 month ago | [eecs151](https://github.com/ry/eecs151)/788 | http://inst.eecs.berkeley.edu/~eecs151/fa19/ |
| 12 | 13 | 0 | 1 year, 6 months ago | [fpga-sdk-prj](https://github.com/syntacore/fpga-sdk-prj)/789 | FPGA-based SDK projects for SCRx cores |
| 12 | 5 | 1 | 1 year, 1 month ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/790 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 12 | 0 | 0 | 2 years ago | [mera400f](https://github.com/jakubfi/mera400f)/791 | MERA-400 in an FPGA |
| 12 | 7 | 2 | 6 months ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/792 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 12 | 2 | 0 | 2 years ago | [pinky8bitcpu](https://github.com/ikotler/pinky8bitcpu)/793 | Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3 |
| 12 | 0 | 0 | 2 years ago | [Virtual-Console](https://github.com/davewoo999/Virtual-Console)/794 | work in progress of a xterm-256color terminal |
| 12 | 8 | 0 | 3 years ago | [fpga-hdl](https://github.com/jeras/fpga-hdl)/795 | A set of small Verilog projects, to simulate and implement on FPGA development boards |
| 12 | 7 | 0 | 2 years ago | [CPU](https://github.com/txstate-pcarch-blue/CPU)/796 | CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling. |
| 12 | 11 | 0 | 8 years ago | [4way-cache](https://github.com/xdesigns/4way-cache)/797 | Verilog cache implementation of 4-way FIFO 16k Cache |
| 12 | 7 | 0 | 3 years ago | [TinyFPGA-SoC](https://github.com/tinyfpga/TinyFPGA-SoC)/798 | Opensource building blocks for TinyFPGA microcontrollers and retro computers. |
| 12 | 9 | 0 | 2 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/799 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 12 | 3 | 0 | 2 years ago | [xulalx25soc](https://github.com/ZipCPU/xulalx25soc)/800 | A System on a Chip Implementation for the XuLA2-LX25 board |
| 12 | 9 | 1 | 9 years ago | [mips_16](https://github.com/freecores/mips_16)/801 | Educational 16-bit MIPS Processor |
| 12 | 1 | 0 | 7 years ago | [milkymist-mmu](https://github.com/fallen/milkymist-mmu)/802 | Milkymist MMU project |
| 12 | 5 | 0 | 2 years ago | [BareBonesCortexM0](https://github.com/siorpaes/BareBonesCortexM0)/803 | Extremely basic CortexM0 SoC based on ARM DesignStart Eval |
| 12 | 4 | 0 | 11 months ago | [CNNAF-CNN-Accelerator](https://github.com/eda-lab/CNNAF-CNN-Accelerator)/804 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 12 | 3 | 0 | 3 years ago | [bextdep](https://github.com/cliffordwolf/bextdep)/805 | Reference Hardware Implementations of Bit Extract/Deposit Instructions |
| 12 | 3 | 0 | 11 days ago | [ssith-aws-fpga](https://github.com/acceleratedtech/ssith-aws-fpga)/806 | Host software for running SSITH processors on AWS F1 FPGAs |
| 12 | 7 | 0 | 10 days ago | [64-bit-Universal-Floating-Point-ISA-Compute-Engine](https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine)/807 | RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine |
| 12 | 6 | 0 | 1 year, 19 days ago | [verilog](https://github.com/dslu7733/verilog)/808 | None |
| 12 | 3 | 0 | a month ago | [xschem_sky130](https://github.com/StefanSchippers/xschem_sky130)/809 | XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.  |
| 12 | 1 | 0 | 9 years ago | [bfcpu2](https://github.com/whitequark/bfcpu2)/810 | A pipelined brainfuck softcore in Verilog |
| 12 | 0 | 0 | 5 years ago | [yosys-ice-experiments](https://github.com/laanwj/yosys-ice-experiments)/811 | Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain |
| 12 | 4 | 1 | 5 years ago | [ICEd](https://github.com/AnttiLukats/ICEd)/812 | Open Hardware for Open Source FPGA Toolchain |
| 12 | 4 | 0 | 2 years ago | [digital-design](https://github.com/defano/digital-design)/813 | An introduction to integrated circuit design with Verilog and the Papilio Pro development board. |
| 12 | 4 | 0 | 6 years ago | [radio-86rk-wxeda](https://github.com/andykarpov/radio-86rk-wxeda)/814 | Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board |
| 12 | 5 | 0 | 9 years ago | [Open-Source-System-on-Chip-Experiment](https://github.com/progranism/Open-Source-System-on-Chip-Experiment)/815 | Just experimenting with Open Source SoCs on my Altera dev kit. |
| 12 | 3 | 0 | 2 years ago | [crap-o-scope](https://github.com/mattvenn/crap-o-scope)/816 | crap-o-scope scope implementation for icestick |
| 12 | 4 | 0 | 9 years ago | [oc-i2c](https://github.com/trondd/oc-i2c)/817 | I2C controller core from Opencores.org |
| 12 | 6 | 0 | 4 years ago | [gng](https://github.com/liuguangxi/gng)/818 | Gaussian noise generator Verilog IP core |
| 12 | 8 | 4 | a month ago | [rp_lock-in_pid](https://github.com/marceluda/rp_lock-in_pid)/819 | Lock-in and PID application for RedPitaya enviroment |
| 12 | 1 | 0 | 4 years ago | [consolite-hardware](https://github.com/rfotino/consolite-hardware)/820 | A hardware implementation of the Consolite game console written in Verilog. |
| 12 | 1 | 4 | 1 year, 8 months ago | [pumpkin](https://github.com/pobu-arch/pumpkin)/821 | None |
| 12 | 0 | 0 | 8 months ago | [fomu-vga](https://github.com/mntmn/fomu-vga)/822 | None |
| 12 | 0 | 0 | 2 years ago | [ulx3s-foss-blinky](https://github.com/q3k/ulx3s-foss-blinky)/823 | A template project for the ULX3S ECP5 FPGA board using only Open Source Software |
| 12 | 10 | 0 | 2 years ago | [CurriculumDesign-PrinciplesOfComputerOrganization](https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization)/824 | Âçé‰∏≠ÁßëÊäÄÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫15Á∫ßËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°ÔºåÂàÜÂà´Áî®logisimÂíåVerilogÂÆûÁé∞ÁÆÄÂçïCPU |
| 12 | 10 | 0 | 4 years ago | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/825 | AXI4 BFM in Verilog |
| 12 | 7 | 2 | 2 months ago | [DSX_KCXG](https://github.com/25thengineer/DSX_KCXG)/826 | ‰∏™‰∫∫ËµÑÊñôÔºåÂêàËÇ•Â∑•‰∏öÂ§ßÂ≠¶ÂÆ£ÂüéÊ†°Âå∫2019Âπ¥-2020Âπ¥Á¨¨‰∫åÂ≠¶ÊúüÔºàÂ§ß‰∏â‰∏ãÂ≠¶ÊúüÔºâÔºå‰∏éÁâ©ËÅîÁΩëÂ∑•Á®ã‰∏ì‰∏öÁöÑËØæÁ®ãÊúâÂÖ≥ËµÑÊñôÔºåÂê´ËØæ‰ª∂„ÄÅÂÆûÈ™åÊä•Âëä„ÄÅËØæËÆæÊä•ÂëäÁ≠â |
| 12 | 3 | 0 | 1 year, 1 month ago | [OPDB](https://github.com/PrincetonUniversity/OPDB)/827 | OpenPiton Design Benchmark |
| 12 | 4 | 0 | 9 years ago | [orpsoc](https://github.com/lgeek/orpsoc)/828 | [abandoned fork] OpenRISC Reference Platform SoC |
| 12 | 1 | 0 | 8 months ago | [mips-cpu](https://github.com/skyzh/mips-cpu)/829 | üíª A 5-stage pipeline MIPS CPU implementation in Verilog. |
| 12 | 2 | 1 | 4 months ago | [raiden](https://github.com/IBM/raiden)/830 | Raiden project |
| 12 | 8 | 0 | 7 years ago | [VP2motion](https://github.com/sevikkk/VP2motion)/831 | FPGA based motion controller for RepRap style 3D printers |
| 12 | 6 | 2 | 5 years ago | [Pano-Logic-Zero-Client-G2-FPGA-Demo](https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo)/832 | Constraints file and Verilog demo code for the Pano Logic Zero Client G2 |
| 12 | 4 | 0 | 3 years ago | [DSITx](https://github.com/MightyDevices/DSITx)/833 | FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display |
| 12 | 8 | 2 | 4 months ago | [elec50010-2020-verilog-lab](https://github.com/m8pple/elec50010-2020-verilog-lab)/834 | Verilog lab material for ELEC50010 class |
| 12 | 3 | 6 | 1 year, 5 months ago | [loam](https://github.com/phanrahan/loam)/835 | Loam system models |
| 12 | 5 | 0 | 1 year, 5 months ago | [SparkRoad-FPGA](https://github.com/verimake-team/SparkRoad-FPGA)/836 | None |
| 12 | 7 | 0 | 3 years ago | [mriscv_vivado](https://github.com/onchipuis/mriscv_vivado)/837 | A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv. |
| 12 | 11 | 0 | 2 years ago | [riscvv](https://github.com/panweitao/riscvv)/838 | an open source uvm verification platform for e200 (riscv) |
| 12 | 1 | 0 | 3 years ago | [mips-cpu](https://github.com/synxlin/mips-cpu)/839 | The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline) |
| 12 | 22 | 1 | a month ago | [CE202-LC-Lab-Manual](https://github.com/aut-ce/CE202-LC-Lab-Manual)/840 | Manual and Template Sources of Logic Circuit Laboratory  (Verilog Templates) |
| 12 | 8 | 0 | 9 days ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/841 | None |
| 12 | 1 | 0 | 6 years ago | [nand2tetris-vhdl](https://github.com/kzzch/nand2tetris-vhdl)/842 | nand2tetris files converted to VHDL so I can simulate them on an FPGA |
| 12 | 8 | 0 | 2 years ago | [fpga-tutorial](https://github.com/pwmarcz/fpga-tutorial)/843 | FPGA tutorial |
| 11 | 9 | 0 | 8 years ago | [wimax_ofdm](https://github.com/jmesmon/wimax_ofdm)/844 | Partial Verilog implimentation of a WiMAX OFDM Phy |
| 11 | 10 | 0 | 5 years ago | [Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM](https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM)/845 | Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM) |
| 11 | 0 | 0 | 2 years ago | [ice-risc](https://github.com/Icenowy/ice-risc)/846 | RISC CPU by Icenowy |
| 11 | 6 | 0 | 6 years ago | [parallella-fpga-tutorials](https://github.com/yanidubin/parallella-fpga-tutorials)/847 | A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org] |
| 11 | 2 | 0 | 2 years ago | [hilotof](https://github.com/daveshah1/hilotof)/848 | HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs |
| 11 | 3 | 0 | 1 year, 4 months ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/849 | IP operations in verilog (simulation and implementation on ice40) |
| 11 | 2 | 0 | 3 years ago | [bladerf-dvbs2](https://github.com/mattzgto/bladerf-dvbs2)/850 | 16-APSK DVB-S2 Transmitter for BladeRF |
| 11 | 1 | 0 | 2 years ago | [cpld-6502](https://github.com/Arlet/cpld-6502)/851 | 6502 CPU in 4 small CPLDs |
| 11 | 8 | 7 | 27 days ago | [Archie_MiSTer](https://github.com/MiSTer-devel/Archie_MiSTer)/852 | Acorn Archimedes for MiSTer |
| 11 | 0 | 1 | 2 years ago | [miniatom](https://github.com/janrinze/miniatom)/853 | Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard |
| 11 | 0 | 0 | 9 months ago | [MiSTer-Arcade-DigDug](https://github.com/MrX-8B/MiSTer-Arcade-DigDug)/854 | FPGA implementation of DigDug arcade game |
| 11 | 7 | 0 | 6 years ago | [uart](https://github.com/stffrdhrn/uart)/855 | Verilog uart receiver and transmitter modules for De0 Nano |
| 11 | 11 | 0 | 2 years ago | [single-cycle-CPU](https://github.com/Liu-YT/single-cycle-CPU)/856 | ÂçïÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞ |
| 11 | 0 | 0 | 5 months ago | [ctf-writeups](https://github.com/braindead/ctf-writeups)/857 | My CTF writeups |
| 11 | 11 | 0 | 1 year, 10 months ago | [Floating-Point-ALU-in-Verilog](https://github.com/CruzeBurada/Floating-Point-ALU-in-Verilog)/858 | 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations. |
| 11 | 8 | 0 | 9 years ago | [Verilog-Pac-Man](https://github.com/idanw/Verilog-Pac-Man)/859 | Verilog implementation of Pac-Man made for a class's final project |
| 11 | 13 | 0 | 3 years ago | [OFDM_802_11](https://github.com/phthinh/OFDM_802_11)/860 | None |
| 11 | 3 | 0 | 7 years ago | [ov](https://github.com/tmbinc/ov)/861 | None |
| 11 | 4 | 0 | 4 years ago | [NCL_sandbox](https://github.com/karlfant/NCL_sandbox)/862 | Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave. |
| 11 | 0 | 0 | 3 years ago | [fpga_nes](https://github.com/irwinz321/fpga_nes)/863 | Recreating an NES in verilog |
| 11 | 5 | 0 | 2 years ago | [Atari7800_MiSTer](https://github.com/Kitrinx/Atari7800_MiSTer)/864 | Atari 7800 for MiSTer |
| 11 | 4 | 3 | 7 years ago | [ahci_mpi](https://github.com/linuxbest/ahci_mpi)/865 | an sata controller using smallest resource. |
| 11 | 13 | 1 | 2 years ago | [digital-design-lab-manual](https://github.com/MIPSfpga/digital-design-lab-manual)/866 | Digital Design Labs |
| 11 | 12 | 0 | 4 months ago | [FT245_interface](https://github.com/6thimage/FT245_interface)/867 | Verilog module to communicate with the FT245 interface of an FTDI FT2232H |
| 11 | 7 | 0 | 6 years ago | [Verilog-SPI-Master](https://github.com/andrade824/Verilog-SPI-Master)/868 | A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen |
| 11 | 1 | 0 | 4 months ago | [verilog-65C02](https://github.com/Arlet/verilog-65C02)/869 | 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface |
| 11 | 11 | 5 | 3 years ago | [papiGB](https://github.com/diegovalverde/papiGB)/870 | Game Boy Classic fully functional FPGA implementation from scratch |
| 11 | 1 | 0 | 4 months ago | [Verilog-Playground](https://github.com/rob-ng15/Verilog-Playground)/871 | Verilog Experiment Area |
| 11 | 4 | 1 | 4 years ago | [dvi_lvds](https://github.com/julbouln/dvi_lvds)/872 | DVI to LVDS Verilog converter |
| 11 | 3 | 0 | 10 years ago | [crunchy](https://github.com/tmbinc/crunchy)/873 | Distributed FPGA Number Crunching for the Masses |
| 11 | 3 | 0 | a month ago | [Nexys-4-DDR-Keyboard](https://github.com/Digilent/Nexys-4-DDR-Keyboard)/874 | None |
| 11 | 3 | 2 | 3 months ago | [SoC_Automation](https://github.com/habibagamal/SoC_Automation)/875 | SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.  |
| 11 | 5 | 0 | 4 years ago | [Single-Cycle-CPU](https://github.com/AlexZhang267/Single-Cycle-CPU)/876 | None |
| 11 | 3 | 0 | a month ago | [rtcclock](https://github.com/ZipCPU/rtcclock)/877 | A Real Time Clock core for FPGA's |
| 11 | 177 | 0 | 4 years ago | [ece4750-tut4-verilog](https://github.com/cornell-ece4750/ece4750-tut4-verilog)/878 | ECE 4750 Tutorial 4: Verilog Hardware Description Language |
| 11 | 1 | 0 | 6 years ago | [v.vga.font8x16](https://github.com/MParygin/v.vga.font8x16)/879 | Verilog VGA font generator 8 by 16 pixels |
| 11 | 2 | 0 | 1 year, 3 months ago | [bfcpu](https://github.com/Icenowy/bfcpu)/880 | A simple CPU that runs Br**nf*ck code. |
| 11 | 7 | 7 | 5 years ago | [pifo-hardware](https://github.com/programmable-scheduling/pifo-hardware)/881 | None |
| 11 | 3 | 0 | 1 year, 8 months ago | [HDLBits_Practice_verilog](https://github.com/M-HHH/HDLBits_Practice_verilog)/882 | This is a practice of verilog coding  |
| 11 | 5 | 0 | 14 days ago | [M65C02A](https://github.com/MorrisMA/M65C02A)/883 | Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001) |
| 11 | 6 | 0 | 1 year, 8 months ago | [Zynq-7000-DPU-TRD](https://github.com/sumilao/Zynq-7000-DPU-TRD)/884 | Zynq-7000 DPU TRD |
| 11 | 1 | 0 | 1 year, 3 months ago | [ZC-RISCV-CORE](https://github.com/wzc810049078/ZC-RISCV-CORE)/885 | ZC RISCV CORE |
| 11 | 7 | 1 | 8 years ago | [md5_core](https://github.com/stass/md5_core)/886 | MD5 core in verilog |
| 11 | 2 | 0 | 1 year, 2 months ago | [color3](https://github.com/tomverbeure/color3)/887 | Information about eeColor Color3 HDMI FPGA board |
| 11 | 3 | 0 | 4 years ago | [OpenMIPS](https://github.com/muzilinxi90/OpenMIPS)/888 | OpenMIPS‚Äî‚Äî„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÂ§ÑÁêÜÂô®ÈÉ®ÂàÜ |
| 11 | 1 | 0 | 1 year, 2 months ago | [RISCV-CPU](https://github.com/wu-qing-157/RISCV-CPU)/889 | A Homework for Computer Architecture at SJTU |
| 11 | 1 | 1 | 1 year, 8 months ago | [Electronic-competition](https://github.com/qiaoxu123/Electronic-competition)/890 | ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÁîµÂ≠êËÆæËÆ°Â§ßËµõÂæÄÂπ¥ËµõÈ¢ò--‰ª™Âô®‰ª™Ë°®Á±ªÁªÉ‰π† |
| 11 | 5 | 0 | 6 years ago | [numatolib](https://github.com/jblang/numatolib)/891 | Demo Library for Numato FPGA Boards |
| 11 | 7 | 0 | 4 years ago | [ice40-stm32-sdram](https://github.com/knielsen/ice40-stm32-sdram)/892 | Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA |
| 11 | 10 | 2 | 3 years ago | [Verilog-Snippets](https://github.com/deepvyas/Verilog-Snippets)/893 | Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani |
| 11 | 3 | 1 | 4 years ago | [n64rgb](https://github.com/mrehkopf/n64rgb)/894 | Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes |
| 11 | 14 | 0 | 8 years ago | [axi-bfm](https://github.com/sjaeckel/axi-bfm)/895 | git clone of http://code.google.com/p/axi-bfm/ |
| 11 | 0 | 0 | 6 years ago | [JagNetlists](https://github.com/Torlus/JagNetlists)/896 | Atari Jaguar netlists compiler |
| 11 | 1 | 0 | 7 years ago | [next186_soc_pc](https://github.com/tmatsuya/next186_soc_pc)/897 | Next186 SoC PC |
| 11 | 0 | 0 | 2 years ago | [gameboy-sound-chip](https://github.com/aselker/gameboy-sound-chip)/898 | None |
| 11 | 8 | 0 | 4 years ago | [ft232h-core](https://github.com/xiedidan/ft232h-core)/899 | None |
| 11 | 2 | 0 | 4 years ago | [fpga-synth](https://github.com/UA3MQJ/fpga-synth)/900 | FPGA based modular synth. |
| 11 | 1 | 0 | 2 years ago | [sky-machine](https://github.com/overlogged/sky-machine)/901 | An untyped lambda calculus machine designed in FPGA. |
| 11 | 5 | 0 | 6 years ago | [Simple-32bit-ALU-Design](https://github.com/bobmshannon/Simple-32bit-ALU-Design)/902 | A simple, working, 32-bit ALU design. |
| 11 | 0 | 1 | 3 months ago | [plaid-bib-cpld](https://github.com/schlae/plaid-bib-cpld)/903 | A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip |
| 11 | 5 | 0 | 1 year, 9 months ago | [up5k_vga](https://github.com/emeb/up5k_vga)/904 | A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA |
| 11 | 3 | 0 | 3 years ago | [usb1_device](https://github.com/www-asics-ws/usb1_device)/905 | USB 1.1 Device IP Core |
| 11 | 0 | 0 | 6 years ago | [tetris-verilog](https://github.com/jeremycw/tetris-verilog)/906 | Verilog Tetris |
| 11 | 1 | 0 | 1 year, 8 months ago | [100DayFPGA](https://github.com/abhishek-kakkar/100DayFPGA)/907 | Scratchpad repository for the 100-day FPGA challenge |
| 11 | 5 | 0 | 6 years ago | [md5cracker](https://github.com/zhemao/md5cracker)/908 | A Hardware MD5 Cracker for the Cyclone V SoC |
| 11 | 0 | 0 | 3 years ago | [brainf__k_CPU](https://github.com/moizumi99/brainf__k_CPU)/909 | A CPU that executes brainf**k language. Can be synthesized on FPGA |
| 11 | 4 | 0 | 1 year, 7 months ago | [Delta-sigma-ADC-verilog](https://github.com/Elrori/Delta-sigma-ADC-verilog)/910 | Delta-sigma ADC,PDM audio FPGA Implementation |
| 11 | 2 | 0 | 1 year, 5 days ago | [wbpmic](https://github.com/ZipCPU/wbpmic)/911 | Wishbone controller for a MEMs microphone |
| 11 | 2 | 0 | 19 days ago | [riscv-core](https://github.com/ombhilare999/riscv-core)/912 | A customized RISCV core made using verilog |
| 11 | 3 | 1 | 8 years ago | [uart_dpi](https://github.com/rdiez/uart_dpi)/913 | DPI module for UART-based console interaction with Verilator simulations |
| 10 | 11 | 17 | 9 years ago | [G729_CODE](https://github.com/nickrobinson/G729_CODE)/914 | G.729 Encoder |
| 10 | 8 | 0 | 6 years ago | [mor1kx-dev-env](https://github.com/juliusbaxter/mor1kx-dev-env)/915 | Development and verification environment for the mor1kx core |
| 10 | 1 | 0 | 1 year, 1 day ago | [Arduboy_MiSTer](https://github.com/uXeBoy/Arduboy_MiSTer)/916 | Arduboy core for MiSTer, ported by Dan O'Shea and now based on Iulian Gheorghiu's atmega core. |
| 10 | 3 | 2 | 5 years ago | [novena-afe-hs-fpga](https://github.com/bunnie/novena-afe-hs-fpga)/917 | High Speed Analog Front End FPGA Firmware for Novena PVT1 |
| 10 | 4 | 0 | 3 years ago | [Fpga-PM-Radio](https://github.com/marsohod4you/Fpga-PM-Radio)/918 | Implement Phase Modulation Radio Transmitter in FPGA Altera MAX10, with Marsohod3bis FPGA board. |
| 10 | 4 | 0 | 4 years ago | [dst40](https://github.com/jok40/dst40)/919 | None |
| 10 | 6 | 0 | 3 years ago | [energy_detection_system](https://github.com/fquitin/energy_detection_system)/920 | USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner |
| 10 | 2 | 1 | 6 months ago | [zxuno_spectrum_core](https://github.com/mcleod-ideafix/zxuno_spectrum_core)/921 | A ZX Spectrum hardware description for the ZXUNO hardware and other platforms |
| 10 | 6 | 0 | 4 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/922 | Â≠¶‰π†AXIÊé•Âè£Ôºå‰ª•Âèäxilinx DDR3 IP‰ΩøÁî® |
| 10 | 2 | 0 | 1 year, 11 months ago | [FPGA_Vending_Machine](https://github.com/Quzard/FPGA_Vending_Machine)/923 | ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüFPGAËØæÁ®ãËÆæËÆ°‚Äî‚ÄîÂîÆË¥ßÊú∫ |
| 10 | 6 | 0 | 4 years ago | [alu-8bit](https://github.com/gupta-utkarsh/alu-8bit)/924 | Verilog Code for an 8-bit ALU |
| 10 | 0 | 0 | 10 years ago | [qs-avg](https://github.com/Eelis/qs-avg)/925 | Proofs of Quicksort's average case complexity |
| 10 | 3 | 0 | 8 years ago | [Midi_SynthFpga](https://github.com/Thomasb81/Midi_SynthFpga)/926 | Sound synthetizer with an fpga |
| 10 | 6 | 0 | 1 year, 5 months ago | [CyNAPSEv11](https://github.com/saunak1994/CyNAPSEv11)/927 | The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL |
| 10 | 3 | 3 | 3 years ago | [protohdl](https://github.com/azonenberg/protohdl)/928 | Streaming FPGA/ASIC code generator for Google Protocol Buffers. |
| 10 | 6 | 1 | 7 years ago | [mojo-miner](https://github.com/byingyang/mojo-miner)/929 | A bitcoin miner for the mojo fpga development board by embedded micro |
| 10 | 7 | 0 | 1 year, 3 months ago | [Amber-Marsohod2](https://github.com/marsohod4you/Amber-Marsohod2)/930 | Port of Amber ARM Core project to Marsohod2 platform |
| 10 | 3 | 1 | a month ago | [rodinia](https://github.com/pablomarx/rodinia)/931 | AGM bitstream utilities and decoded files from Supra |
| 10 | 4 | 1 | 10 months ago | [Low-Cost-and-Programmable-CRC](https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC)/932 | Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA" |
| 10 | 6 | 0 | 4 years ago | [Example-Codes-for-Snorkeling-in-Verilog-Bay](https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay)/933 | Example Codes for Snorkeling in Verilog Bay |
| 10 | 8 | 1 | 3 years ago | [HLS_Legup](https://github.com/wincle626/HLS_Legup)/934 | None |
| 10 | 2 | 0 | 2 months ago | [qemu-hdl-cosim](https://github.com/RSPwFPGAs/qemu-hdl-cosim)/935 | VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs |
| 10 | 6 | 0 | 6 years ago | [Ethernet-communication-VHDL](https://github.com/nimazad/Ethernet-communication-VHDL)/936 | FPGA implementation of Real-time Ethernet communication using RMII Interface |
| 10 | 4 | 0 | 3 years ago | [Rocket-Chip](https://github.com/riscveval/Rocket-Chip)/937 | None |
| 10 | 3 | 0 | 2 years ago | [BK0011M_MIST](https://github.com/sorgelig/BK0011M_MIST)/938 | BK0011M (USSR retro home computer) core for MiST board |
| 10 | 3 | 0 | 6 years ago | [SIMPLE_MIPS_CPU](https://github.com/dtysky/SIMPLE_MIPS_CPU)/939 | A simple MIPS CPU, for fun. |
| 10 | 5 | 0 | 3 years ago | [full-HD-camera](https://github.com/rggber/full-HD-camera)/940 | full HD camera FPGA project folder |
| 10 | 1 | 0 | a month ago | [chad](https://github.com/bradleyeckert/chad)/941 | A self-hosting Forth for J1-style CPUs |
| 10 | 2 | 0 | 3 years ago | [v8cpu](https://github.com/vsergeev/v8cpu)/942 | v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog. |
| 10 | 2 | 0 | 4 years ago | [hunter-fan-controller](https://github.com/jhol/hunter-fan-controller)/943 | An Lattice iCE40 FPGA based controller for ceiling fans by the Hunter Fan Company |
| 10 | 5 | 0 | 7 years ago | [OpenProjects](https://github.com/vinodpa/OpenProjects)/944 | None |
| 10 | 7 | 0 | 3 years ago | [Mustang](https://github.com/PulseRain/Mustang)/945 | Top level of PulseRain M10 RTL design |
| 10 | 2 | 0 | 1 year, 2 months ago | [panog1_opl3](https://github.com/skiphansen/panog1_opl3)/946 | A port of the OPL3 to the Panologic G1 thin client |
| 10 | 1 | 1 | Unknown | [fpga-cam-spartan6-mt9v034](https://github.com/kalmi/fpga-cam-spartan6-mt9v034)/947 | None |
| 10 | 2 | 17 | Unknown | [Verilog](https://github.com/ashleyjr/Verilog)/948 | None |
| 10 | 3 | 0 | 5 years ago | [SuperHexagonFPGA](https://github.com/SamP20/SuperHexagonFPGA)/949 | FPGA clone of the game Super Hexagon |
| 10 | 12 | 0 | Unknown | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/950 | Asynchronous fifo in verilog |
| 10 | 1 | 0 | Unknown | [ulx3s_6502](https://github.com/emeb/ulx3s_6502)/951 | Simple 6502 system on a ULX3S FPGA board |
| 10 | 9 | 0 | Unknown | [NoC-Verilog](https://github.com/bakhshalipour/NoC-Verilog)/952 | A verilog implementation for Network-on-Chip |
| 10 | 2 | 1 | 7 days ago | [gateware](https://github.com/betrusted-io/gateware)/953 | IP submodules, formatted for easier CI integration |
| 10 | 1 | 0 | Unknown | [xyloni](https://github.com/Efinix-Inc/xyloni)/954 | This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board. |
| 10 | 6 | 2 | Unknown | [softmax](https://github.com/maomran/softmax)/955 | Verilog implementation of Softmax function |
| 10 | 3 | 0 | Unknown | [FPGAMAG18](https://github.com/aquaxis/FPGAMAG18)/956 | FPGA Magazine No.18 - RISC-V |
| 10 | 4 | 0 | Unknown | [ConvNN_FPGA_Accelerator](https://github.com/ztgao/ConvNN_FPGA_Accelerator)/957 | None |
| 10 | 3 | 0 | Unknown | [wbpwmaudio](https://github.com/ZipCPU/wbpwmaudio)/958 | A wishbone controlled PWM (audio) controller |
| 10 | 4 | 0 | Unknown | [riffa2](https://github.com/promach/riffa2)/959 | Full duplex version of https://github.com/KastnerRG/riffa/issues/30 |
| 10 | 1 | 0 | Unknown | [netv2-fpga-hdcp-engine](https://github.com/bunnie/netv2-fpga-hdcp-engine)/960 | HDCP cipher engine for the NeTV2 FPGA |
| 10 | 11 | 0 | 16 years ago | [uart16550](https://github.com/freecores/uart16550)/961 | UART 16550 core |
| 10 | 4 | 0 | Unknown | [aes](https://github.com/ahegazy/aes)/962 | Advanced encryption standard implementation in verilog. |
| 10 | 2 | 0 | Unknown | [ECG-feature-extraction-using-DWT](https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT)/963 | Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog |
| 10 | 6 | 0 | Unknown | [Zedboard-OLED](https://github.com/Digilent/Zedboard-OLED)/964 | None |
| 10 | 3 | 1 | Unknown | [SystemVerilog-Implementation-of-DDR3-Controller](https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller)/965 | The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface. |
| 10 | 0 | 1 | Unknown | [oram](https://github.com/kwonalbert/oram)/966 | Recursive unified ORAM |
| 10 | 9 | 0 | 6 years ago | [Verilog-I2C-Slave](https://github.com/AdriaanSwan/Verilog-I2C-Slave)/967 | Verilog I2C Slave |
| 10 | 0 | 0 | Unknown | [oberon](https://github.com/emard/oberon)/968 | None |
| 10 | 2 | 0 | Unknown | [ulx3s_zx81](https://github.com/lawrie/ulx3s_zx81)/969 | ZX80/81 implementation for the Ulx3s |
| 10 | 1 | 1 | a month ago | [UltiMem64](https://github.com/go4retro/UltiMem64)/970 | Commodore 64 Internal RAM Expansion with integrated MMU |
| 10 | 7 | 0 | Unknown | [HDC-Language-Recognition](https://github.com/abbas-rahimi/HDC-Language-Recognition)/971 | Hyperdimensional computing for language recognition: Matlab and RTL implementations  |
| 10 | 2 | 0 | Unknown | [RISC_V-multicycle](https://github.com/fox6666/RISC_V-multicycle)/972 | Âü∫‰∫éRISC_VÊåá‰ª§ÈõÜÊû∂ÊûÑÂÆûÁé∞ÁöÑ‰∏Ä‰∏™Â§öÂë®ÊúüCPU |
| 10 | 7 | 1 | Unknown | [apbi2c](https://github.com/freecores/apbi2c)/973 | APB to I2C |
| 10 | 3 | 2 | Unknown | [TDC](https://github.com/RuiMachado39/TDC)/974 | Verilog implementation of a tapped delay line TDC |
| 10 | 1 | 0 | Unknown | [VerilogSHA256Miner](https://github.com/JeremyV2014/VerilogSHA256Miner)/975 | Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board. |
| 10 | 9 | 1 | Unknown | [AX301](https://github.com/alinxalinx/AX301)/976 | AX301 |
| 10 | 2 | 0 | Unknown | [FPGAWhack](https://github.com/jbush001/FPGAWhack)/977 | Video Effects on VGA |
| 10 | 5 | 0 | Unknown | [orbuild](https://github.com/rdiez/orbuild)/978 | OpenRISC build system |
| 10 | 7 | 4 | Unknown | [Amstrad_MiSTer](https://github.com/MiSTer-devel/Amstrad_MiSTer)/979 | Amstrad CPC 6128 for MiSTer |
| 10 | 5 | 0 | Unknown | [Tomasulo](https://github.com/YanB25/Tomasulo)/980 | An out-of-order execution algorithm for pipeline CPU, implemented by verilog |
| 10 | 3 | 0 | Unknown | [SortingNetwork](https://github.com/john9636/SortingNetwork)/981 | Implement a bitonic sorting network on FPGA |
| 10 | 0 | 1 | Unknown | [INT_FP_MAC](https://github.com/erihsu/INT_FP_MAC)/982 | INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed. |
| 10 | 2 | 1 | Unknown | [led_matrix_tinyfpga_a2](https://github.com/attie/led_matrix_tinyfpga_a2)/983 | Driving an LED Matrix with a TinyFPGA |
| 10 | 3 | 1 | Unknown | [mipi-demo](https://github.com/hdl-util/mipi-demo)/984 | MIPI CSI-2 + MIPI CCS Demo |
| 10 | 4 | 8 | Unknown | [AtariST_MiSTer](https://github.com/MiSTer-devel/AtariST_MiSTer)/985 | Atari ST/STe for MiSTer |
| 10 | 9 | 0 | Unknown | [nitro-parts-lib-mipi](https://github.com/BrooksEE/nitro-parts-lib-mipi)/986 | RTL for mipi serialize and deserialize |
| 10 | 2 | 0 | Unknown | [composite-design](https://github.com/wzd1360/composite-design)/987 | ‰ª™ÁßëÁªºÂêàÁîµÂ≠êËÆæËÆ° |
| 10 | 4 | 0 | Unknown | [FPGA-video-decoder](https://github.com/aekanman/FPGA-video-decoder)/988 |  :space_invader: Design and implementation of a video decoder on an Altera Cyclone V FPGA board. |
| 10 | 5 | 0 | Unknown | [minispartan6-audio](https://github.com/ultraembedded/minispartan6-audio)/989 | miniSpartan6+ (Spartan6) FPGA based MP3 Player |
| 10 | 0 | 0 | Unknown | [cpu-riscv](https://github.com/yutxie/cpu-riscv)/990 | ACM Class 2017 Computer Architecture |
| 10 | 16 | 1 | Unknown | [aion_epic_fpgaminer](https://github.com/aionnetwork/aion_epic_fpgaminer)/991 | FPGA referrence implementation for aion equihash 2109 |
| 9 | 1 | 0 | Unknown | [Four-Color-Theorem-Maintenance](https://github.com/kik/Four-Color-Theorem-Maintenance)/992 | Fixed FCT proof for latest coq and ssreflect |
| 9 | 1 | 0 | Unknown | [MIPS-pipeline-CPU](https://github.com/FlyGinger/MIPS-pipeline-CPU)/993 | None |
| 9 | 1 | 0 | Unknown | [Arduissimo](https://github.com/cloudxcc/Arduissimo)/994 | Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T). |
| 9 | 1 | 0 | Unknown | [computer_architecture_class](https://github.com/sathibault/computer_architecture_class)/995 | Resources from my class on computer architecture design |
| 9 | 5 | 0 | Unknown | [8bit_MicroComputer_Verilog](https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog)/996 | This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This was developed for the Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad. |
| 9 | 0 | 0 | Unknown | [lemoncore](https://github.com/nmoroze/lemoncore)/997 | Simple RISC-V processor for FPGAs :lemon: :robot: |
| 9 | 4 | 0 | Unknown | [steel-core](https://github.com/rafaelcalcada/steel-core)/998 | Steel is a microprocessor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications. |
| 9 | 3 | 0 | Unknown | [fpga](https://github.com/sam210723/fpga)/999 | Various FPGA projects using the TinyFPGA BX, Numato Lab Mimas V2 and iCESugar v1.5. |
| 9 | 7 | 7 | Unknown | [spi](https://github.com/drom/spi)/1000 | spi memory controller |