
---------- Begin Simulation Statistics ----------
final_tick                               26872166875000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375624                       # Simulator instruction rate (inst/s)
host_mem_usage                               67291748                       # Number of bytes of host memory used
host_op_rate                                   447813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5324.48                       # Real time elapsed on the host
host_tick_rate                             5046912221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2384372386                       # Number of ops (including micro ops) simulated
sim_seconds                                 26.872167                       # Number of seconds simulated
sim_ticks                                26872166875000                       # Number of ticks simulated
system.cpu.Branches                          60580643                       # Number of branches fetched
system.cpu.committedInsts                  2000000001                       # Number of instructions committed
system.cpu.committedOps                    2384372386                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   601242571                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        629850                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   292775523                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        241361                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                  3104559257                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            56                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                      26872166875                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                26872166875                       # Number of busy cycles
system.cpu.num_cc_register_reads            321375997                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           148050386                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     54029949                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses             1779663950                       # Number of float alu accesses
system.cpu.num_fp_insts                    1779663950                       # number of float instructions
system.cpu.num_fp_register_reads           3351804731                       # number of times the floating registers were read
system.cpu.num_fp_register_writes          1513586444                       # number of times the floating registers were written
system.cpu.num_func_calls                     5256366                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1288507205                       # Number of integer alu accesses
system.cpu.num_int_insts                   1288507205                       # number of integer instructions
system.cpu.num_int_register_reads          3385737608                       # number of times the integer registers were read
system.cpu.num_int_register_writes          517481628                       # number of times the integer registers were written
system.cpu.num_load_insts                   601242553                       # Number of load instructions
system.cpu.num_mem_refs                     894018075                       # number of memory refs
system.cpu.num_store_insts                  292775522                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1736      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 596470052     25.01%     25.01% # Class of executed instruction
system.cpu.op_class::IntMult                       96      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::IntDiv                       112      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatAdd                      43      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     25.01% # Class of executed instruction
system.cpu.op_class::SimdAlu                    92408      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdCvt                      216      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdMisc                     333      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     25.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd           565923200     23.73%     48.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp             4974922      0.21%     48.96% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  14      0.00%     48.96% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv            11097976      0.47%     49.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     49.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult          311897900     13.08%     62.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  2      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.51% # Class of executed instruction
system.cpu.op_class::MemRead                183572663      7.70%     70.21% # Class of executed instruction
system.cpu.op_class::MemWrite                26698188      1.12%     71.33% # Class of executed instruction
system.cpu.op_class::FloatMemRead           417669890     17.52%     88.84% # Class of executed instruction
system.cpu.op_class::FloatMemWrite          266077334     11.16%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 2384477085                       # Class of executed instruction
system.cpu.workload.numSyscalls                   351                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests     87363769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops     72428840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests      159848576                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops         72428841                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     47020125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      94050658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           37903529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     34505649                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12514476                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9127004                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9127004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      37903529                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave    141081191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total    141081191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              141081191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave   5218315648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total   5218315648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5218315648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          47030533                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                47030533    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            47030533                       # Request fanout histogram
system.membus.reqLayer0.occupancy        232073254000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy       251982358631                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst       3104558337                       # number of demand (read+write) hits
system.icache.demand_hits::total           3104558337                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst      3104558337                       # number of overall hits
system.icache.overall_hits::total          3104558337                       # number of overall hits
system.icache.demand_misses::.cpu.inst            920                       # number of demand (read+write) misses
system.icache.demand_misses::total                920                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           920                       # number of overall misses
system.icache.overall_misses::total               920                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    799111000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    799111000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    799111000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    799111000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst   3104559257                       # number of demand (read+write) accesses
system.icache.demand_accesses::total       3104559257                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst   3104559257                       # number of overall (read+write) accesses
system.icache.overall_accesses::total      3104559257                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000000                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000000                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 868598.913043                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 868598.913043                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 868598.913043                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 868598.913043                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          920                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           920                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          920                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          920                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    797271000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    797271000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    797271000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    797271000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 866598.913043                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 866598.913043                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 866598.913043                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 866598.913043                       # average overall mshr miss latency
system.icache.replacements                        512                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst      3104558337                       # number of ReadReq hits
system.icache.ReadReq_hits::total          3104558337                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           920                       # number of ReadReq misses
system.icache.ReadReq_misses::total               920                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    799111000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    799111000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst   3104559257                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total      3104559257                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000000                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 868598.913043                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 868598.913043                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          920                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          920                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    797271000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    797271000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 866598.913043                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 866598.913043                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               381.497062                       # Cycle average of tags in use
system.icache.tags.total_refs               235019780                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   512                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              459023.007812                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                957000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   381.497062                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.745111                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.745111                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses            3104560177                       # Number of tag accesses
system.icache.tags.data_accesses           3104560177                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           53120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data      3009900992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          3009954112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53120                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks   2208361536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total       2208361536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              830                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data         47029703                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             47030533                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks      34505649                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total            34505649                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst               1977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          112008124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              112010100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst          1977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total              1977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        82180255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              82180255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        82180255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst              1977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         112008124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             194190356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples  34505649.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples  47029547.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       7.168284766500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds       1964766                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds       1964766                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState            134081978                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState            32625066                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     47030533                       # Number of read requests accepted
system.mem_ctrl.writeReqs                    34505649                       # Number of write requests accepted
system.mem_ctrl.readBursts                   47030533                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                  34505649                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0            2931884                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1            2931749                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2            2931691                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3            3040356                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4            2931671                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5            2931802                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6            2933691                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7            2935897                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8            2931324                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9            2931362                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10           2931368                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11           2936196                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12           2931409                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13           2932007                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14           2931712                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15           2936258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0            2154616                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1            2154499                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2            2154539                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3            2176068                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4            2154699                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5            2154635                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6            2154418                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7            2158769                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8            2154168                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9            2154154                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10           2154120                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11           2158964                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12           2154150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13           2154300                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14           2154481                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15           2159043                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.14                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                  664998765747                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                235151885000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             1546818334497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14139.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32889.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                  28028504                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                 27756617                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  59.60                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 80.44                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               47030533                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6              34505649                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 41079780                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                  5388997                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                   466765                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                    94835                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                 1480256                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                 1488535                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                 1786994                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                 1968741                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                 1969446                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                 1975497                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                 1974062                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                 1972660                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                 1981206                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                 1976068                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                 2026450                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                 1980246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                 2004284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                 1998028                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                 2002966                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                 1967853                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                 1966845                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                 1965804                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                   17015                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                    2556                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                     122                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples     25750873                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     202.645685                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    151.559666                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    178.079789                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127       8080752     31.38%     31.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255     10162893     39.47%     70.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383      3876445     15.05%     85.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511      1822982      7.08%     92.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639       856131      3.32%     96.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767       354433      1.38%     97.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895       147647      0.57%     98.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        92100      0.36%     98.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       357490      1.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total      25750873                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples      1964766                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       23.936879                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      22.068477                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    2313.040316                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-131071      1964765    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total        1964766                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples      1964766                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.562205                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.537363                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.918719                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16            478913     24.38%     24.38% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              4514      0.23%     24.60% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18           1385069     70.50%     95.10% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19             90741      4.62%     99.72% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20              5165      0.26%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               352      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total        1964766                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM              3009944128                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     9984                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten               2208359872                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys               3009954112                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys            2208361536                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        112.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         82.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     112.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      82.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.52                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.88                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.64                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   26872165716000                       # Total gap between requests
system.mem_ctrl.avgGap                      329573.51                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data   3009891008                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks   2208359872                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1976.766527503934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 112007752.184666350484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 82180193.442252874374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data     47029703                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks     34505649                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     23923000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data 1546794411497                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 624712425759874                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28822.89                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32889.73                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18104642.11                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     68.42                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy           91538598480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy           48653911350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy         167516081040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy         90010443600                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2121265851120.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      8991930516720                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      2746760065920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        14257675468230                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         530.574089                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 7058176788436                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF 897320580000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 18916669506564                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy           92322677580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy           49070651685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy         168280810740                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy         90108908460                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2121265851120.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      9009730072020                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      2731770966720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        14262549938325                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         530.755484                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 7019091120331                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF 897320580000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 18955755174669                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              59                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         7806363                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             7806422                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             59                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        7806363                       # number of overall hits
system.l2cache.overall_hits::total            7806422                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           861                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data      64677524                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          64678385                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          861                       # number of overall misses
system.l2cache.overall_misses::.cpu.data     64677524                       # number of overall misses
system.l2cache.overall_misses::total         64678385                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    793262000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 46492101956000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 46492895218000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    793262000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 46492101956000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 46492895218000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          920                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data     72483887                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        72484807                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          920                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data     72483887                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       72484807                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.935870                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.892302                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.892303                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.935870                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.892302                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.892303                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 921326.364692                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 718829.341024                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 718832.036669                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 921326.364692                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 718829.341024                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 718832.036669                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks       57682059                       # number of writebacks
system.l2cache.writebacks::total             57682059                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          861                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data     64677524                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     64678385                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          861                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data     64677524                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     64678385                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    776042000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 45198519662845                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 45199295704845                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    776042000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 45198519662845                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 45199295704845                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.935870                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.892302                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.892303                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.935870                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.892302                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.892303                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 901326.364692                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 698828.849151                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 698831.544802                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 901326.364692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 698828.849151                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 698831.544802                       # average overall mshr miss latency
system.l2cache.replacements                  96011940                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks     57803096                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total     57803096                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks     57803096                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total     57803096                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks      9682471                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total      9682471                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data      6634298                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total         6634298                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data      8245584                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total       8245584                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     14273000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     14273000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data     14879882                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total     14879882                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.554143                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.554143                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data     1.730987                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total     1.730987                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data      8245584                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total      8245584                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data 461754079316                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total 461754079316                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.554143                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.554143                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 56000.166794                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 56000.166794                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data      1537250                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1537250                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data     10849855                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total       10849855                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 8838990661000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 8838990661000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data     12387105                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total     12387105                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.875899                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.875899                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 814664.404363                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 814664.404363                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data     10849855                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total     10849855                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 8621993550011                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 8621993550011                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.875899                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.875899                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 794664.403350                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 794664.403350                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           59                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      6269113                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      6269172                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          861                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data     53827669                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total     53828530                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    793262000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data 37653111295000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 37653904557000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          920                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data     60096782                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     60097702                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.935870                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.895683                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.895684                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 921326.364692                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 699512.202451                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 699515.750421                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          861                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data     53827669                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total     53828530                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    776042000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data 36576526112834                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 36577302154834                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.935870                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.895683                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.895684                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 901326.364692                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 679511.611637                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 679515.159616                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1023.970248                       # Cycle average of tags in use
system.l2cache.tags.total_refs              141919009                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             96011940                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.478139                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               936000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   245.158121                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.100628                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   778.711499                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.239412                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000098                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.760460                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999971                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          657                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            255861539                       # Number of tag accesses
system.l2cache.tags.data_accesses           255861539                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               13                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data         15485755                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total             15485768                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              13                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data        15485755                       # number of overall hits
system.l3Dram.overall_hits::total            15485768                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            848                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data       49178598                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total           49179446                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           848                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data      49178598                       # number of overall misses
system.l3Dram.overall_misses::total          49179446                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    757506000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 43297222842000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 43297980348000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    757506000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 43297222842000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 43297980348000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          861                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data     64664353                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total         64665214                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          861                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data     64664353                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total        64665214                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.984901                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.760521                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.760524                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.984901                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.760521                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.760524                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 893285.377358                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 880407.831919                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 880408.053966                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 893285.377358                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 880407.831919                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 880408.053966                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks        36449669                       # number of writebacks
system.l3Dram.writebacks::total              36449669                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          848                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data     49178598                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total      49179446                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          848                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data     49178598                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total     49179446                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    727826000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 41575971548364                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 41576699374364                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    727826000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 41575971548364                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 41576699374364                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.984901                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.760521                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.760524                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.984901                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.760521                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.760524                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 858285.377358                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 845407.824525                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 845408.046572                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 858285.377358                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 845407.824525                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 845408.046572                       # average overall mshr miss latency
system.l3Dram.replacements                   80481467                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks     57682059                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total     57682059                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks     57682059                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total     57682059                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks      7120279                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total      7120279                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data      8253893                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total          8253893                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data         4862                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total           4862                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data      8258755                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total      8258755                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.000589                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.000589                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data         4862                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total         4862                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data    607750000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total    607750000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.000589                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       125000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       125000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data       1487480                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total           1487480                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data      9349204                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total         9349204                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 8341017435000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 8341017435000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data     10836684                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total      10836684                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.862737                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.862737                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 892163.379364                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 892163.379364                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data      9349204                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total      9349204                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 8013795285010                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 8013795285010                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.862737                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.862737                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 857163.378295                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 857163.378295                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data     13998275                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total      13998288                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          848                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data     39829394                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total     39830242                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    757506000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data 34956205407000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total 34956962913000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          861                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data     53827669                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total     53828530                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.984901                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.739943                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.739947                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 893285.377358                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 877648.437408                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 877648.770324                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          848                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data     39829394                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total     39830242                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    727826000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data 33562176263354                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total 33562904089354                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.984901                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.739943                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.739947                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 858285.377358                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 842648.428529                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 842648.761445                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              2047.898751                       # Cycle average of tags in use
system.l3Dram.tags.total_refs               137115163                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs              80481467                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.703686                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                901000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   773.474110                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst     0.118695                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  1274.305946                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.377673                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.000058                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.622220                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.999951                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1364                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses             224727530                       # Number of tag accesses
system.l3Dram.tags.data_accesses            224727530                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data        728709372                       # number of demand (read+write) hits
system.dcache.demand_hits::total            728709372                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data       761505989                       # number of overall hits
system.dcache.overall_hits::total           761505989                       # number of overall hits
system.dcache.demand_misses::.cpu.data       34158641                       # number of demand (read+write) misses
system.dcache.demand_misses::total           34158641                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data     132407406                       # number of overall misses
system.dcache.overall_misses::total         132407406                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 13725364284859                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 13725364284859                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 13725364284859                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 13725364284859                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data    762868013                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total        762868013                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data    893913395                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total       893913395                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.044777                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.044777                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.148121                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.148121                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 401812.363813                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 401812.363813                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 103660.095001                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 103660.095001                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs     5597224723                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs              43327812                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   129.183184                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks        57803096                       # number of writebacks
system.dcache.writebacks::total              57803096                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data        39685                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total           39685                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data        39685                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total          39685                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data     34118956                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total      34118956                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data     87363769                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total     87363769                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 13636198096859                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 13636198096859                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 47750594366831                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 47750594366831                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.044725                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.044725                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.097732                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.097732                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 399666.334951                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 399666.334951                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 546572.050558                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 546572.050558                       # average overall mshr miss latency
system.dcache.replacements                   72483375                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data       463305528                       # number of ReadReq hits
system.dcache.ReadReq_hits::total           463305528                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data       6891654                       # number of ReadReq misses
system.dcache.ReadReq_misses::total           6891654                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data 3949670110859                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total 3949670110859                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data    470197182                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total       470197182                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014657                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014657                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 573109.171015                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 573109.171015                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data        39685                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total          39685                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data      6851969                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total      6851969                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data 3915037896859                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total 3915037896859                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014573                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014573                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 571374.140318                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 571374.140318                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data      265403844                       # number of WriteReq hits
system.dcache.WriteReq_hits::total          265403844                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data     27266987                       # number of WriteReq misses
system.dcache.WriteReq_misses::total         27266987                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 9775694174000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 9775694174000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data    292670831                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total      292670831                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.093166                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.093166                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 358517.579298                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 358517.579298                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data     27266987                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total     27266987                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 9721160200000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 9721160200000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.093166                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.093166                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 356517.579298                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 356517.579298                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data      32796617                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total          32796617                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data     98248765                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total        98248765                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data    131045382                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total     131045382                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.749731                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.749731                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data     53244813                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total     53244813                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data 34114396269972                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total 34114396269972                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.406308                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.406308                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 640708.349750                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 640708.349750                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.986134                       # Cycle average of tags in use
system.dcache.tags.total_refs               848866194                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs              72483375                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 11.711185                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1920000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.986134                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.999973                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.999973                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses             966397282                       # Number of tag accesses
system.dcache.tags.data_accesses            966397282                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data      2148895                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total        2148913                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           18                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data      2148895                       # number of overall hits
system.DynamicCache.overall_hits::total       2148913                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst          830                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data     47029703                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total     47030533                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          830                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data     47029703                       # number of overall misses
system.DynamicCache.overall_misses::total     47030533                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    696526000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 39661320064000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 39662016590000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    696526000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 39661320064000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 39662016590000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          848                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data     49178598                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total     49179446                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          848                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data     49178598                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total     49179446                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.978774                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.956304                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.956305                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.978774                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.956304                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.956305                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 839187.951807                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 843324.910302                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 843324.837292                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 839187.951807                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 843324.910302                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 843324.837292                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks     34505649                       # number of writebacks
system.DynamicCache.writebacks::total        34505649                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          830                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data     47029703                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total     47030533                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          830                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data     47029703                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total     47030533                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    621826000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 35428646794000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 35429268620000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    621826000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 35428646794000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 35429268620000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.978774                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.956304                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.956305                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.978774                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.956304                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.956305                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 749187.951807                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 753324.910302                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 753324.837292                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 749187.951807                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 753324.910302                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 753324.837292                       # average overall mshr miss latency
system.DynamicCache.replacements             76565540                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks     36449669                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total     36449669                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks     36449669                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total     36449669                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks      5628272                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total      5628272                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data         4862                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total         4862                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data         4862                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total         4862                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data       222200                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total       222200                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data      9127004                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total      9127004                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 7666575145000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 7666575145000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data      9349204                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total      9349204                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.976233                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.976233                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 839988.143426                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 839988.143426                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data      9127004                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total      9127004                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 6845144785000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 6845144785000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.976233                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.976233                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 749988.143426                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 749988.143426                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           18                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data      1926695                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total      1926713                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          830                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data     37902699                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total     37903529                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    696526000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data 31994744919000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total 31995441445000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          848                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data     39829394                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total     39830242                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.978774                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.951626                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.951627                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 839187.951807                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 844128.406766                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 844128.298581                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          830                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data     37902699                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total     37903529                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    621826000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data 28583502009000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total 28584123835000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.978774                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.951626                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.951627                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 749187.951807                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 754128.406766                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 754128.298581                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        8190.671641                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs          92758242                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs        76565540                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.211488                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          811000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  4333.826079                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     0.271426                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  3856.574136                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.529032                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000033                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.470773                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         2008                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         5808                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses       174968956                       # Number of tag accesses
system.DynamicCache.tags.data_accesses      174968956                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp            60097702                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty     186440473                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict         129264441                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq          14879882                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp         14879882                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq           12387105                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp          12387105                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq       60097702                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side    247210913                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         2352                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total               247213265                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side   8338366912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        58880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total               8338425792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                         243221027                       # Total snoops (count)
system.l2bar.snoopTraffic                  8232792128                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples          330585716                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.219092                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.413631                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                258156874     78.09%     78.09% # Request fanout histogram
system.l2bar.snoop_fanout::1                 72428841     21.91%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total            330585716                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy         275454768000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             2760000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy        232331543000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26872166875000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 26872166875000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
