Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sat Jul  9 21:31:45 2022
| Host         : Saturn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SanbaCPU_timing_summary_routed.rpt -pb SanbaCPU_timing_summary_routed.pb -rpx SanbaCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : SanbaCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  106         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (204)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vu/vga_ctrl/r_half_clk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: vu/vga_ctrl/r_vga_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (204)
--------------------------------------------------
 There are 204 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  209          inf        0.000                      0                  209           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vu/vga_ctrl/o_vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 4.065ns (59.325%)  route 2.787ns (40.675%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y147        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_vga_b_reg[0]/C
    SLICE_X60Y147        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vu/vga_ctrl/o_vga_b_reg[0]/Q
                         net (fo=1, routed)           2.787     3.305    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     6.852 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.852    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_vga_vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.021ns (61.172%)  route 2.552ns (38.828%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y145        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_vga_vsync_reg/C
    SLICE_X28Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vu/vga_ctrl/o_vga_vsync_reg/Q
                         net (fo=1, routed)           2.552     3.008    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     6.574 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     6.574    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_vga_hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.320ns  (logic 4.021ns (63.618%)  route 2.299ns (36.382%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y143        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_vga_hsync_reg/C
    SLICE_X28Y143        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vu/vga_ctrl/o_vga_hsync_reg/Q
                         net (fo=1, routed)           2.299     2.755    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     6.320 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     6.320    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 4.072ns (68.528%)  route 1.870ns (31.472%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_vga_r_reg[0]/C
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vu/vga_ctrl/o_vga_r_reg[0]/Q
                         net (fo=1, routed)           1.870     2.388    VGA_G_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     5.942 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.942    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/r_vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/vga_ctrl/o_vga_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 1.257ns (21.250%)  route 4.658ns (78.750%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE                         0.000     0.000 r  vu/vga_ctrl/r_vcount_reg[2]/C
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vu/vga_ctrl/r_vcount_reg[2]/Q
                         net (fo=16, routed)          1.344     1.822    vu/vga_ctrl/r_vcount_reg_n_0_[2]
    SLICE_X61Y150        LUT3 (Prop_lut3_I1_O)        0.323     2.145 f  vu/vga_ctrl/o_y[8]_i_2/O
                         net (fo=4, routed)           0.653     2.798    vu/vga_ctrl/o_y[8]_i_2_n_0
    SLICE_X59Y148        LUT6 (Prop_lut6_I4_O)        0.332     3.130 f  vu/vga_ctrl/o_vga_r[0]_i_4/O
                         net (fo=2, routed)           0.813     3.943    vu/vga_ctrl/o_vga_r[0]_i_4_n_0
    SLICE_X60Y147        LUT6 (Prop_lut6_I4_O)        0.124     4.067 r  vu/vga_ctrl/o_vga_r[0]_i_1/O
                         net (fo=2, routed)           1.849     5.915    vu/vga_ctrl/o_vga_r[0]_i_1_n_0
    SLICE_X88Y139        FDRE                                         r  vu/vga_ctrl/o_vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 4.056ns (70.798%)  route 1.673ns (29.202%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/C
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.673     2.191    lopt
    C6                   OBUF (Prop_obuf_I_O)         3.538     5.729 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.729    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/r_vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.573ns  (logic 1.257ns (22.556%)  route 4.316ns (77.444%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE                         0.000     0.000 r  vu/vga_ctrl/r_vcount_reg[2]/C
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vu/vga_ctrl/r_vcount_reg[2]/Q
                         net (fo=16, routed)          1.344     1.822    vu/vga_ctrl/r_vcount_reg_n_0_[2]
    SLICE_X61Y150        LUT3 (Prop_lut3_I1_O)        0.323     2.145 f  vu/vga_ctrl/o_y[8]_i_2/O
                         net (fo=4, routed)           0.653     2.798    vu/vga_ctrl/o_y[8]_i_2_n_0
    SLICE_X59Y148        LUT6 (Prop_lut6_I4_O)        0.332     3.130 f  vu/vga_ctrl/o_vga_r[0]_i_4/O
                         net (fo=2, routed)           0.813     3.943    vu/vga_ctrl/o_vga_r[0]_i_4_n_0
    SLICE_X60Y147        LUT6 (Prop_lut6_I4_O)        0.124     4.067 r  vu/vga_ctrl/o_vga_r[0]_i_1/O
                         net (fo=2, routed)           1.506     5.573    vu/vga_ctrl/o_vga_r[0]_i_1_n_0
    SLICE_X88Y147        FDRE                                         r  vu/vga_ctrl/o_vga_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/r_vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/vga_ctrl/o_y_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.257ns (22.622%)  route 4.299ns (77.378%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE                         0.000     0.000 r  vu/vga_ctrl/r_vcount_reg[2]/C
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vu/vga_ctrl/r_vcount_reg[2]/Q
                         net (fo=16, routed)          1.344     1.822    vu/vga_ctrl/r_vcount_reg_n_0_[2]
    SLICE_X61Y150        LUT3 (Prop_lut3_I1_O)        0.323     2.145 f  vu/vga_ctrl/o_y[8]_i_2/O
                         net (fo=4, routed)           1.165     3.310    vu/vga_ctrl/o_y[8]_i_2_n_0
    SLICE_X58Y148        LUT6 (Prop_lut6_I2_O)        0.332     3.642 r  vu/vga_ctrl/o_draw_en_i_3/O
                         net (fo=2, routed)           0.817     4.458    vu/vga_ctrl/o_draw_en_i_3_n_0
    SLICE_X59Y147        LUT6 (Prop_lut6_I1_O)        0.124     4.582 r  vu/vga_ctrl/o_x[9]_i_1/O
                         net (fo=19, routed)          0.974     5.556    vu/vga_ctrl/o_x[9]_i_1_n_0
    SLICE_X61Y150        FDRE                                         r  vu/vga_ctrl/o_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/r_vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/vga_ctrl/o_y_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.257ns (22.622%)  route 4.299ns (77.378%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE                         0.000     0.000 r  vu/vga_ctrl/r_vcount_reg[2]/C
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vu/vga_ctrl/r_vcount_reg[2]/Q
                         net (fo=16, routed)          1.344     1.822    vu/vga_ctrl/r_vcount_reg_n_0_[2]
    SLICE_X61Y150        LUT3 (Prop_lut3_I1_O)        0.323     2.145 f  vu/vga_ctrl/o_y[8]_i_2/O
                         net (fo=4, routed)           1.165     3.310    vu/vga_ctrl/o_y[8]_i_2_n_0
    SLICE_X58Y148        LUT6 (Prop_lut6_I2_O)        0.332     3.642 r  vu/vga_ctrl/o_draw_en_i_3/O
                         net (fo=2, routed)           0.817     4.458    vu/vga_ctrl/o_draw_en_i_3_n_0
    SLICE_X59Y147        LUT6 (Prop_lut6_I1_O)        0.124     4.582 r  vu/vga_ctrl/o_x[9]_i_1/O
                         net (fo=19, routed)          0.974     5.556    vu/vga_ctrl/o_x[9]_i_1_n_0
    SLICE_X61Y150        FDRE                                         r  vu/vga_ctrl/o_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/r_vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/vga_ctrl/o_x_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.413ns  (logic 1.257ns (23.221%)  route 4.156ns (76.779%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE                         0.000     0.000 r  vu/vga_ctrl/r_vcount_reg[2]/C
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vu/vga_ctrl/r_vcount_reg[2]/Q
                         net (fo=16, routed)          1.344     1.822    vu/vga_ctrl/r_vcount_reg_n_0_[2]
    SLICE_X61Y150        LUT3 (Prop_lut3_I1_O)        0.323     2.145 f  vu/vga_ctrl/o_y[8]_i_2/O
                         net (fo=4, routed)           1.165     3.310    vu/vga_ctrl/o_y[8]_i_2_n_0
    SLICE_X58Y148        LUT6 (Prop_lut6_I2_O)        0.332     3.642 r  vu/vga_ctrl/o_draw_en_i_3/O
                         net (fo=2, routed)           0.817     4.458    vu/vga_ctrl/o_draw_en_i_3_n_0
    SLICE_X59Y147        LUT6 (Prop_lut6_I1_O)        0.124     4.582 r  vu/vga_ctrl/o_x[9]_i_1/O
                         net (fo=19, routed)          0.831     5.413    vu/vga_ctrl/o_x[9]_i_1_n_0
    SLICE_X60Y148        FDRE                                         r  vu/vga_ctrl/o_x_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_i_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/video_mem_reg_0_63_0_2/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE                         0.000     0.000 r  r_i_data_reg[0]/C
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_i_data_reg[0]/Q
                         net (fo=5, routed)           0.091     0.232    vu/video_mem_reg_0_63_0_2/DIA
    SLICE_X66Y145        RAMD64E                                      r  vu/video_mem_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/old_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.017%)  route 0.113ns (46.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_x_reg[8]/C
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vu/vga_ctrl/o_x_reg[8]/Q
                         net (fo=2, routed)           0.113     0.241    vu/o_x[8]
    SLICE_X61Y145        FDRE                                         r  vu/old_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/old_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.798%)  route 0.114ns (47.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_x_reg[5]/C
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vu/vga_ctrl/o_x_reg[5]/Q
                         net (fo=2, routed)           0.114     0.242    vu/o_x[5]
    SLICE_X61Y146        FDRE                                         r  vu/old_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/old_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.075%)  route 0.106ns (42.925%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_x_reg[0]/C
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vu/vga_ctrl/o_x_reg[0]/Q
                         net (fo=2, routed)           0.106     0.247    vu/o_x[0]
    SLICE_X61Y146        FDRE                                         r  vu/old_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_x_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/old_x_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.675%)  route 0.120ns (48.325%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_x_reg[7]/C
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vu/vga_ctrl/o_x_reg[7]/Q
                         net (fo=2, routed)           0.120     0.248    vu/o_x[7]
    SLICE_X61Y145        FDRE                                         r  vu/old_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/old_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_x_reg[2]/C
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vu/vga_ctrl/o_x_reg[2]/Q
                         net (fo=2, routed)           0.113     0.254    vu/o_x[2]
    SLICE_X61Y146        FDRE                                         r  vu/old_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/r_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/r_col_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE                         0.000     0.000 r  vu/r_col_reg[2]/C
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vu/r_col_reg[2]/Q
                         net (fo=7, routed)           0.085     0.226    vu/r_col_reg[2]
    SLICE_X65Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  vu/r_col[5]_i_1/O
                         net (fo=1, routed)           0.000     0.271    vu/p_0_in[5]
    SLICE_X65Y146        FDRE                                         r  vu/r_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vu/vga_ctrl/o_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/old_y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.153%)  route 0.130ns (46.847%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE                         0.000     0.000 r  vu/vga_ctrl/o_y_reg[0]/C
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vu/vga_ctrl/o_y_reg[0]/Q
                         net (fo=2, routed)           0.130     0.278    vu/o_y[0]
    SLICE_X61Y148        FDRE                                         r  vu/old_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_i_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/video_mem_reg_0_63_0_2/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE                         0.000     0.000 r  r_i_data_reg[1]/C
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_i_data_reg[1]/Q
                         net (fo=5, routed)           0.139     0.280    vu/video_mem_reg_0_63_0_2/DIB
    SLICE_X66Y145        RAMD64E                                      r  vu/video_mem_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_i_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vu/video_mem_reg_0_63_0_2/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.438%)  route 0.144ns (50.562%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE                         0.000     0.000 r  r_i_data_reg[0]/C
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_i_data_reg[0]/Q
                         net (fo=5, routed)           0.144     0.285    vu/video_mem_reg_0_63_0_2/DIC
    SLICE_X66Y145        RAMD64E                                      r  vu/video_mem_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------





