[INF:CM0023] Creating log file ../../../build/tests/YosysIce40/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../../build/tests/YosysIce40/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "design01.v".

[WRN:PP0113] design01.v:417:10: Unused macro argument "debug_command".

[WRN:PP0113] design01.v:429:10: Unused macro argument "assert_expr".

[INF:PP0122] Preprocessing source file "design02.v".

[NTE:PP0105] design02.v:969: Multiply defined macro "WIDTH",
             design02.v:10: previous definition.

[NTE:PP0105] design02.v:1095: Multiply defined macro "WIDTH",
             design02.v:969: previous definition.

[NTE:PP0105] design02.v:10: Multiply defined macro "WIDTH",
             design02.v:1095: previous definition.

[INF:PP0122] Preprocessing source file "design03.v".

Running: cd ../../../build/tests/YosysIce40/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "design01.v".

[INF:PA0201] Parsing source file "design02.v".

[INF:PA0201] Parsing source file "design03.v".

[WRN:PA0205] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:26: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:174: No timescale set for "picosoc".

[WRN:PA0205] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:350: No timescale set for "picosoc_regs".

[WRN:PA0205] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:368: No timescale set for "picosoc_mem".

[WRN:PA0205] design03.v:7: No timescale set for "up_spram".

[WRN:PA0205] design03.v:81: No timescale set for "scan_double".

[WRN:PA0205] design03.v:128: No timescale set for "pll".

[WRN:PA0205] design03.v:154: No timescale set for "main_mem".

[WRN:PA0205] design03.v:266: No timescale set for "LoopyGen".

[WRN:PA0205] design03.v:361: No timescale set for "ClockGen".

[WRN:PA0205] design03.v:415: No timescale set for "Sprite".

[WRN:PA0205] design03.v:449: No timescale set for "SpriteSet".

[WRN:PA0205] design03.v:478: No timescale set for "SpriteRAM".

[WRN:PA0205] design03.v:598: No timescale set for "SpriteAddressGen".

[WRN:PA0205] design03.v:649: No timescale set for "BgPainter".

[WRN:PA0205] design03.v:704: No timescale set for "PixelMuxer".

[WRN:PA0205] design03.v:712: No timescale set for "PaletteRam".

[WRN:PA0205] design03.v:727: No timescale set for "PPU".

[WRN:PA0205] design03.v:1016: No timescale set for "DmaController".

[WRN:PA0205] design03.v:1066: No timescale set for "MemoryMultiplex".

[WRN:PA0205] design03.v:1096: No timescale set for "NES".

[WRN:PA0205] design03.v:1285: No timescale set for "MyAddSub".

[WRN:PA0205] design03.v:1311: No timescale set for "NewAlu".

[WRN:PA0205] design03.v:1386: No timescale set for "AddressGenerator".

[WRN:PA0205] design03.v:1428: No timescale set for "ProgramCounter".

[WRN:PA0205] design03.v:1452: No timescale set for "CPU".

[WRN:PA0205] design03.v:1640: No timescale set for "LenCtr_Lookup".

[WRN:PA0205] design03.v:1682: No timescale set for "SquareChan".

[WRN:PA0205] design03.v:1834: No timescale set for "TriangleChan".

[WRN:PA0205] design03.v:1923: No timescale set for "NoiseChan".

[WRN:PA0205] design03.v:2041: No timescale set for "DmcChan".

[WRN:PA0205] design03.v:2188: No timescale set for "ApuLookupTable".

[WRN:PA0205] design03.v:2260: No timescale set for "APU".

[WRN:PA0205] design03.v:2445: No timescale set for "MUXCY".

[WRN:PA0205] design03.v:2448: No timescale set for "MUXCY_L".

[WRN:PA0205] design03.v:2451: No timescale set for "MUXCY_D".

[WRN:PA0205] design03.v:2455: No timescale set for "XORCY".

[WRN:PA0205] design03.v:2458: No timescale set for "XOR2".

[WRN:PA0205] design03.v:2462: No timescale set for "generic_ram".

[WRN:PA0205] design03.v:2499: No timescale set for "icosoc_flashmem".

[WRN:PA0205] design03.v:2583: No timescale set for "MicroCodeTableInner".

[WRN:PA0205] design03.v:4642: No timescale set for "MicroCodeTable".

[WRN:PA0205] design03.v:4957: No timescale set for "sigma_delta_dac".

[INF:CP0300] Compilation...

[INF:CP0303] design03.v:2260: Compile module "work@APU".

[INF:CP0303] design03.v:1386: Compile module "work@AddressGenerator".

[INF:CP0303] design03.v:2188: Compile module "work@ApuLookupTable".

[INF:CP0303] design03.v:649: Compile module "work@BgPainter".

[INF:CP0303] design03.v:7448: Compile module "work@Blend".

[INF:CP0303] design03.v:1452: Compile module "work@CPU".

[INF:CP0303] design03.v:361: Compile module "work@ClockGen".

[INF:CP0303] design03.v:7418: Compile module "work@DiffCheck".

[INF:CP0303] design03.v:1016: Compile module "work@DmaController".

[INF:CP0303] design03.v:2041: Compile module "work@DmcChan".

[INF:CP0303] design03.v:7514: Compile module "work@Hq2x".

[INF:CP0303] design03.v:7436: Compile module "work@InnerBlend".

[INF:CP0303] design03.v:1640: Compile module "work@LenCtr_Lookup".

[INF:CP0303] design03.v:266: Compile module "work@LoopyGen".

[INF:CP0303] design03.v:5182: Compile module "work@MMC0".

[INF:CP0303] design03.v:5202: Compile module "work@MMC1".

[INF:CP0303] design03.v:5326: Compile module "work@MMC2".

[INF:CP0303] design03.v:5445: Compile module "work@MMC3".

[INF:CP0303] design03.v:5590: Compile module "work@MMC4".

[INF:CP0303] design03.v:5716: Compile module "work@MMC5".

[INF:CP0303] design03.v:2445: Compile module "work@MUXCY".

[INF:CP0303] design03.v:2451: Compile module "work@MUXCY_D".

[INF:CP0303] design03.v:2448: Compile module "work@MUXCY_L".

[INF:CP0303] design03.v:6176: Compile module "work@Mapper13".

[INF:CP0303] design03.v:6202: Compile module "work@Mapper15".

[INF:CP0303] design03.v:6264: Compile module "work@Mapper16".

[INF:CP0303] design03.v:6946: Compile module "work@Mapper165".

[INF:CP0303] design03.v:7076: Compile module "work@Mapper228".

[INF:CP0303] design03.v:7110: Compile module "work@Mapper234".

[INF:CP0303] design03.v:6373: Compile module "work@Mapper28".

[INF:CP0303] design03.v:6574: Compile module "work@Mapper34".

[INF:CP0303] design03.v:6620: Compile module "work@Mapper41".

[INF:CP0303] design03.v:6469: Compile module "work@Mapper42".

[INF:CP0303] design03.v:6541: Compile module "work@Mapper66".

[INF:CP0303] design03.v:6657: Compile module "work@Mapper68".

[INF:CP0303] design03.v:6720: Compile module "work@Mapper69".

[INF:CP0303] design03.v:6811: Compile module "work@Mapper71".

[INF:CP0303] design03.v:6857: Compile module "work@Mapper79".

[INF:CP0303] design03.v:1066: Compile module "work@MemoryMultiplex".

[INF:CP0303] design03.v:4642: Compile module "work@MicroCodeTable".

[INF:CP0303] design03.v:2583: Compile module "work@MicroCodeTableInner".

[INF:CP0303] design03.v:7150: Compile module "work@MultiMapper".

[INF:CP0303] design03.v:1285: Compile module "work@MyAddSub".

[INF:CP0303] design03.v:1096: Compile module "work@NES".

[INF:CP0303] design03.v:6889: Compile module "work@NesEvent".

[INF:CP0303] design03.v:1311: Compile module "work@NewAlu".

[INF:CP0303] design03.v:1923: Compile module "work@NoiseChan".

[INF:CP0303] design03.v:727: Compile module "work@PPU".

[INF:CP0303] design03.v:712: Compile module "work@PaletteRam".

[INF:CP0303] design03.v:704: Compile module "work@PixelMuxer".

[INF:CP0303] design03.v:1428: Compile module "work@ProgramCounter".

[INF:CP0303] design03.v:6032: Compile module "work@Rambo1".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:12: Compile module "work@SB_RAM2048x2".

[INF:CP0303] design03.v:415: Compile module "work@Sprite".

[INF:CP0303] design03.v:598: Compile module "work@SpriteAddressGen".

[INF:CP0303] design03.v:478: Compile module "work@SpriteRAM".

[INF:CP0303] design03.v:449: Compile module "work@SpriteSet".

[INF:CP0303] design03.v:1682: Compile module "work@SquareChan".

[INF:CP0303] design03.v:1834: Compile module "work@TriangleChan".

[INF:CP0303] design03.v:2458: Compile module "work@XOR2".

[INF:CP0303] design03.v:2455: Compile module "work@XORCY".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:790: Compile module "work@baudgen".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:810: Compile module "work@baudgen2".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:941: Compile module "work@buart".

[INF:CP0303] design03.v:7790: Compile module "work@cart_mem".

[INF:CP0303] design03.v:2462: Compile module "work@generic_ram".

[INF:CP0303] design03.v:2499: Compile module "work@icosoc_flashmem".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:111: Compile module "work@inpin".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:71: Compile module "work@ioport".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:971: Compile module "work@j1".

[INF:CP0303] design03.v:154: Compile module "work@main_mem".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:96: Compile module "work@outpin".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:444: Compile module "work@picorv32".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2832: Compile module "work@picorv32_axi".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3046: Compile module "work@picorv32_axi_adapter".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2735: Compile module "work@picorv32_pcpi_div".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2633: Compile module "work@picorv32_pcpi_fast_mul".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2512: Compile module "work@picorv32_pcpi_mul".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2489: Compile module "work@picorv32_regs".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3130: Compile module "work@picorv32_wb".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:174: Compile module "work@picosoc".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:368: Compile module "work@picosoc_mem".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:350: Compile module "work@picosoc_regs".

[INF:CP0303] design03.v:128: Compile module "work@pll".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:880: Compile module "work@rxuart".

[INF:CP0303] design03.v:81: Compile module "work@scan_double".

[INF:CP0303] design03.v:4957: Compile module "work@sigma_delta_dac".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3385: Compile module "work@simpleuart".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3523: Compile module "work@spimemio".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3881: Compile module "work@spimemio_xfer".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:1097: Compile module "work@stack2".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:26: Compile module "work@top".

[INF:CP0303] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:839: Compile module "work@uart".

[INF:CP0303] design03.v:7: Compile module "work@up_spram".

[INF:CP0303] design03.v:7687: Compile module "work@video".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] design03.v:2263: Implicit port type (wire) for "DOUT",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:1390: Implicit port type (wire) for "AX",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:2188: Implicit port type (wire) for "out".

[NTE:CP0309] design03.v:654: Implicit port type (wire) for "name_table",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:7449: Implicit port type (wire) for "Result".

[NTE:CP0309] design03.v:366: Implicit port type (wire) for "end_of_line",
there are 3 more instances of this message.

[NTE:CP0309] design03.v:7418: Implicit port type (wire) for "result".

[NTE:CP0309] design03.v:1024: Implicit port type (wire) for "aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:2046: Implicit port type (wire) for "Sample",
there are 4 more instances of this message.

[NTE:CP0309] design03.v:7520: Implicit port type (wire) for "frame_available".

[NTE:CP0309] design03.v:7436: Implicit port type (wire) for "O".

[NTE:CP0309] design03.v:1640: Implicit port type (wire) for "Yout".

[NTE:CP0309] design03.v:275: Implicit port type (wire) for "loopy",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:5184: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:5204: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:5328: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:5447: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:5592: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:5719: Implicit port type (wire) for "prg_aout",
there are 6 more instances of this message.

[NTE:CP0309] design03.v:2445: Implicit port type (wire) for "O".

[NTE:CP0309] design03.v:2451: Implicit port type (wire) for "LO",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:2448: Implicit port type (wire) for "LO".

[NTE:CP0309] design03.v:6178: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6204: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6266: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6948: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:7078: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:7112: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6375: Implicit port type (wire) for "prg_aout",
there are 4 more instances of this message.

[NTE:CP0309] design03.v:6576: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6622: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6471: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6543: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6659: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6722: Implicit port type (wire) for "prg_aout",
there are 4 more instances of this message.

[NTE:CP0309] design03.v:6813: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:6859: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] design03.v:1070: Implicit port type (wire) for "memory_addr",
there are 4 more instances of this message.

[NTE:CP0309] design03.v:4642: Implicit port type (wire) for "Mout".

[NTE:CP0309] design03.v:1287: Implicit port type (wire) for "S",
there are 2 more instances of this message.

[NTE:CP0309] design03.v:1098: Implicit port type (wire) for "sample",
there are 11 more instances of this message.

[NTE:CP0309] design03.v:6891: Implicit port type (wire) for "chr_aout",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:1931: Implicit port type (wire) for "Sample",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:728: Implicit port type (wire) for "color",
there are 9 more instances of this message.

[NTE:CP0309] design03.v:712: Implicit port type (wire) for "dout".

[NTE:CP0309] design03.v:704: Implicit port type (wire) for "out",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:1433: Implicit port type (wire) for "JumpNoOverflow".

[NTE:CP0309] design03.v:6034: Implicit port type (wire) for "prg_aout",
there are 5 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:13: Implicit port type (wire) for "RDATA".

[NTE:CP0309] design03.v:419: Implicit port type (wire) for "load_out",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:604: Implicit port type (wire) for "vram_addr",
there are 2 more instances of this message.

[NTE:CP0309] design03.v:453: Implicit port type (wire) for "bits",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:1691: Implicit port type (wire) for "IsNonZero".

[NTE:CP0309] design03.v:1842: Implicit port type (wire) for "Sample",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:2458: Implicit port type (wire) for "O".

[NTE:CP0309] design03.v:2455: Implicit port type (wire) for "O".

[NTE:CP0309] design03.v:7810: Implicit port type (wire) for "read_data",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:114: Implicit port type (wire) for "rd".

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:73: Implicit port type (wire) for "pins",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:160: Implicit port type (wire) for "load_done",
there are 4 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:98: Implicit port type (wire) for "pin",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:485: Implicit port type (wire) for "mem_la_read",
there are 4 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2860: Implicit port type (wire) for "trap",
there are 18 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3051: Implicit port type (wire) for "mem_axi_awvalid",
there are 12 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2644: Implicit port type (wire) for "pcpi_wr",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2495: Implicit port type (wire) for "rdata1",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3157: Implicit port type (wire) for "trap",
there are 8 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:178: Implicit port type (wire) for "iomem_valid",
there are 14 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:356: Implicit port type (wire) for "rdata1",
there are 1 more instances of this message.

[NTE:CP0309] design03.v:130: Implicit port type (wire) for "clock_out",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3389: Implicit port type (wire) for "ser_tx",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3527: Implicit port type (wire) for "ready",
there are 11 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3885: Implicit port type (wire) for "din_ready",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:29: Implicit port type (wire) for "ser_tx",
there are 15 more instances of this message.

[NTE:CP0309] design03.v:12: Implicit port type (wire) for "rdata".

[NTE:CP0309] design03.v:7700: Implicit port type (wire) for "VGA_HS",
there are 5 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:655: Compile generate block "work@top.soc.cpu.genblk1".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:655: Compile generate block "work@top.soc.cpu.genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:675: Compile generate block "work@top.soc.cpu.genblk2".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:1603: Compile generate block "work@top.soc.cpu.genblk3".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:655: Compile generate block "work@picorv32_axi.picorv32_core.genblk1".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:668: Compile generate block "work@picorv32_axi.picorv32_core.genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:688: Compile generate block "work@picorv32_axi.picorv32_core.genblk2".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:1603: Compile generate block "work@picorv32_axi.picorv32_core.genblk3".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:655: Compile generate block "work@picorv32_wb.picorv32_core.genblk1".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:668: Compile generate block "work@picorv32_wb.picorv32_core.genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:688: Compile generate block "work@picorv32_wb.picorv32_core.genblk2".

[INF:CP0335] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:1603: Compile generate block "work@picorv32_wb.picorv32_core.genblk3".

[NTE:EL0503] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:26: Top level module "work@top".

[NTE:EL0503] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2489: Top level module "work@picorv32_regs".

[NTE:EL0503] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:2832: Top level module "work@picorv32_axi".

[NTE:EL0503] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:3130: Top level module "work@picorv32_wb".

[NTE:EL0503] design03.v:4957: Top level module "work@sigma_delta_dac".

[NTE:EL0503] design03.v:5326: Top level module "work@MMC2".

[NTE:EL0503] design03.v:5445: Top level module "work@MMC3".

[NTE:EL0503] design03.v:5590: Top level module "work@MMC4".

[NTE:EL0503] design03.v:5716: Top level module "work@MMC5".

[NTE:EL0503] design03.v:6032: Top level module "work@Rambo1".

[NTE:EL0503] design03.v:6176: Top level module "work@Mapper13".

[NTE:EL0503] design03.v:6202: Top level module "work@Mapper15".

[NTE:EL0503] design03.v:6264: Top level module "work@Mapper16".

[NTE:EL0503] design03.v:6469: Top level module "work@Mapper42".

[NTE:EL0503] design03.v:6541: Top level module "work@Mapper66".

[NTE:EL0503] design03.v:6574: Top level module "work@Mapper34".

[NTE:EL0503] design03.v:6620: Top level module "work@Mapper41".

[NTE:EL0503] design03.v:6657: Top level module "work@Mapper68".

[NTE:EL0503] design03.v:6720: Top level module "work@Mapper69".

[NTE:EL0503] design03.v:6811: Top level module "work@Mapper71".

[NTE:EL0503] design03.v:6857: Top level module "work@Mapper79".

[NTE:EL0503] design03.v:6946: Top level module "work@Mapper165".

[NTE:EL0503] design03.v:7076: Top level module "work@Mapper228".

[NTE:EL0503] design03.v:7110: Top level module "work@Mapper234".

[NTE:EL0503] design03.v:7514: Top level module "work@Hq2x".

[WRN:EL0505] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design02.v:122: Multiply defined module "work@top",
             ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:26: previous definition,
             design03.v:4992: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] ${SURELOG_DIR}/build/tests/YosysIce40/slpp_unit/work/_6142509188972423790/design01.v:63: Cannot find a module definition for "work@top::SB_IO".

[NTE:EL0508] Nb Top level modules: 25.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 50.

[NTE:EL0511] Nb leaf instances: 14.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/tests/YosysIce40/slpp_unit//surelog.uhdm...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 49
[   NOTE] : 109

