Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/CS223_Hardware_Lab/Testing/D_Flip_Flop/D_FF_test_isim_beh.exe -prj C:/CS223_Hardware_Lab/Testing/D_Flip_Flop/D_FF_test_beh.prj work.D_FF_test work.glbl 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/CS223_Hardware_Lab/Testing/D_Flip_Flop/D_FF.v" into library work
WARNING:HDLCompiler:751 - "C:/CS223_Hardware_Lab/Testing/D_Flip_Flop/D_FF.v" Line 23: Redeclaration of ansi port ans is not allowed
Analyzing Verilog file "C:/CS223_Hardware_Lab/Testing/D_Flip_Flop/D_FF_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86220 KB
Fuse CPU Usage: 156 ms
Compiling module D_FF
Compiling module D_FF_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/CS223_Hardware_Lab/Testing/D_Flip_Flop/D_FF_test_isim_beh.exe
Fuse Memory Usage: 90656 KB
Fuse CPU Usage: 171 ms
