{"vcs1":{"timestamp_begin":1730082666.844996617, "rt":1.94, "ut":0.69, "st":0.32}}
{"vcselab":{"timestamp_begin":1730082668.868426333, "rt":1.40, "ut":0.31, "st":0.21}}
{"link":{"timestamp_begin":1730082670.346910382, "rt":0.35, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730082666.143014999}
{"VCS_COMP_START_TIME": 1730082666.143014999}
{"VCS_COMP_END_TIME": 1730082672.092072749}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332884}}
{"stitch_vcselab": {"peak_mem": 231580}}
