# Reading pref.tcl
# Loading project hdl_core_riscv_lite_v2
vsim -gui work.sim
# vsim -gui work.sim 
# Start time: 14:34:34 on May 20,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Feb 11 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.sim
# Loading work.arduFPGA
# Loading work.rom_dp
# Loading work.ram
# Loading work.io_bus_dmux
# Loading work.risc_v
# Loading work.int_encoder
# Loading work.regs
# Loading work.risc_v_alu_lite
add wave -position insertpoint sim:/sim/ardyFPGA_inst/*
mem load -i C:/GitHubDevBoard/hdl-core-riscv-lite-v2/prj/lattice/core1ROM_LightTest.mem -format hex /sim/ardyFPGA_inst/rom_dp_inst/genblk1/mem
run
# ** Warning: (vsim-7) Failed to open readmem file "core1ROM_LightTest.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/memory.v(610)
#    Time: 0 ps  Iteration: 0  Region: /sim/ardyFPGA_inst/rom_dp_inst/genblk1
# ** Note: $finish    : D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v(35)
#    Time: 110426600 ps  Iteration: 0  Instance: /sim
# 1
# Break in Module sim at D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v line 35
# Error opening D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v
# Path name 'D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v' doesn't exist.
# 0 compiles, 10 failed with no errors.
# End time: 14:37:33 on May 20,2021, Elapsed time: 0:02:59
# Errors: 0, Warnings: 3
