// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "01/24/2017 14:53:42"

// 
// Device: Altera 5CGXFC5C6F27C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module REACTION_GAME (
	\CLOCK_125_p(n) ,
	ADC_CONVST,
	ADC_SCK,
	ADC_SDI,
	ADC_SDO,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK_125_p,
	CLOCK_50_B5B,
	CLOCK_50_B6A,
	CLOCK_50_B7A,
	CLOCK_50_B8A,
	CPU_RESET_n,
	HEX2,
	HEX3,
	HDMI_TX_CLK,
	HDMI_TX_D,
	HDMI_TX_DE,
	HDMI_TX_HS,
	HDMI_TX_INT,
	HDMI_TX_VS,
	HEX0,
	HEX1,
	HSMC_CLKIN0,
	HSMC_CLKIN_n,
	HSMC_CLKIN_p,
	HSMC_CLKOUT0,
	HSMC_CLKOUT_n,
	HSMC_CLKOUT_p,
	HSMC_D,
	HSMC_RX_n,
	HSMC_RX_p,
	HSMC_TX_n,
	HSMC_TX_p,
	I2C_SCL,
	I2C_SDA,
	KEY,
	LEDG,
	LEDR,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SRAM_A,
	SRAM_CE_n,
	SRAM_D,
	SRAM_LB_n,
	SRAM_OE_n,
	SRAM_UB_n,
	SRAM_WE_n,
	SW,
	UART_RX,
	UART_TX);
input 	\CLOCK_125_p(n) ;
output 	ADC_CONVST;
output 	ADC_SCK;
output 	ADC_SDI;
input 	ADC_SDO;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK_125_p;
input 	CLOCK_50_B5B;
input 	CLOCK_50_B6A;
input 	CLOCK_50_B7A;
input 	CLOCK_50_B8A;
input 	CPU_RESET_n;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	HDMI_TX_CLK;
output 	[23:0] HDMI_TX_D;
output 	HDMI_TX_DE;
output 	HDMI_TX_HS;
input 	HDMI_TX_INT;
output 	HDMI_TX_VS;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
input 	HSMC_CLKIN0;
input 	[2:1] HSMC_CLKIN_n;
input 	[2:1] HSMC_CLKIN_p;
output 	HSMC_CLKOUT0;
output 	[2:1] HSMC_CLKOUT_n;
output 	[2:1] HSMC_CLKOUT_p;
inout 	[3:0] HSMC_D;
inout 	[16:0] HSMC_RX_n;
inout 	[16:0] HSMC_RX_p;
inout 	[16:0] HSMC_TX_n;
inout 	[16:0] HSMC_TX_p;
output 	I2C_SCL;
inout 	I2C_SDA;
input 	[3:0] KEY;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	SD_CLK;
inout 	SD_CMD;
inout 	[3:0] SD_DAT;
output 	[17:0] SRAM_A;
output 	SRAM_CE_n;
inout 	[15:0] SRAM_D;
output 	SRAM_LB_n;
output 	SRAM_OE_n;
output 	SRAM_UB_n;
output 	SRAM_WE_n;
input 	[9:0] SW;
input 	UART_RX;
output 	UART_TX;

// Design Ports Information
// ADC_CONVST	=>  Location: PIN_AB22,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SCK	=>  Location: PIN_AA21,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SDI	=>  Location: PIN_Y10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_W10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_125_p	=>  Location: PIN_U12,	 I/O Standard: LVDS,	 Current Strength: Default
// CLOCK_50_B6A	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50_B7A	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50_B8A	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CPU_RESET_n	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_CLK	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[0]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[2]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[4]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[7]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[8]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[9]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[10]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[11]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[12]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[13]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[14]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[15]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[16]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[17]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[18]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[19]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[20]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[21]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[22]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_D[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_DE	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_HS	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HDMI_TX_INT	=>  Location: PIN_T12,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HDMI_TX_VS	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_V19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_V17,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y20,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_Y18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA18,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AD26,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AB19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AE26,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AE25,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AC19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AF24,	 I/O Standard: 1.2 V,	 Current Strength: Default
// HSMC_CLKIN0	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_n[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_n[2]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_p[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_p[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT0	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_n[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_n[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_p[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_p[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCL	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_P12,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_Y15,	 I/O Standard: 1.2 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[1]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[2]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[3]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[4]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[5]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[7]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[8]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[9]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[10]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[11]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[12]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[13]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[14]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[15]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[16]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_A[17]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_CE_n	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_LB_n	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_OE_n	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_UB_n	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_WE_n	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[1]	=>  Location: PIN_AE10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD13,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC8,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_V10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC10,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_Y11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE19,	 I/O Standard: 1.2 V,	 Current Strength: Default
// UART_RX	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TX	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[0]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[1]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[3]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[10]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[11]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[13]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[14]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[15]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_n[16]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[1]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[3]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[8]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[9]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[10]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[12]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[13]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[14]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[15]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_p[16]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[10]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[11]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[12]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[13]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[15]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_n[16]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[11]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[12]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[13]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_p[16]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDA	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CMD	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[1]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[2]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DAT[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[0]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[1]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[2]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[3]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[5]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[6]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[7]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[8]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[9]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[10]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[11]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[12]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[13]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[14]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SRAM_D[15]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_P11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AC9,	 I/O Standard: 1.2 V,	 Current Strength: Default
// CLOCK_50_B5B	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_125_p(n)	=>  Location: PIN_V12,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_SDO~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK_125_p~input_o ;
wire \CLOCK_50_B6A~input_o ;
wire \CLOCK_50_B7A~input_o ;
wire \CLOCK_50_B8A~input_o ;
wire \CPU_RESET_n~input_o ;
wire \HDMI_TX_INT~input_o ;
wire \HSMC_CLKIN0~input_o ;
wire \HSMC_CLKIN_n[1]~input_o ;
wire \HSMC_CLKIN_n[2]~input_o ;
wire \HSMC_CLKIN_p[1]~input_o ;
wire \HSMC_CLKIN_p[2]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \UART_RX~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \HSMC_D[0]~input_o ;
wire \HSMC_D[1]~input_o ;
wire \HSMC_D[2]~input_o ;
wire \HSMC_D[3]~input_o ;
wire \HSMC_RX_n[0]~input_o ;
wire \HSMC_RX_n[1]~input_o ;
wire \HSMC_RX_n[2]~input_o ;
wire \HSMC_RX_n[3]~input_o ;
wire \HSMC_RX_n[4]~input_o ;
wire \HSMC_RX_n[5]~input_o ;
wire \HSMC_RX_n[6]~input_o ;
wire \HSMC_RX_n[7]~input_o ;
wire \HSMC_RX_n[8]~input_o ;
wire \HSMC_RX_n[9]~input_o ;
wire \HSMC_RX_n[10]~input_o ;
wire \HSMC_RX_n[11]~input_o ;
wire \HSMC_RX_n[12]~input_o ;
wire \HSMC_RX_n[13]~input_o ;
wire \HSMC_RX_n[14]~input_o ;
wire \HSMC_RX_n[15]~input_o ;
wire \HSMC_RX_n[16]~input_o ;
wire \HSMC_RX_p[0]~input_o ;
wire \HSMC_RX_p[1]~input_o ;
wire \HSMC_RX_p[2]~input_o ;
wire \HSMC_RX_p[3]~input_o ;
wire \HSMC_RX_p[4]~input_o ;
wire \HSMC_RX_p[5]~input_o ;
wire \HSMC_RX_p[6]~input_o ;
wire \HSMC_RX_p[7]~input_o ;
wire \HSMC_RX_p[8]~input_o ;
wire \HSMC_RX_p[9]~input_o ;
wire \HSMC_RX_p[10]~input_o ;
wire \HSMC_RX_p[11]~input_o ;
wire \HSMC_RX_p[12]~input_o ;
wire \HSMC_RX_p[13]~input_o ;
wire \HSMC_RX_p[14]~input_o ;
wire \HSMC_RX_p[15]~input_o ;
wire \HSMC_RX_p[16]~input_o ;
wire \HSMC_TX_n[0]~input_o ;
wire \HSMC_TX_n[1]~input_o ;
wire \HSMC_TX_n[2]~input_o ;
wire \HSMC_TX_n[3]~input_o ;
wire \HSMC_TX_n[4]~input_o ;
wire \HSMC_TX_n[5]~input_o ;
wire \HSMC_TX_n[6]~input_o ;
wire \HSMC_TX_n[7]~input_o ;
wire \HSMC_TX_n[8]~input_o ;
wire \HSMC_TX_n[9]~input_o ;
wire \HSMC_TX_n[10]~input_o ;
wire \HSMC_TX_n[11]~input_o ;
wire \HSMC_TX_n[12]~input_o ;
wire \HSMC_TX_n[13]~input_o ;
wire \HSMC_TX_n[14]~input_o ;
wire \HSMC_TX_n[15]~input_o ;
wire \HSMC_TX_n[16]~input_o ;
wire \HSMC_TX_p[0]~input_o ;
wire \HSMC_TX_p[1]~input_o ;
wire \HSMC_TX_p[2]~input_o ;
wire \HSMC_TX_p[3]~input_o ;
wire \HSMC_TX_p[4]~input_o ;
wire \HSMC_TX_p[5]~input_o ;
wire \HSMC_TX_p[6]~input_o ;
wire \HSMC_TX_p[7]~input_o ;
wire \HSMC_TX_p[8]~input_o ;
wire \HSMC_TX_p[9]~input_o ;
wire \HSMC_TX_p[10]~input_o ;
wire \HSMC_TX_p[11]~input_o ;
wire \HSMC_TX_p[12]~input_o ;
wire \HSMC_TX_p[13]~input_o ;
wire \HSMC_TX_p[14]~input_o ;
wire \HSMC_TX_p[15]~input_o ;
wire \HSMC_TX_p[16]~input_o ;
wire \I2C_SDA~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \SRAM_D[0]~input_o ;
wire \SRAM_D[1]~input_o ;
wire \SRAM_D[2]~input_o ;
wire \SRAM_D[3]~input_o ;
wire \SRAM_D[4]~input_o ;
wire \SRAM_D[5]~input_o ;
wire \SRAM_D[6]~input_o ;
wire \SRAM_D[7]~input_o ;
wire \SRAM_D[8]~input_o ;
wire \SRAM_D[9]~input_o ;
wire \SRAM_D[10]~input_o ;
wire \SRAM_D[11]~input_o ;
wire \SRAM_D[12]~input_o ;
wire \SRAM_D[13]~input_o ;
wire \SRAM_D[14]~input_o ;
wire \SRAM_D[15]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50_B5B~input_o ;
wire \CLOCK_50_B5B~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \SW[0]~input_o ;
wire \secCounter|count~0_combout ;
wire \msecCounter|Add0~1_sumout ;
wire \msecCounter|Add0~14 ;
wire \msecCounter|Add0~17_sumout ;
wire \usecCounter|Add0~29_sumout ;
wire \usecCounter|Equal0~0_combout ;
wire \usecCounter|Equal0~1_combout ;
wire \usecCounter|count[4]~0_combout ;
wire \state~35_combout ;
wire \state.STATE_COUNTUP~q ;
wire \nsecCounter|count~0_combout ;
wire \nsecCounter|count[5]~1_combout ;
wire \nsecCounter|count~2_combout ;
wire \nsecCounter|count~3_combout ;
wire \nsecCounter|count~4_combout ;
wire \nsecCounter|Add0~0_combout ;
wire \nsecCounter|count~5_combout ;
wire \nsecCounter|count~6_combout ;
wire \nsecCounter|Equal0~0_combout ;
wire \nsecCounter|max~0_combout ;
wire \nsecCounter|max~q ;
wire \usecCounter|count[4]~1_combout ;
wire \usecCounter|Add0~30 ;
wire \usecCounter|Add0~25_sumout ;
wire \usecCounter|Add0~26 ;
wire \usecCounter|Add0~33_sumout ;
wire \usecCounter|Add0~34 ;
wire \usecCounter|Add0~37_sumout ;
wire \usecCounter|Add0~38 ;
wire \usecCounter|Add0~9_sumout ;
wire \usecCounter|Add0~10 ;
wire \usecCounter|Add0~13_sumout ;
wire \usecCounter|Add0~14 ;
wire \usecCounter|Add0~17_sumout ;
wire \usecCounter|Add0~18 ;
wire \usecCounter|Add0~21_sumout ;
wire \usecCounter|Add0~22 ;
wire \usecCounter|Add0~5_sumout ;
wire \usecCounter|Add0~6 ;
wire \usecCounter|Add0~1_sumout ;
wire \usecCounter|max~0_combout ;
wire \usecCounter|max~q ;
wire \msecCounter|count[1]~1_combout ;
wire \msecCounter|Add0~18 ;
wire \msecCounter|Add0~37_sumout ;
wire \msecCounter|Add0~38 ;
wire \msecCounter|Add0~33_sumout ;
wire \msecCounter|Add0~34 ;
wire \msecCounter|Add0~29_sumout ;
wire \msecCounter|Add0~30 ;
wire \msecCounter|Add0~21_sumout ;
wire \msecCounter|Equal0~0_combout ;
wire \msecCounter|Add0~22 ;
wire \msecCounter|Add0~25_sumout ;
wire \msecCounter|Equal0~1_combout ;
wire \msecCounter|count[1]~0_combout ;
wire \msecCounter|Add0~2 ;
wire \msecCounter|Add0~5_sumout ;
wire \msecCounter|Add0~6 ;
wire \msecCounter|Add0~9_sumout ;
wire \msecCounter|Add0~10 ;
wire \msecCounter|Add0~13_sumout ;
wire \msecCounter|max~0_combout ;
wire \msecCounter|max~q ;
wire \secCounter|count[3]~1_combout ;
wire \secCounter|count~4_combout ;
wire \secCounter|count~2_combout ;
wire \secCounter|count~3_combout ;
wire \secCounter|max~0_combout ;
wire \secCounter|max~q ;
wire \state.STATE_RESET~q ;
wire \state~36_combout ;
wire \state.STATE_COUNTDOWN~q ;
wire \Selector19~0_combout ;
wire \state.STATE_FALSE~q ;
wire \Selector18~0_combout ;
wire \state.STATE_RESULT~q ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Selector4~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~16_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~38_cout ;
wire \Div0|auto_generated|divider|divider|op_8~34 ;
wire \Div0|auto_generated|divider|divider|op_8~30 ;
wire \Div0|auto_generated|divider|divider|op_8~26 ;
wire \Div0|auto_generated|divider|divider|op_8~22 ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Selector5~0_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~38_cout ;
wire \Div0|auto_generated|divider|divider|op_9~34 ;
wire \Div0|auto_generated|divider|divider|op_9~30 ;
wire \Div0|auto_generated|divider|divider|op_9~26 ;
wire \Div0|auto_generated|divider|divider|op_9~22 ;
wire \Div0|auto_generated|divider|divider|op_9~18 ;
wire \Div0|auto_generated|divider|divider|op_9~14 ;
wire \Div0|auto_generated|divider|divider|op_9~10 ;
wire \Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Selector6~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[61]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[61]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[58]~14_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[58]~18_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~20_combout ;
wire \Div0|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[56]~21_combout ;
wire \Div0|auto_generated|divider|divider|op_9~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~33_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~38_cout ;
wire \Div0|auto_generated|divider|divider|op_10~34_cout ;
wire \Div0|auto_generated|divider|divider|op_10~30_cout ;
wire \Div0|auto_generated|divider|divider|op_10~26_cout ;
wire \Div0|auto_generated|divider|divider|op_10~22_cout ;
wire \Div0|auto_generated|divider|divider|op_10~18_cout ;
wire \Div0|auto_generated|divider|divider|op_10~14_cout ;
wire \Div0|auto_generated|divider|divider|op_10~10_cout ;
wire \Div0|auto_generated|divider|divider|op_10~6_cout ;
wire \Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Selector7~0_combout ;
wire \d2h2|WideOr6~0_combout ;
wire \d2h2|WideOr5~0_combout ;
wire \d2h2|WideOr4~0_combout ;
wire \d2h2|WideOr3~0_combout ;
wire \d2h2|WideOr2~0_combout ;
wire \d2h2|WideOr1~0_combout ;
wire \d2h2|WideOr0~0_combout ;
wire \Selector1~0_combout ;
wire \Add0~0_combout ;
wire \Selector0~0_combout ;
wire \Selector3~0_combout ;
wire \Selector2~0_combout ;
wire \d2h3|WideOr6~0_combout ;
wire \d2h3|WideOr5~0_combout ;
wire \d2h3|WideOr4~0_combout ;
wire \d2h3|WideOr3~0_combout ;
wire \d2h3|WideOr2~0_combout ;
wire \d2h3|WideOr1~0_combout ;
wire \d2h3|WideOr0~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~22_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~23_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~17_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~16_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~14 ;
wire \Mod1|auto_generated|divider|divider|op_5~26 ;
wire \Mod1|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~20_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~21_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~18_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~12_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~14 ;
wire \Mod1|auto_generated|divider|divider|op_6~18 ;
wire \Mod1|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~6 ;
wire \Mod1|auto_generated|divider|divider|op_7~18 ;
wire \Mod1|auto_generated|divider|divider|op_7~22 ;
wire \Mod1|auto_generated|divider|divider|op_7~25_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~19_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~26 ;
wire \Mod1|auto_generated|divider|divider|op_7~10_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~6 ;
wire \Mod1|auto_generated|divider|divider|op_8~10 ;
wire \Mod1|auto_generated|divider|divider|op_8~22 ;
wire \Mod1|auto_generated|divider|divider|op_8~26 ;
wire \Mod1|auto_generated|divider|divider|op_8~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_9~6 ;
wire \Mod1|auto_generated|divider|divider|op_9~10 ;
wire \Mod1|auto_generated|divider|divider|op_9~14 ;
wire \Mod1|auto_generated|divider|divider|op_9~26 ;
wire \Mod1|auto_generated|divider|divider|op_9~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_10~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~6 ;
wire \Mod1|auto_generated|divider|divider|op_10~10 ;
wire \Mod1|auto_generated|divider|divider|op_10~14 ;
wire \Mod1|auto_generated|divider|divider|op_10~18 ;
wire \Mod1|auto_generated|divider|divider|op_10~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_10~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_10~5_sumout ;
wire \Selector15~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~9_sumout ;
wire \Selector14~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~13_sumout ;
wire \Selector13~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_10~17_sumout ;
wire \Selector12~0_combout ;
wire \d2h0|WideOr6~0_combout ;
wire \d2h0|WideOr5~0_combout ;
wire \d2h0|WideOr4~0_combout ;
wire \d2h0|WideOr3~0_combout ;
wire \d2h0|WideOr2~0_combout ;
wire \d2h0|WideOr1~0_combout ;
wire \d2h0|WideOr0~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~23 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~31_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~30_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~24_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~25_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~18_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~19_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~38_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~34 ;
wire \Mod0|auto_generated|divider|divider|op_8~22 ;
wire \Mod0|auto_generated|divider|divider|op_8~6 ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~14 ;
wire \Mod0|auto_generated|divider|divider|op_8~26 ;
wire \Mod0|auto_generated|divider|divider|op_8~30 ;
wire \Mod0|auto_generated|divider|divider|op_8~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~27_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~28_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~14_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~21_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~33_sumout ;
wire \Mod0|auto_generated|divider|divider|op_9~38_cout ;
wire \Mod0|auto_generated|divider|divider|op_9~34 ;
wire \Mod0|auto_generated|divider|divider|op_9~30 ;
wire \Mod0|auto_generated|divider|divider|op_9~22 ;
wire \Mod0|auto_generated|divider|divider|op_9~6 ;
wire \Mod0|auto_generated|divider|divider|op_9~10 ;
wire \Mod0|auto_generated|divider|divider|op_9~14 ;
wire \Mod0|auto_generated|divider|divider|op_9~26 ;
wire \Mod0|auto_generated|divider|divider|op_9~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~13_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~9_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~22_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~34_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~29_sumout ;
wire \Mod0|auto_generated|divider|divider|op_9~33_sumout ;
wire \Mod0|auto_generated|divider|divider|op_10~38_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~34 ;
wire \Mod0|auto_generated|divider|divider|op_10~30 ;
wire \Mod0|auto_generated|divider|divider|op_10~26 ;
wire \Mod0|auto_generated|divider|divider|op_10~22 ;
wire \Mod0|auto_generated|divider|divider|op_10~6 ;
wire \Mod0|auto_generated|divider|divider|op_10~10 ;
wire \Mod0|auto_generated|divider|divider|op_10~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[69]~12_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~26_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~29_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~14 ;
wire \Mod0|auto_generated|divider|divider|op_10~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[69]~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[68]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[68]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[67]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[66]~20_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[66]~23_combout ;
wire \Div1|auto_generated|divider|divider|op_4~22_cout ;
wire \Div1|auto_generated|divider|divider|op_4~18 ;
wire \Div1|auto_generated|divider|divider|op_4~10 ;
wire \Div1|auto_generated|divider|divider|op_4~14 ;
wire \Div1|auto_generated|divider|divider|op_4~6 ;
wire \Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div1|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[78]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[78]~17_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[76]~0_combout ;
wire \Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[76]~5_combout ;
wire \Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[65]~33_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[65]~35_combout ;
wire \Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~10 ;
wire \Div1|auto_generated|divider|divider|op_5~14 ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[74]~32_combout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[74]~36_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[64]~38_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[64]~39_combout ;
wire \Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \Div1|auto_generated|divider|divider|op_6~22 ;
wire \Div1|auto_generated|divider|divider|op_6~18 ;
wire \Div1|auto_generated|divider|divider|op_6~14 ;
wire \Div1|auto_generated|divider|divider|op_6~10 ;
wire \Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Selector10~0_combout ;
wire \Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[73]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[73]~40_combout ;
wire \Mod0|auto_generated|divider|divider|op_10~33_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~26_cout ;
wire \Div1|auto_generated|divider|divider|op_7~22_cout ;
wire \Div1|auto_generated|divider|divider|op_7~18_cout ;
wire \Div1|auto_generated|divider|divider|op_7~14_cout ;
wire \Div1|auto_generated|divider|divider|op_7~10_cout ;
wire \Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Selector11~0_combout ;
wire \Selector9~0_combout ;
wire \Selector8~0_combout ;
wire \d2h1|WideOr6~0_combout ;
wire \d2h1|WideOr5~0_combout ;
wire \d2h1|WideOr4~0_combout ;
wire \d2h1|WideOr3~0_combout ;
wire \d2h1|WideOr2~0_combout ;
wire \d2h1|WideOr1~0_combout ;
wire \d2h1|WideOr0~0_combout ;
wire [5:0] \nsecCounter|count ;
wire [9:0] \msecCounter|count ;
wire [9:0] \usecCounter|count ;
wire [3:0] \secCounter|count ;


// Location: IOOBUF_X66_Y0_N36
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N53
cyclonev_io_obuf \ADC_SCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N53
cyclonev_io_obuf \ADC_SDI~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N42
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N36
cyclonev_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N36
cyclonev_io_obuf \HEX2[0]~output (
	.i(\d2h2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\d2h2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \HEX2[2]~output (
	.i(\d2h2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \HEX2[3]~output (
	.i(\d2h2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N62
cyclonev_io_obuf \HEX2[4]~output (
	.i(\d2h2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N22
cyclonev_io_obuf \HEX2[5]~output (
	.i(\d2h2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N5
cyclonev_io_obuf \HEX2[6]~output (
	.i(\d2h2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \HEX3[0]~output (
	.i(\d2h3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \HEX3[1]~output (
	.i(\d2h3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N56
cyclonev_io_obuf \HEX3[2]~output (
	.i(\d2h3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y11_N39
cyclonev_io_obuf \HEX3[3]~output (
	.i(\d2h3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\d2h3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \HEX3[5]~output (
	.i(\d2h3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\d2h3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N39
cyclonev_io_obuf \HDMI_TX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_CLK),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_CLK~output .bus_hold = "false";
defparam \HDMI_TX_CLK~output .open_drain_output = "false";
defparam \HDMI_TX_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N79
cyclonev_io_obuf \HDMI_TX_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[0]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[0]~output .bus_hold = "false";
defparam \HDMI_TX_D[0]~output .open_drain_output = "false";
defparam \HDMI_TX_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N96
cyclonev_io_obuf \HDMI_TX_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[1]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[1]~output .bus_hold = "false";
defparam \HDMI_TX_D[1]~output .open_drain_output = "false";
defparam \HDMI_TX_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N39
cyclonev_io_obuf \HDMI_TX_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[2]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[2]~output .bus_hold = "false";
defparam \HDMI_TX_D[2]~output .open_drain_output = "false";
defparam \HDMI_TX_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N56
cyclonev_io_obuf \HDMI_TX_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[3]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[3]~output .bus_hold = "false";
defparam \HDMI_TX_D[3]~output .open_drain_output = "false";
defparam \HDMI_TX_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y14_N96
cyclonev_io_obuf \HDMI_TX_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[4]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[4]~output .bus_hold = "false";
defparam \HDMI_TX_D[4]~output .open_drain_output = "false";
defparam \HDMI_TX_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N56
cyclonev_io_obuf \HDMI_TX_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[5]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[5]~output .bus_hold = "false";
defparam \HDMI_TX_D[5]~output .open_drain_output = "false";
defparam \HDMI_TX_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N39
cyclonev_io_obuf \HDMI_TX_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[6]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[6]~output .bus_hold = "false";
defparam \HDMI_TX_D[6]~output .open_drain_output = "false";
defparam \HDMI_TX_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N5
cyclonev_io_obuf \HDMI_TX_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[7]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[7]~output .bus_hold = "false";
defparam \HDMI_TX_D[7]~output .open_drain_output = "false";
defparam \HDMI_TX_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N22
cyclonev_io_obuf \HDMI_TX_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[8]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[8]~output .bus_hold = "false";
defparam \HDMI_TX_D[8]~output .open_drain_output = "false";
defparam \HDMI_TX_D[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N5
cyclonev_io_obuf \HDMI_TX_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[9]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[9]~output .bus_hold = "false";
defparam \HDMI_TX_D[9]~output .open_drain_output = "false";
defparam \HDMI_TX_D[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N5
cyclonev_io_obuf \HDMI_TX_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[10]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[10]~output .bus_hold = "false";
defparam \HDMI_TX_D[10]~output .open_drain_output = "false";
defparam \HDMI_TX_D[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N22
cyclonev_io_obuf \HDMI_TX_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[11]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[11]~output .bus_hold = "false";
defparam \HDMI_TX_D[11]~output .open_drain_output = "false";
defparam \HDMI_TX_D[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N22
cyclonev_io_obuf \HDMI_TX_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[12]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[12]~output .bus_hold = "false";
defparam \HDMI_TX_D[12]~output .open_drain_output = "false";
defparam \HDMI_TX_D[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N22
cyclonev_io_obuf \HDMI_TX_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[13]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[13]~output .bus_hold = "false";
defparam \HDMI_TX_D[13]~output .open_drain_output = "false";
defparam \HDMI_TX_D[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N5
cyclonev_io_obuf \HDMI_TX_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[14]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[14]~output .bus_hold = "false";
defparam \HDMI_TX_D[14]~output .open_drain_output = "false";
defparam \HDMI_TX_D[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N22
cyclonev_io_obuf \HDMI_TX_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[15]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[15]~output .bus_hold = "false";
defparam \HDMI_TX_D[15]~output .open_drain_output = "false";
defparam \HDMI_TX_D[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y26_N5
cyclonev_io_obuf \HDMI_TX_D[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[16]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[16]~output .bus_hold = "false";
defparam \HDMI_TX_D[16]~output .open_drain_output = "false";
defparam \HDMI_TX_D[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y19_N5
cyclonev_io_obuf \HDMI_TX_D[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[17]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[17]~output .bus_hold = "false";
defparam \HDMI_TX_D[17]~output .open_drain_output = "false";
defparam \HDMI_TX_D[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N22
cyclonev_io_obuf \HDMI_TX_D[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[18]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[18]~output .bus_hold = "false";
defparam \HDMI_TX_D[18]~output .open_drain_output = "false";
defparam \HDMI_TX_D[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N79
cyclonev_io_obuf \HDMI_TX_D[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[19]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[19]~output .bus_hold = "false";
defparam \HDMI_TX_D[19]~output .open_drain_output = "false";
defparam \HDMI_TX_D[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N39
cyclonev_io_obuf \HDMI_TX_D[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[20]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[20]~output .bus_hold = "false";
defparam \HDMI_TX_D[20]~output .open_drain_output = "false";
defparam \HDMI_TX_D[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y16_N56
cyclonev_io_obuf \HDMI_TX_D[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[21]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[21]~output .bus_hold = "false";
defparam \HDMI_TX_D[21]~output .open_drain_output = "false";
defparam \HDMI_TX_D[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N56
cyclonev_io_obuf \HDMI_TX_D[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[22]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[22]~output .bus_hold = "false";
defparam \HDMI_TX_D[22]~output .open_drain_output = "false";
defparam \HDMI_TX_D[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y17_N39
cyclonev_io_obuf \HDMI_TX_D[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[23]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[23]~output .bus_hold = "false";
defparam \HDMI_TX_D[23]~output .open_drain_output = "false";
defparam \HDMI_TX_D[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N56
cyclonev_io_obuf \HDMI_TX_DE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_DE),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_DE~output .bus_hold = "false";
defparam \HDMI_TX_DE~output .open_drain_output = "false";
defparam \HDMI_TX_DE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N56
cyclonev_io_obuf \HDMI_TX_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_HS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_HS~output .bus_hold = "false";
defparam \HDMI_TX_HS~output .open_drain_output = "false";
defparam \HDMI_TX_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y27_N39
cyclonev_io_obuf \HDMI_TX_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_VS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_VS~output .bus_hold = "false";
defparam \HDMI_TX_VS~output .open_drain_output = "false";
defparam \HDMI_TX_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cyclonev_io_obuf \HEX0[0]~output (
	.i(\d2h0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\d2h0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX0[2]~output (
	.i(\d2h0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N19
cyclonev_io_obuf \HEX0[3]~output (
	.i(\d2h0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cyclonev_io_obuf \HEX0[4]~output (
	.i(\d2h0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N19
cyclonev_io_obuf \HEX0[5]~output (
	.i(\d2h0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N42
cyclonev_io_obuf \HEX0[6]~output (
	.i(\d2h0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N59
cyclonev_io_obuf \HEX1[0]~output (
	.i(\d2h1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX1[1]~output (
	.i(\d2h1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(\d2h1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX1[3]~output (
	.i(\d2h1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N76
cyclonev_io_obuf \HEX1[4]~output (
	.i(\d2h1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\d2h1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N93
cyclonev_io_obuf \HEX1[6]~output (
	.i(\d2h1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N36
cyclonev_io_obuf \HSMC_CLKOUT0~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT0),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT0~output .bus_hold = "false";
defparam \HSMC_CLKOUT0~output .open_drain_output = "false";
defparam \HSMC_CLKOUT0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N53
cyclonev_io_obuf \HSMC_CLKOUT_n[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_n[1]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_n[1]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N93
cyclonev_io_obuf \HSMC_CLKOUT_n[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_n[2]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_n[2]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N36
cyclonev_io_obuf \HSMC_CLKOUT_p[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_p[1]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_p[1]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N76
cyclonev_io_obuf \HSMC_CLKOUT_p[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_p[2]~output .bus_hold = "false";
defparam \HSMC_CLKOUT_p[2]~output .open_drain_output = "false";
defparam \HSMC_CLKOUT_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N53
cyclonev_io_obuf \I2C_SCL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCL),
	.obar());
// synopsys translate_off
defparam \I2C_SCL~output .bus_hold = "false";
defparam \I2C_SCL~output .open_drain_output = "false";
defparam \I2C_SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N42
cyclonev_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
defparam \LEDG[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N59
cyclonev_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
defparam \LEDG[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N76
cyclonev_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
defparam \LEDG[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y61_N93
cyclonev_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
defparam \LEDG[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y61_N36
cyclonev_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
defparam \LEDG[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y61_N53
cyclonev_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
defparam \LEDG[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N2
cyclonev_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
defparam \LEDG[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y61_N19
cyclonev_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
defparam \LEDG[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N53
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y61_N36
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y61_N53
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N36
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y61_N2
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N36
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N19
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N79
cyclonev_io_obuf \SRAM_A[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[0]~output .bus_hold = "false";
defparam \SRAM_A[0]~output .open_drain_output = "false";
defparam \SRAM_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N96
cyclonev_io_obuf \SRAM_A[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[1]~output .bus_hold = "false";
defparam \SRAM_A[1]~output .open_drain_output = "false";
defparam \SRAM_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N5
cyclonev_io_obuf \SRAM_A[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[2]~output .bus_hold = "false";
defparam \SRAM_A[2]~output .open_drain_output = "false";
defparam \SRAM_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N22
cyclonev_io_obuf \SRAM_A[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[3]~output .bus_hold = "false";
defparam \SRAM_A[3]~output .open_drain_output = "false";
defparam \SRAM_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N39
cyclonev_io_obuf \SRAM_A[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[4]~output .bus_hold = "false";
defparam \SRAM_A[4]~output .open_drain_output = "false";
defparam \SRAM_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y49_N56
cyclonev_io_obuf \SRAM_A[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[5]~output .bus_hold = "false";
defparam \SRAM_A[5]~output .open_drain_output = "false";
defparam \SRAM_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N5
cyclonev_io_obuf \SRAM_A[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[6]~output .bus_hold = "false";
defparam \SRAM_A[6]~output .open_drain_output = "false";
defparam \SRAM_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N22
cyclonev_io_obuf \SRAM_A[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[7]~output .bus_hold = "false";
defparam \SRAM_A[7]~output .open_drain_output = "false";
defparam \SRAM_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N39
cyclonev_io_obuf \SRAM_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[8]~output .bus_hold = "false";
defparam \SRAM_A[8]~output .open_drain_output = "false";
defparam \SRAM_A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N56
cyclonev_io_obuf \SRAM_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[9]~output .bus_hold = "false";
defparam \SRAM_A[9]~output .open_drain_output = "false";
defparam \SRAM_A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N5
cyclonev_io_obuf \SRAM_A[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[10]~output .bus_hold = "false";
defparam \SRAM_A[10]~output .open_drain_output = "false";
defparam \SRAM_A[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N22
cyclonev_io_obuf \SRAM_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[11]~output .bus_hold = "false";
defparam \SRAM_A[11]~output .open_drain_output = "false";
defparam \SRAM_A[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N39
cyclonev_io_obuf \SRAM_A[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[12]~output .bus_hold = "false";
defparam \SRAM_A[12]~output .open_drain_output = "false";
defparam \SRAM_A[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N56
cyclonev_io_obuf \SRAM_A[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[13]~output .bus_hold = "false";
defparam \SRAM_A[13]~output .open_drain_output = "false";
defparam \SRAM_A[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N79
cyclonev_io_obuf \SRAM_A[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[14]~output .bus_hold = "false";
defparam \SRAM_A[14]~output .open_drain_output = "false";
defparam \SRAM_A[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N96
cyclonev_io_obuf \SRAM_A[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[15]~output .bus_hold = "false";
defparam \SRAM_A[15]~output .open_drain_output = "false";
defparam \SRAM_A[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N5
cyclonev_io_obuf \SRAM_A[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[16]~output .bus_hold = "false";
defparam \SRAM_A[16]~output .open_drain_output = "false";
defparam \SRAM_A[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y33_N22
cyclonev_io_obuf \SRAM_A[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_A[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_A[17]~output .bus_hold = "false";
defparam \SRAM_A[17]~output .open_drain_output = "false";
defparam \SRAM_A[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N5
cyclonev_io_obuf \SRAM_CE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_n~output .bus_hold = "false";
defparam \SRAM_CE_n~output .open_drain_output = "false";
defparam \SRAM_CE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N56
cyclonev_io_obuf \SRAM_LB_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_n),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_n~output .bus_hold = "false";
defparam \SRAM_LB_n~output .open_drain_output = "false";
defparam \SRAM_LB_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N22
cyclonev_io_obuf \SRAM_OE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_n~output .bus_hold = "false";
defparam \SRAM_OE_n~output .open_drain_output = "false";
defparam \SRAM_OE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N5
cyclonev_io_obuf \SRAM_UB_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_n),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_n~output .bus_hold = "false";
defparam \SRAM_UB_n~output .open_drain_output = "false";
defparam \SRAM_UB_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y35_N39
cyclonev_io_obuf \SRAM_WE_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_n),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_n~output .bus_hold = "false";
defparam \SRAM_WE_n~output .open_drain_output = "false";
defparam \SRAM_WE_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N19
cyclonev_io_obuf \UART_TX~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TX),
	.obar());
// synopsys translate_off
defparam \UART_TX~output .bus_hold = "false";
defparam \UART_TX~output .open_drain_output = "false";
defparam \UART_TX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N93
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y61_N53
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y61_N59
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N76
cyclonev_io_obuf \HSMC_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[0]~output .bus_hold = "false";
defparam \HSMC_D[0]~output .open_drain_output = "true";
defparam \HSMC_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N2
cyclonev_io_obuf \HSMC_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[1]~output .bus_hold = "false";
defparam \HSMC_D[1]~output .open_drain_output = "true";
defparam \HSMC_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N93
cyclonev_io_obuf \HSMC_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[2]~output .bus_hold = "false";
defparam \HSMC_D[2]~output .open_drain_output = "true";
defparam \HSMC_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N19
cyclonev_io_obuf \HSMC_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[3]~output .bus_hold = "false";
defparam \HSMC_D[3]~output .open_drain_output = "true";
defparam \HSMC_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[0]~output .bus_hold = "false";
defparam \HSMC_RX_n[0]~output .open_drain_output = "true";
defparam \HSMC_RX_n[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[1]~output .bus_hold = "false";
defparam \HSMC_RX_n[1]~output .open_drain_output = "true";
defparam \HSMC_RX_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[2]~output .bus_hold = "false";
defparam \HSMC_RX_n[2]~output .open_drain_output = "true";
defparam \HSMC_RX_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[3]~output .bus_hold = "false";
defparam \HSMC_RX_n[3]~output .open_drain_output = "true";
defparam \HSMC_RX_n[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[4]~output .bus_hold = "false";
defparam \HSMC_RX_n[4]~output .open_drain_output = "true";
defparam \HSMC_RX_n[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[5]~output .bus_hold = "false";
defparam \HSMC_RX_n[5]~output .open_drain_output = "true";
defparam \HSMC_RX_n[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[6]~output .bus_hold = "false";
defparam \HSMC_RX_n[6]~output .open_drain_output = "true";
defparam \HSMC_RX_n[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[7]~output .bus_hold = "false";
defparam \HSMC_RX_n[7]~output .open_drain_output = "true";
defparam \HSMC_RX_n[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[8]~output .bus_hold = "false";
defparam \HSMC_RX_n[8]~output .open_drain_output = "true";
defparam \HSMC_RX_n[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[9]~output .bus_hold = "false";
defparam \HSMC_RX_n[9]~output .open_drain_output = "true";
defparam \HSMC_RX_n[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[10]~output .bus_hold = "false";
defparam \HSMC_RX_n[10]~output .open_drain_output = "true";
defparam \HSMC_RX_n[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[11]~output .bus_hold = "false";
defparam \HSMC_RX_n[11]~output .open_drain_output = "true";
defparam \HSMC_RX_n[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[12]~output .bus_hold = "false";
defparam \HSMC_RX_n[12]~output .open_drain_output = "true";
defparam \HSMC_RX_n[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[13]~output .bus_hold = "false";
defparam \HSMC_RX_n[13]~output .open_drain_output = "true";
defparam \HSMC_RX_n[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[14]~output .bus_hold = "false";
defparam \HSMC_RX_n[14]~output .open_drain_output = "true";
defparam \HSMC_RX_n[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N59
cyclonev_io_obuf \HSMC_RX_n[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[15]~output .bus_hold = "false";
defparam \HSMC_RX_n[15]~output .open_drain_output = "true";
defparam \HSMC_RX_n[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N19
cyclonev_io_obuf \HSMC_RX_n[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_n[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_n[16]~output .bus_hold = "false";
defparam \HSMC_RX_n[16]~output .open_drain_output = "true";
defparam \HSMC_RX_n[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[0]~output .bus_hold = "false";
defparam \HSMC_RX_p[0]~output .open_drain_output = "true";
defparam \HSMC_RX_p[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[1]~output .bus_hold = "false";
defparam \HSMC_RX_p[1]~output .open_drain_output = "true";
defparam \HSMC_RX_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[2]~output .bus_hold = "false";
defparam \HSMC_RX_p[2]~output .open_drain_output = "true";
defparam \HSMC_RX_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[3]~output .bus_hold = "false";
defparam \HSMC_RX_p[3]~output .open_drain_output = "true";
defparam \HSMC_RX_p[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[4]~output .bus_hold = "false";
defparam \HSMC_RX_p[4]~output .open_drain_output = "true";
defparam \HSMC_RX_p[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[5]~output .bus_hold = "false";
defparam \HSMC_RX_p[5]~output .open_drain_output = "true";
defparam \HSMC_RX_p[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[6]~output .bus_hold = "false";
defparam \HSMC_RX_p[6]~output .open_drain_output = "true";
defparam \HSMC_RX_p[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[7]~output .bus_hold = "false";
defparam \HSMC_RX_p[7]~output .open_drain_output = "true";
defparam \HSMC_RX_p[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[8]~output .bus_hold = "false";
defparam \HSMC_RX_p[8]~output .open_drain_output = "true";
defparam \HSMC_RX_p[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[9]~output .bus_hold = "false";
defparam \HSMC_RX_p[9]~output .open_drain_output = "true";
defparam \HSMC_RX_p[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[10]~output .bus_hold = "false";
defparam \HSMC_RX_p[10]~output .open_drain_output = "true";
defparam \HSMC_RX_p[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[11]~output .bus_hold = "false";
defparam \HSMC_RX_p[11]~output .open_drain_output = "true";
defparam \HSMC_RX_p[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[12]~output .bus_hold = "false";
defparam \HSMC_RX_p[12]~output .open_drain_output = "true";
defparam \HSMC_RX_p[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[13]~output .bus_hold = "false";
defparam \HSMC_RX_p[13]~output .open_drain_output = "true";
defparam \HSMC_RX_p[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[14]~output .bus_hold = "false";
defparam \HSMC_RX_p[14]~output .open_drain_output = "true";
defparam \HSMC_RX_p[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N42
cyclonev_io_obuf \HSMC_RX_p[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[15]~output .bus_hold = "false";
defparam \HSMC_RX_p[15]~output .open_drain_output = "true";
defparam \HSMC_RX_p[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N2
cyclonev_io_obuf \HSMC_RX_p[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_RX_p[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_p[16]~output .bus_hold = "false";
defparam \HSMC_RX_p[16]~output .open_drain_output = "true";
defparam \HSMC_RX_p[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[0]~output .bus_hold = "false";
defparam \HSMC_TX_n[0]~output .open_drain_output = "true";
defparam \HSMC_TX_n[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[1]~output .bus_hold = "false";
defparam \HSMC_TX_n[1]~output .open_drain_output = "true";
defparam \HSMC_TX_n[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[2]~output .bus_hold = "false";
defparam \HSMC_TX_n[2]~output .open_drain_output = "true";
defparam \HSMC_TX_n[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[3]~output .bus_hold = "false";
defparam \HSMC_TX_n[3]~output .open_drain_output = "true";
defparam \HSMC_TX_n[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[4]~output .bus_hold = "false";
defparam \HSMC_TX_n[4]~output .open_drain_output = "true";
defparam \HSMC_TX_n[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[5]~output .bus_hold = "false";
defparam \HSMC_TX_n[5]~output .open_drain_output = "true";
defparam \HSMC_TX_n[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[6]~output .bus_hold = "false";
defparam \HSMC_TX_n[6]~output .open_drain_output = "true";
defparam \HSMC_TX_n[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[7]~output .bus_hold = "false";
defparam \HSMC_TX_n[7]~output .open_drain_output = "true";
defparam \HSMC_TX_n[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[8]~output .bus_hold = "false";
defparam \HSMC_TX_n[8]~output .open_drain_output = "true";
defparam \HSMC_TX_n[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[9]~output .bus_hold = "false";
defparam \HSMC_TX_n[9]~output .open_drain_output = "true";
defparam \HSMC_TX_n[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[10]~output .bus_hold = "false";
defparam \HSMC_TX_n[10]~output .open_drain_output = "true";
defparam \HSMC_TX_n[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[11]~output .bus_hold = "false";
defparam \HSMC_TX_n[11]~output .open_drain_output = "true";
defparam \HSMC_TX_n[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[12]~output .bus_hold = "false";
defparam \HSMC_TX_n[12]~output .open_drain_output = "true";
defparam \HSMC_TX_n[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[13]~output .bus_hold = "false";
defparam \HSMC_TX_n[13]~output .open_drain_output = "true";
defparam \HSMC_TX_n[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[14]~output .bus_hold = "false";
defparam \HSMC_TX_n[14]~output .open_drain_output = "true";
defparam \HSMC_TX_n[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N53
cyclonev_io_obuf \HSMC_TX_n[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[15]~output .bus_hold = "false";
defparam \HSMC_TX_n[15]~output .open_drain_output = "true";
defparam \HSMC_TX_n[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N93
cyclonev_io_obuf \HSMC_TX_n[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_n[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_n[16]~output .bus_hold = "false";
defparam \HSMC_TX_n[16]~output .open_drain_output = "true";
defparam \HSMC_TX_n[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[0]~output .bus_hold = "false";
defparam \HSMC_TX_p[0]~output .open_drain_output = "true";
defparam \HSMC_TX_p[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[1]~output .bus_hold = "false";
defparam \HSMC_TX_p[1]~output .open_drain_output = "true";
defparam \HSMC_TX_p[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[2]~output .bus_hold = "false";
defparam \HSMC_TX_p[2]~output .open_drain_output = "true";
defparam \HSMC_TX_p[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[3]~output .bus_hold = "false";
defparam \HSMC_TX_p[3]~output .open_drain_output = "true";
defparam \HSMC_TX_p[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[4]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[4]~output .bus_hold = "false";
defparam \HSMC_TX_p[4]~output .open_drain_output = "true";
defparam \HSMC_TX_p[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[5]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[5]~output .bus_hold = "false";
defparam \HSMC_TX_p[5]~output .open_drain_output = "true";
defparam \HSMC_TX_p[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[6]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[6]~output .bus_hold = "false";
defparam \HSMC_TX_p[6]~output .open_drain_output = "true";
defparam \HSMC_TX_p[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[7]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[7]~output .bus_hold = "false";
defparam \HSMC_TX_p[7]~output .open_drain_output = "true";
defparam \HSMC_TX_p[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[8]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[8]~output .bus_hold = "false";
defparam \HSMC_TX_p[8]~output .open_drain_output = "true";
defparam \HSMC_TX_p[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[9]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[9]~output .bus_hold = "false";
defparam \HSMC_TX_p[9]~output .open_drain_output = "true";
defparam \HSMC_TX_p[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[10]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[10]~output .bus_hold = "false";
defparam \HSMC_TX_p[10]~output .open_drain_output = "true";
defparam \HSMC_TX_p[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[11]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[11]~output .bus_hold = "false";
defparam \HSMC_TX_p[11]~output .open_drain_output = "true";
defparam \HSMC_TX_p[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[12]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[12]~output .bus_hold = "false";
defparam \HSMC_TX_p[12]~output .open_drain_output = "true";
defparam \HSMC_TX_p[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[13]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[13]~output .bus_hold = "false";
defparam \HSMC_TX_p[13]~output .open_drain_output = "true";
defparam \HSMC_TX_p[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[14]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[14]~output .bus_hold = "false";
defparam \HSMC_TX_p[14]~output .open_drain_output = "true";
defparam \HSMC_TX_p[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y61_N36
cyclonev_io_obuf \HSMC_TX_p[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[15]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[15]~output .bus_hold = "false";
defparam \HSMC_TX_p[15]~output .open_drain_output = "true";
defparam \HSMC_TX_p[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y61_N76
cyclonev_io_obuf \HSMC_TX_p[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_p[16]),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_p[16]~output .bus_hold = "false";
defparam \HSMC_TX_p[16]~output .open_drain_output = "true";
defparam \HSMC_TX_p[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y61_N19
cyclonev_io_obuf \I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDA),
	.obar());
// synopsys translate_off
defparam \I2C_SDA~output .bus_hold = "false";
defparam \I2C_SDA~output .open_drain_output = "true";
defparam \I2C_SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[0]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
defparam \SD_DAT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[1]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
defparam \SD_DAT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[2]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
defparam \SD_DAT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[3]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
defparam \SD_DAT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N79
cyclonev_io_obuf \SRAM_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[0]~output .bus_hold = "false";
defparam \SRAM_D[0]~output .open_drain_output = "true";
defparam \SRAM_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y40_N96
cyclonev_io_obuf \SRAM_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[1]~output .bus_hold = "false";
defparam \SRAM_D[1]~output .open_drain_output = "true";
defparam \SRAM_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N5
cyclonev_io_obuf \SRAM_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[2]~output .bus_hold = "false";
defparam \SRAM_D[2]~output .open_drain_output = "true";
defparam \SRAM_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N22
cyclonev_io_obuf \SRAM_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[3]~output .bus_hold = "false";
defparam \SRAM_D[3]~output .open_drain_output = "true";
defparam \SRAM_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N39
cyclonev_io_obuf \SRAM_D[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[4]~output .bus_hold = "false";
defparam \SRAM_D[4]~output .open_drain_output = "true";
defparam \SRAM_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y41_N56
cyclonev_io_obuf \SRAM_D[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[5]~output .bus_hold = "false";
defparam \SRAM_D[5]~output .open_drain_output = "true";
defparam \SRAM_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N5
cyclonev_io_obuf \SRAM_D[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[6]~output .bus_hold = "false";
defparam \SRAM_D[6]~output .open_drain_output = "true";
defparam \SRAM_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N22
cyclonev_io_obuf \SRAM_D[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[7]~output .bus_hold = "false";
defparam \SRAM_D[7]~output .open_drain_output = "true";
defparam \SRAM_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N39
cyclonev_io_obuf \SRAM_D[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[8]~output .bus_hold = "false";
defparam \SRAM_D[8]~output .open_drain_output = "true";
defparam \SRAM_D[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N56
cyclonev_io_obuf \SRAM_D[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[9]~output .bus_hold = "false";
defparam \SRAM_D[9]~output .open_drain_output = "true";
defparam \SRAM_D[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N5
cyclonev_io_obuf \SRAM_D[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[10]~output .bus_hold = "false";
defparam \SRAM_D[10]~output .open_drain_output = "true";
defparam \SRAM_D[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N22
cyclonev_io_obuf \SRAM_D[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[11]~output .bus_hold = "false";
defparam \SRAM_D[11]~output .open_drain_output = "true";
defparam \SRAM_D[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N39
cyclonev_io_obuf \SRAM_D[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[12]~output .bus_hold = "false";
defparam \SRAM_D[12]~output .open_drain_output = "true";
defparam \SRAM_D[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N56
cyclonev_io_obuf \SRAM_D[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[13]~output .bus_hold = "false";
defparam \SRAM_D[13]~output .open_drain_output = "true";
defparam \SRAM_D[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N45
cyclonev_io_obuf \SRAM_D[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[14]~output .bus_hold = "false";
defparam \SRAM_D[14]~output .open_drain_output = "true";
defparam \SRAM_D[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y47_N62
cyclonev_io_obuf \SRAM_D[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_D[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_D[15]~output .bus_hold = "false";
defparam \SRAM_D[15]~output .open_drain_output = "true";
defparam \SRAM_D[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X68_Y22_N44
cyclonev_io_ibuf \CLOCK_50_B5B~input (
	.i(CLOCK_50_B5B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B5B~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B5B~input .bus_hold = "false";
defparam \CLOCK_50_B5B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50_B5B~inputCLKENA0 (
	.inclk(\CLOCK_50_B5B~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50_B5B~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50_B5B~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50_B5B~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50_B5B~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50_B5B~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \secCounter|count~0 (
// Equation(s):
// \secCounter|count~0_combout  = (\SW[0]~input_o  & !\secCounter|count [0])

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\secCounter|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\secCounter|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \secCounter|count~0 .extended_lut = "off";
defparam \secCounter|count~0 .lut_mask = 64'h3300330033003300;
defparam \secCounter|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \msecCounter|Add0~1 (
// Equation(s):
// \msecCounter|Add0~1_sumout  = SUM(( \msecCounter|count [0] ) + ( VCC ) + ( !VCC ))
// \msecCounter|Add0~2  = CARRY(( \msecCounter|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~1_sumout ),
	.cout(\msecCounter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~1 .extended_lut = "off";
defparam \msecCounter|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \msecCounter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \msecCounter|Add0~13 (
// Equation(s):
// \msecCounter|Add0~13_sumout  = SUM(( \msecCounter|count [3] ) + ( GND ) + ( \msecCounter|Add0~10  ))
// \msecCounter|Add0~14  = CARRY(( \msecCounter|count [3] ) + ( GND ) + ( \msecCounter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~13_sumout ),
	.cout(\msecCounter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~13 .extended_lut = "off";
defparam \msecCounter|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \msecCounter|Add0~17 (
// Equation(s):
// \msecCounter|Add0~17_sumout  = SUM(( \msecCounter|count [4] ) + ( GND ) + ( \msecCounter|Add0~14  ))
// \msecCounter|Add0~18  = CARRY(( \msecCounter|count [4] ) + ( GND ) + ( \msecCounter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~17_sumout ),
	.cout(\msecCounter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~17 .extended_lut = "off";
defparam \msecCounter|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \usecCounter|Add0~29 (
// Equation(s):
// \usecCounter|Add0~29_sumout  = SUM(( \usecCounter|count [0] ) + ( VCC ) + ( !VCC ))
// \usecCounter|Add0~30  = CARRY(( \usecCounter|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~29_sumout ),
	.cout(\usecCounter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~29 .extended_lut = "off";
defparam \usecCounter|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \usecCounter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N54
cyclonev_lcell_comb \usecCounter|Equal0~0 (
// Equation(s):
// \usecCounter|Equal0~0_combout  = ( \usecCounter|count [7] & ( \usecCounter|count [5] & ( (\usecCounter|count [6] & !\usecCounter|count [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\usecCounter|count [6]),
	.datad(!\usecCounter|count [4]),
	.datae(!\usecCounter|count [7]),
	.dataf(!\usecCounter|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\usecCounter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Equal0~0 .extended_lut = "off";
defparam \usecCounter|Equal0~0 .lut_mask = 64'h0000000000000F00;
defparam \usecCounter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N39
cyclonev_lcell_comb \usecCounter|Equal0~1 (
// Equation(s):
// \usecCounter|Equal0~1_combout  = ( \usecCounter|count [1] & ( \usecCounter|count [0] & ( (\usecCounter|count [2] & !\usecCounter|count [3]) ) ) )

	.dataa(gnd),
	.datab(!\usecCounter|count [2]),
	.datac(!\usecCounter|count [3]),
	.datad(gnd),
	.datae(!\usecCounter|count [1]),
	.dataf(!\usecCounter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\usecCounter|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Equal0~1 .extended_lut = "off";
defparam \usecCounter|Equal0~1 .lut_mask = 64'h0000000000003030;
defparam \usecCounter|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \usecCounter|count[4]~0 (
// Equation(s):
// \usecCounter|count[4]~0_combout  = ( \usecCounter|Equal0~1_combout  & ( (!\SW[0]~input_o ) # ((\usecCounter|Equal0~0_combout  & (\usecCounter|count [8] & \usecCounter|count [9]))) ) ) # ( !\usecCounter|Equal0~1_combout  & ( !\SW[0]~input_o  ) )

	.dataa(!\usecCounter|Equal0~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\usecCounter|count [8]),
	.datad(!\usecCounter|count [9]),
	.datae(gnd),
	.dataf(!\usecCounter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\usecCounter|count[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \usecCounter|count[4]~0 .extended_lut = "off";
defparam \usecCounter|count[4]~0 .lut_mask = 64'hCCCCCCCCCCCDCCCD;
defparam \usecCounter|count[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N45
cyclonev_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = ( \state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  & ( (\KEY[0]~input_o  & \SW[0]~input_o ) ) ) ) # ( !\state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  & ( (\KEY[0]~input_o  & (\SW[0]~input_o  & \secCounter|max~q )) ) ) ) # 
// ( \state.STATE_COUNTUP~q  & ( !\state.STATE_COUNTDOWN~q  & ( (\KEY[0]~input_o  & (\SW[0]~input_o  & !\secCounter|max~q )) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\secCounter|max~q ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\state.STATE_COUNTDOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~35 .extended_lut = "off";
defparam \state~35 .lut_mask = 64'h0000050000050505;
defparam \state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N26
dffeas \state.STATE_COUNTUP (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_COUNTUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_COUNTUP .is_wysiwyg = "true";
defparam \state.STATE_COUNTUP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \nsecCounter|count~0 (
// Equation(s):
// \nsecCounter|count~0_combout  = (\SW[0]~input_o  & !\nsecCounter|count [0])

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\nsecCounter|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|count~0 .extended_lut = "off";
defparam \nsecCounter|count~0 .lut_mask = 64'h3300330033003300;
defparam \nsecCounter|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N57
cyclonev_lcell_comb \nsecCounter|count[5]~1 (
// Equation(s):
// \nsecCounter|count[5]~1_combout  = ( \state.STATE_COUNTDOWN~q  ) # ( !\state.STATE_COUNTDOWN~q  & ( (!\SW[0]~input_o ) # (\state.STATE_COUNTUP~q ) ) )

	.dataa(!\state.STATE_COUNTUP~q ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.STATE_COUNTDOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|count[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|count[5]~1 .extended_lut = "off";
defparam \nsecCounter|count[5]~1 .lut_mask = 64'hDDDDDDDDFFFFFFFF;
defparam \nsecCounter|count[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N44
dffeas \nsecCounter|count[0] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\nsecCounter|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nsecCounter|count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nsecCounter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nsecCounter|count[0] .is_wysiwyg = "true";
defparam \nsecCounter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \nsecCounter|count~2 (
// Equation(s):
// \nsecCounter|count~2_combout  = ( !\nsecCounter|Equal0~0_combout  & ( (\SW[0]~input_o  & (!\nsecCounter|count [0] $ (!\nsecCounter|count [1]))) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\nsecCounter|count [0]),
	.datad(!\nsecCounter|count [1]),
	.datae(gnd),
	.dataf(!\nsecCounter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|count~2 .extended_lut = "off";
defparam \nsecCounter|count~2 .lut_mask = 64'h0330033000000000;
defparam \nsecCounter|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N47
dffeas \nsecCounter|count[1] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\nsecCounter|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nsecCounter|count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nsecCounter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nsecCounter|count[1] .is_wysiwyg = "true";
defparam \nsecCounter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \nsecCounter|count~3 (
// Equation(s):
// \nsecCounter|count~3_combout  = ( \nsecCounter|count [0] & ( (\SW[0]~input_o  & (!\nsecCounter|count [1] $ (!\nsecCounter|count [2]))) ) ) # ( !\nsecCounter|count [0] & ( (\SW[0]~input_o  & \nsecCounter|count [2]) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\nsecCounter|count [1]),
	.datad(!\nsecCounter|count [2]),
	.datae(gnd),
	.dataf(!\nsecCounter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|count~3 .extended_lut = "off";
defparam \nsecCounter|count~3 .lut_mask = 64'h0033003303300330;
defparam \nsecCounter|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \nsecCounter|count[2] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\nsecCounter|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nsecCounter|count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nsecCounter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nsecCounter|count[2] .is_wysiwyg = "true";
defparam \nsecCounter|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N9
cyclonev_lcell_comb \nsecCounter|count~4 (
// Equation(s):
// \nsecCounter|count~4_combout  = ( \nsecCounter|count [0] & ( (\SW[0]~input_o  & (!\nsecCounter|count [3] $ (((!\nsecCounter|count [1]) # (!\nsecCounter|count [2]))))) ) ) # ( !\nsecCounter|count [0] & ( (\SW[0]~input_o  & \nsecCounter|count [3]) ) )

	.dataa(!\nsecCounter|count [1]),
	.datab(!\nsecCounter|count [2]),
	.datac(!\SW[0]~input_o ),
	.datad(!\nsecCounter|count [3]),
	.datae(gnd),
	.dataf(!\nsecCounter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|count~4 .extended_lut = "off";
defparam \nsecCounter|count~4 .lut_mask = 64'h000F000F010E010E;
defparam \nsecCounter|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N11
dffeas \nsecCounter|count[3] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\nsecCounter|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nsecCounter|count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nsecCounter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nsecCounter|count[3] .is_wysiwyg = "true";
defparam \nsecCounter|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \nsecCounter|Add0~0 (
// Equation(s):
// \nsecCounter|Add0~0_combout  = ( \nsecCounter|count [3] & ( (\nsecCounter|count [2] & (\nsecCounter|count [0] & \nsecCounter|count [1])) ) )

	.dataa(gnd),
	.datab(!\nsecCounter|count [2]),
	.datac(!\nsecCounter|count [0]),
	.datad(!\nsecCounter|count [1]),
	.datae(gnd),
	.dataf(!\nsecCounter|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|Add0~0 .extended_lut = "off";
defparam \nsecCounter|Add0~0 .lut_mask = 64'h0000000000030003;
defparam \nsecCounter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \nsecCounter|count~5 (
// Equation(s):
// \nsecCounter|count~5_combout  = ( !\nsecCounter|Equal0~0_combout  & ( (\SW[0]~input_o  & (!\nsecCounter|Add0~0_combout  $ (!\nsecCounter|count [4]))) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\nsecCounter|Add0~0_combout ),
	.datad(!\nsecCounter|count [4]),
	.datae(gnd),
	.dataf(!\nsecCounter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|count~5 .extended_lut = "off";
defparam \nsecCounter|count~5 .lut_mask = 64'h0330033000000000;
defparam \nsecCounter|count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N56
dffeas \nsecCounter|count[4] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\nsecCounter|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nsecCounter|count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nsecCounter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nsecCounter|count[4] .is_wysiwyg = "true";
defparam \nsecCounter|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \nsecCounter|count~6 (
// Equation(s):
// \nsecCounter|count~6_combout  = ( !\nsecCounter|Equal0~0_combout  & ( (\SW[0]~input_o  & (!\nsecCounter|count [5] $ (((!\nsecCounter|count [4]) # (!\nsecCounter|Add0~0_combout ))))) ) )

	.dataa(!\nsecCounter|count [4]),
	.datab(!\SW[0]~input_o ),
	.datac(!\nsecCounter|Add0~0_combout ),
	.datad(!\nsecCounter|count [5]),
	.datae(gnd),
	.dataf(!\nsecCounter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|count~6 .extended_lut = "off";
defparam \nsecCounter|count~6 .lut_mask = 64'h0132013200000000;
defparam \nsecCounter|count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N16
dffeas \nsecCounter|count[5] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\nsecCounter|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nsecCounter|count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nsecCounter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nsecCounter|count[5] .is_wysiwyg = "true";
defparam \nsecCounter|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \nsecCounter|Equal0~0 (
// Equation(s):
// \nsecCounter|Equal0~0_combout  = ( !\nsecCounter|count [1] & ( \nsecCounter|count [0] & ( (\nsecCounter|count [5] & (!\nsecCounter|count [2] & (\nsecCounter|count [4] & !\nsecCounter|count [3]))) ) ) )

	.dataa(!\nsecCounter|count [5]),
	.datab(!\nsecCounter|count [2]),
	.datac(!\nsecCounter|count [4]),
	.datad(!\nsecCounter|count [3]),
	.datae(!\nsecCounter|count [1]),
	.dataf(!\nsecCounter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|Equal0~0 .extended_lut = "off";
defparam \nsecCounter|Equal0~0 .lut_mask = 64'h0000000004000000;
defparam \nsecCounter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \nsecCounter|max~0 (
// Equation(s):
// \nsecCounter|max~0_combout  = ( \nsecCounter|Equal0~0_combout  & ( (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_COUNTUP~q ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(gnd),
	.dataf(!\nsecCounter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nsecCounter|max~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nsecCounter|max~0 .extended_lut = "off";
defparam \nsecCounter|max~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \nsecCounter|max~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \nsecCounter|max (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\nsecCounter|max~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nsecCounter|max~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nsecCounter|max .is_wysiwyg = "true";
defparam \nsecCounter|max .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \usecCounter|count[4]~1 (
// Equation(s):
// \usecCounter|count[4]~1_combout  = ( \nsecCounter|max~q  ) # ( !\nsecCounter|max~q  & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nsecCounter|max~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\usecCounter|count[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \usecCounter|count[4]~1 .extended_lut = "off";
defparam \usecCounter|count[4]~1 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \usecCounter|count[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N1
dffeas \usecCounter|count[0] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[0] .is_wysiwyg = "true";
defparam \usecCounter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \usecCounter|Add0~25 (
// Equation(s):
// \usecCounter|Add0~25_sumout  = SUM(( \usecCounter|count [1] ) + ( GND ) + ( \usecCounter|Add0~30  ))
// \usecCounter|Add0~26  = CARRY(( \usecCounter|count [1] ) + ( GND ) + ( \usecCounter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~25_sumout ),
	.cout(\usecCounter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~25 .extended_lut = "off";
defparam \usecCounter|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N5
dffeas \usecCounter|count[1] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[1] .is_wysiwyg = "true";
defparam \usecCounter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \usecCounter|Add0~33 (
// Equation(s):
// \usecCounter|Add0~33_sumout  = SUM(( \usecCounter|count [2] ) + ( GND ) + ( \usecCounter|Add0~26  ))
// \usecCounter|Add0~34  = CARRY(( \usecCounter|count [2] ) + ( GND ) + ( \usecCounter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~33_sumout ),
	.cout(\usecCounter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~33 .extended_lut = "off";
defparam \usecCounter|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \usecCounter|count[2] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[2] .is_wysiwyg = "true";
defparam \usecCounter|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N9
cyclonev_lcell_comb \usecCounter|Add0~37 (
// Equation(s):
// \usecCounter|Add0~37_sumout  = SUM(( \usecCounter|count [3] ) + ( GND ) + ( \usecCounter|Add0~34  ))
// \usecCounter|Add0~38  = CARRY(( \usecCounter|count [3] ) + ( GND ) + ( \usecCounter|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~37_sumout ),
	.cout(\usecCounter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~37 .extended_lut = "off";
defparam \usecCounter|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N11
dffeas \usecCounter|count[3] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[3] .is_wysiwyg = "true";
defparam \usecCounter|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \usecCounter|Add0~9 (
// Equation(s):
// \usecCounter|Add0~9_sumout  = SUM(( \usecCounter|count [4] ) + ( GND ) + ( \usecCounter|Add0~38  ))
// \usecCounter|Add0~10  = CARRY(( \usecCounter|count [4] ) + ( GND ) + ( \usecCounter|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~9_sumout ),
	.cout(\usecCounter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~9 .extended_lut = "off";
defparam \usecCounter|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N14
dffeas \usecCounter|count[4] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[4] .is_wysiwyg = "true";
defparam \usecCounter|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N15
cyclonev_lcell_comb \usecCounter|Add0~13 (
// Equation(s):
// \usecCounter|Add0~13_sumout  = SUM(( \usecCounter|count [5] ) + ( GND ) + ( \usecCounter|Add0~10  ))
// \usecCounter|Add0~14  = CARRY(( \usecCounter|count [5] ) + ( GND ) + ( \usecCounter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~13_sumout ),
	.cout(\usecCounter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~13 .extended_lut = "off";
defparam \usecCounter|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N17
dffeas \usecCounter|count[5] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[5] .is_wysiwyg = "true";
defparam \usecCounter|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \usecCounter|Add0~17 (
// Equation(s):
// \usecCounter|Add0~17_sumout  = SUM(( \usecCounter|count [6] ) + ( GND ) + ( \usecCounter|Add0~14  ))
// \usecCounter|Add0~18  = CARRY(( \usecCounter|count [6] ) + ( GND ) + ( \usecCounter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~17_sumout ),
	.cout(\usecCounter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~17 .extended_lut = "off";
defparam \usecCounter|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N20
dffeas \usecCounter|count[6] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[6] .is_wysiwyg = "true";
defparam \usecCounter|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N21
cyclonev_lcell_comb \usecCounter|Add0~21 (
// Equation(s):
// \usecCounter|Add0~21_sumout  = SUM(( \usecCounter|count [7] ) + ( GND ) + ( \usecCounter|Add0~18  ))
// \usecCounter|Add0~22  = CARRY(( \usecCounter|count [7] ) + ( GND ) + ( \usecCounter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~21_sumout ),
	.cout(\usecCounter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~21 .extended_lut = "off";
defparam \usecCounter|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N23
dffeas \usecCounter|count[7] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[7] .is_wysiwyg = "true";
defparam \usecCounter|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N24
cyclonev_lcell_comb \usecCounter|Add0~5 (
// Equation(s):
// \usecCounter|Add0~5_sumout  = SUM(( \usecCounter|count [8] ) + ( GND ) + ( \usecCounter|Add0~22  ))
// \usecCounter|Add0~6  = CARRY(( \usecCounter|count [8] ) + ( GND ) + ( \usecCounter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~5_sumout ),
	.cout(\usecCounter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~5 .extended_lut = "off";
defparam \usecCounter|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N26
dffeas \usecCounter|count[8] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[8] .is_wysiwyg = "true";
defparam \usecCounter|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \usecCounter|Add0~1 (
// Equation(s):
// \usecCounter|Add0~1_sumout  = SUM(( \usecCounter|count [9] ) + ( GND ) + ( \usecCounter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\usecCounter|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\usecCounter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\usecCounter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \usecCounter|Add0~1 .extended_lut = "off";
defparam \usecCounter|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \usecCounter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N29
dffeas \usecCounter|count[9] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\usecCounter|count[4]~0_combout ),
	.sload(gnd),
	.ena(\usecCounter|count[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|count[9] .is_wysiwyg = "true";
defparam \usecCounter|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N51
cyclonev_lcell_comb \usecCounter|max~0 (
// Equation(s):
// \usecCounter|max~0_combout  = ( \nsecCounter|max~q  & ( (\usecCounter|count [9] & (\usecCounter|Equal0~0_combout  & (\usecCounter|count [8] & \usecCounter|Equal0~1_combout ))) ) )

	.dataa(!\usecCounter|count [9]),
	.datab(!\usecCounter|Equal0~0_combout ),
	.datac(!\usecCounter|count [8]),
	.datad(!\usecCounter|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\nsecCounter|max~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\usecCounter|max~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \usecCounter|max~0 .extended_lut = "off";
defparam \usecCounter|max~0 .lut_mask = 64'h0000000000010001;
defparam \usecCounter|max~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N53
dffeas \usecCounter|max (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\usecCounter|max~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\usecCounter|max~q ),
	.prn(vcc));
// synopsys translate_off
defparam \usecCounter|max .is_wysiwyg = "true";
defparam \usecCounter|max .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N51
cyclonev_lcell_comb \msecCounter|count[1]~1 (
// Equation(s):
// \msecCounter|count[1]~1_combout  = ( \usecCounter|max~q  ) # ( !\usecCounter|max~q  & ( !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\usecCounter|max~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\msecCounter|count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \msecCounter|count[1]~1 .extended_lut = "off";
defparam \msecCounter|count[1]~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \msecCounter|count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \msecCounter|count[4] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[4] .is_wysiwyg = "true";
defparam \msecCounter|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \msecCounter|Add0~37 (
// Equation(s):
// \msecCounter|Add0~37_sumout  = SUM(( \msecCounter|count [5] ) + ( GND ) + ( \msecCounter|Add0~18  ))
// \msecCounter|Add0~38  = CARRY(( \msecCounter|count [5] ) + ( GND ) + ( \msecCounter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~37_sumout ),
	.cout(\msecCounter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~37 .extended_lut = "off";
defparam \msecCounter|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N17
dffeas \msecCounter|count[5] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[5] .is_wysiwyg = "true";
defparam \msecCounter|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \msecCounter|Add0~33 (
// Equation(s):
// \msecCounter|Add0~33_sumout  = SUM(( \msecCounter|count [6] ) + ( GND ) + ( \msecCounter|Add0~38  ))
// \msecCounter|Add0~34  = CARRY(( \msecCounter|count [6] ) + ( GND ) + ( \msecCounter|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~33_sumout ),
	.cout(\msecCounter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~33 .extended_lut = "off";
defparam \msecCounter|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N20
dffeas \msecCounter|count[6] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[6] .is_wysiwyg = "true";
defparam \msecCounter|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \msecCounter|Add0~29 (
// Equation(s):
// \msecCounter|Add0~29_sumout  = SUM(( \msecCounter|count [7] ) + ( GND ) + ( \msecCounter|Add0~34  ))
// \msecCounter|Add0~30  = CARRY(( \msecCounter|count [7] ) + ( GND ) + ( \msecCounter|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~29_sumout ),
	.cout(\msecCounter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~29 .extended_lut = "off";
defparam \msecCounter|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N23
dffeas \msecCounter|count[7] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[7] .is_wysiwyg = "true";
defparam \msecCounter|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \msecCounter|Add0~21 (
// Equation(s):
// \msecCounter|Add0~21_sumout  = SUM(( \msecCounter|count [8] ) + ( GND ) + ( \msecCounter|Add0~30  ))
// \msecCounter|Add0~22  = CARRY(( \msecCounter|count [8] ) + ( GND ) + ( \msecCounter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~21_sumout ),
	.cout(\msecCounter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~21 .extended_lut = "off";
defparam \msecCounter|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N26
dffeas \msecCounter|count[8] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[8] .is_wysiwyg = "true";
defparam \msecCounter|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \msecCounter|Equal0~0 (
// Equation(s):
// \msecCounter|Equal0~0_combout  = ( \msecCounter|count [8] & ( (\msecCounter|count [2] & (\msecCounter|count [0] & \msecCounter|count [1])) ) )

	.dataa(gnd),
	.datab(!\msecCounter|count [2]),
	.datac(!\msecCounter|count [0]),
	.datad(!\msecCounter|count [1]),
	.datae(gnd),
	.dataf(!\msecCounter|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\msecCounter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Equal0~0 .extended_lut = "off";
defparam \msecCounter|Equal0~0 .lut_mask = 64'h0000000000030003;
defparam \msecCounter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N27
cyclonev_lcell_comb \msecCounter|Add0~25 (
// Equation(s):
// \msecCounter|Add0~25_sumout  = SUM(( \msecCounter|count [9] ) + ( GND ) + ( \msecCounter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~25 .extended_lut = "off";
defparam \msecCounter|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N29
dffeas \msecCounter|count[9] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[9] .is_wysiwyg = "true";
defparam \msecCounter|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \msecCounter|Equal0~1 (
// Equation(s):
// \msecCounter|Equal0~1_combout  = ( \msecCounter|count [9] & ( (\msecCounter|count [6] & (\msecCounter|count [5] & \msecCounter|count [7])) ) )

	.dataa(!\msecCounter|count [6]),
	.datab(gnd),
	.datac(!\msecCounter|count [5]),
	.datad(!\msecCounter|count [7]),
	.datae(gnd),
	.dataf(!\msecCounter|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\msecCounter|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Equal0~1 .extended_lut = "off";
defparam \msecCounter|Equal0~1 .lut_mask = 64'h0000000000050005;
defparam \msecCounter|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \msecCounter|count[1]~0 (
// Equation(s):
// \msecCounter|count[1]~0_combout  = ( \msecCounter|Equal0~1_combout  & ( (!\SW[0]~input_o ) # ((!\msecCounter|count [3] & (!\msecCounter|count [4] & \msecCounter|Equal0~0_combout ))) ) ) # ( !\msecCounter|Equal0~1_combout  & ( !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\msecCounter|count [3]),
	.datac(!\msecCounter|count [4]),
	.datad(!\msecCounter|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\msecCounter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\msecCounter|count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \msecCounter|count[1]~0 .extended_lut = "off";
defparam \msecCounter|count[1]~0 .lut_mask = 64'hAAAAAAAAAAEAAAEA;
defparam \msecCounter|count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N2
dffeas \msecCounter|count[0] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[0] .is_wysiwyg = "true";
defparam \msecCounter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \msecCounter|Add0~5 (
// Equation(s):
// \msecCounter|Add0~5_sumout  = SUM(( \msecCounter|count [1] ) + ( GND ) + ( \msecCounter|Add0~2  ))
// \msecCounter|Add0~6  = CARRY(( \msecCounter|count [1] ) + ( GND ) + ( \msecCounter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~5_sumout ),
	.cout(\msecCounter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~5 .extended_lut = "off";
defparam \msecCounter|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N5
dffeas \msecCounter|count[1] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[1] .is_wysiwyg = "true";
defparam \msecCounter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \msecCounter|Add0~9 (
// Equation(s):
// \msecCounter|Add0~9_sumout  = SUM(( \msecCounter|count [2] ) + ( GND ) + ( \msecCounter|Add0~6  ))
// \msecCounter|Add0~10  = CARRY(( \msecCounter|count [2] ) + ( GND ) + ( \msecCounter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\msecCounter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\msecCounter|Add0~9_sumout ),
	.cout(\msecCounter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \msecCounter|Add0~9 .extended_lut = "off";
defparam \msecCounter|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \msecCounter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N8
dffeas \msecCounter|count[2] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[2] .is_wysiwyg = "true";
defparam \msecCounter|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N11
dffeas \msecCounter|count[3] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\msecCounter|count[1]~0_combout ),
	.sload(gnd),
	.ena(\msecCounter|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|count[3] .is_wysiwyg = "true";
defparam \msecCounter|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N9
cyclonev_lcell_comb \msecCounter|max~0 (
// Equation(s):
// \msecCounter|max~0_combout  = ( \msecCounter|Equal0~0_combout  & ( (!\msecCounter|count [3] & (\msecCounter|Equal0~1_combout  & (!\msecCounter|count [4] & \usecCounter|max~q ))) ) )

	.dataa(!\msecCounter|count [3]),
	.datab(!\msecCounter|Equal0~1_combout ),
	.datac(!\msecCounter|count [4]),
	.datad(!\usecCounter|max~q ),
	.datae(gnd),
	.dataf(!\msecCounter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\msecCounter|max~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \msecCounter|max~0 .extended_lut = "off";
defparam \msecCounter|max~0 .lut_mask = 64'h0000000000200020;
defparam \msecCounter|max~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N11
dffeas \msecCounter|max (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\msecCounter|max~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\msecCounter|max~q ),
	.prn(vcc));
// synopsys translate_off
defparam \msecCounter|max .is_wysiwyg = "true";
defparam \msecCounter|max .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \secCounter|count[3]~1 (
// Equation(s):
// \secCounter|count[3]~1_combout  = ( \msecCounter|max~q  ) # ( !\msecCounter|max~q  & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|max~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\secCounter|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \secCounter|count[3]~1 .extended_lut = "off";
defparam \secCounter|count[3]~1 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \secCounter|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \secCounter|count[0] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\secCounter|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\secCounter|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\secCounter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \secCounter|count[0] .is_wysiwyg = "true";
defparam \secCounter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N39
cyclonev_lcell_comb \secCounter|count~4 (
// Equation(s):
// \secCounter|count~4_combout  = ( \secCounter|count [1] & ( (\SW[0]~input_o  & (!\secCounter|count [3] $ (((!\secCounter|count [0]) # (!\secCounter|count [2]))))) ) ) # ( !\secCounter|count [1] & ( (\SW[0]~input_o  & (\secCounter|count [3] & 
// ((!\secCounter|count [0]) # (\secCounter|count [2])))) ) )

	.dataa(!\secCounter|count [0]),
	.datab(!\secCounter|count [2]),
	.datac(!\SW[0]~input_o ),
	.datad(!\secCounter|count [3]),
	.datae(gnd),
	.dataf(!\secCounter|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\secCounter|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \secCounter|count~4 .extended_lut = "off";
defparam \secCounter|count~4 .lut_mask = 64'h000B000B010E010E;
defparam \secCounter|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N41
dffeas \secCounter|count[3] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\secCounter|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\secCounter|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\secCounter|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \secCounter|count[3] .is_wysiwyg = "true";
defparam \secCounter|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \secCounter|count~2 (
// Equation(s):
// \secCounter|count~2_combout  = ( \secCounter|count [3] & ( (\SW[0]~input_o  & ((!\secCounter|count [0] & ((\secCounter|count [1]))) # (\secCounter|count [0] & (\secCounter|count [2] & !\secCounter|count [1])))) ) ) # ( !\secCounter|count [3] & ( 
// (\SW[0]~input_o  & (!\secCounter|count [0] $ (!\secCounter|count [1]))) ) )

	.dataa(!\secCounter|count [0]),
	.datab(!\secCounter|count [2]),
	.datac(!\SW[0]~input_o ),
	.datad(!\secCounter|count [1]),
	.datae(gnd),
	.dataf(!\secCounter|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\secCounter|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \secCounter|count~2 .extended_lut = "off";
defparam \secCounter|count~2 .lut_mask = 64'h050A050A010A010A;
defparam \secCounter|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N38
dffeas \secCounter|count[1] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\secCounter|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\secCounter|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\secCounter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \secCounter|count[1] .is_wysiwyg = "true";
defparam \secCounter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \secCounter|count~3 (
// Equation(s):
// \secCounter|count~3_combout  = ( \secCounter|count [0] & ( (\SW[0]~input_o  & (!\secCounter|count [1] $ (!\secCounter|count [2]))) ) ) # ( !\secCounter|count [0] & ( (\SW[0]~input_o  & \secCounter|count [2]) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\secCounter|count [1]),
	.datad(!\secCounter|count [2]),
	.datae(gnd),
	.dataf(!\secCounter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\secCounter|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \secCounter|count~3 .extended_lut = "off";
defparam \secCounter|count~3 .lut_mask = 64'h0033003303300330;
defparam \secCounter|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \secCounter|count[2] (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\secCounter|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\secCounter|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\secCounter|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \secCounter|count[2] .is_wysiwyg = "true";
defparam \secCounter|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N51
cyclonev_lcell_comb \secCounter|max~0 (
// Equation(s):
// \secCounter|max~0_combout  = ( \secCounter|count [3] & ( (\secCounter|count [0] & (\msecCounter|max~q  & (!\secCounter|count [2] & !\secCounter|count [1]))) ) )

	.dataa(!\secCounter|count [0]),
	.datab(!\msecCounter|max~q ),
	.datac(!\secCounter|count [2]),
	.datad(!\secCounter|count [1]),
	.datae(gnd),
	.dataf(!\secCounter|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\secCounter|max~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \secCounter|max~0 .extended_lut = "off";
defparam \secCounter|max~0 .lut_mask = 64'h0000000010001000;
defparam \secCounter|max~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N53
dffeas \secCounter|max (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\secCounter|max~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\secCounter|max~q ),
	.prn(vcc));
// synopsys translate_off
defparam \secCounter|max .is_wysiwyg = "true";
defparam \secCounter|max .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N28
dffeas \state.STATE_RESET (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_RESET .is_wysiwyg = "true";
defparam \state.STATE_RESET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = ( \state.STATE_COUNTDOWN~q  & ( \state.STATE_RESET~q  & ( (\KEY[0]~input_o  & !\secCounter|max~q ) ) ) ) # ( \state.STATE_COUNTDOWN~q  & ( !\state.STATE_RESET~q  ) ) # ( !\state.STATE_COUNTDOWN~q  & ( !\state.STATE_RESET~q  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\secCounter|max~q ),
	.datad(gnd),
	.datae(!\state.STATE_COUNTDOWN~q ),
	.dataf(!\state.STATE_RESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~36 .extended_lut = "off";
defparam \state~36 .lut_mask = 64'hFFFFFFFF00003030;
defparam \state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N26
dffeas \state.STATE_COUNTDOWN (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_COUNTDOWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_COUNTDOWN .is_wysiwyg = "true";
defparam \state.STATE_COUNTDOWN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N15
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \state.STATE_COUNTDOWN~q  & ( (!\KEY[0]~input_o ) # (\state.STATE_FALSE~q ) ) ) # ( !\state.STATE_COUNTDOWN~q  & ( \state.STATE_FALSE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_FALSE~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\state.STATE_COUNTDOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N11
dffeas \state.STATE_FALSE (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_FALSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_FALSE .is_wysiwyg = "true";
defparam \state.STATE_FALSE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \secCounter|max~q  & ( (\state.STATE_RESULT~q ) # (\state.STATE_COUNTUP~q ) ) ) # ( !\secCounter|max~q  & ( ((!\KEY[0]~input_o  & \state.STATE_COUNTUP~q )) # (\state.STATE_RESULT~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(gnd),
	.datad(!\state.STATE_RESULT~q ),
	.datae(gnd),
	.dataf(!\secCounter|max~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h22FF22FF33FF33FF;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \state.STATE_RESULT (
	.clk(\CLOCK_50_B5B~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_RESULT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_RESULT .is_wysiwyg = "true";
defparam \state.STATE_RESULT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( \msecCounter|count [3] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( \msecCounter|count [3] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( !\msecCounter|count [4] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( !\msecCounter|count [4] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\msecCounter|count [4])

	.dataa(!\msecCounter|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h000055550000AAAA;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( \msecCounter|count [5] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( \msecCounter|count [5] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\msecCounter|count [6] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\msecCounter|count [6] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\msecCounter|count [6])

	.dataa(!\msecCounter|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h000055550000AAAA;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout  = SUM(( !\msecCounter|count [7] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~10  = CARRY(( !\msecCounter|count [7] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~11  = SHARE(\msecCounter|count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout  = SUM(( \msecCounter|count [8] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~14  = CARRY(( \msecCounter|count [8] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~15  = SHARE(GND)

	.dataa(!\msecCounter|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout  = SUM(( \msecCounter|count [9] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6  = CARRY(( \msecCounter|count [9] ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\msecCounter|count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .lut_mask = 64'h0000000000003333;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N3
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( !\state.STATE_FALSE~q  ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (!\state.STATE_FALSE~q  & 
// !\state.STATE_RESULT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_FALSE~q ),
	.datad(!\state.STATE_RESULT~q ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~5_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~5 .lut_mask = 64'h0F000F000F000F00;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~4_combout  = ( \msecCounter|count [8] & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~4 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~7_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~8_combout  = ( \msecCounter|count [6] & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~8 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~15_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~15 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~16_combout  = ( \msecCounter|count [4] & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~16 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( \msecCounter|count [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~38_cout  ))
// \Div0|auto_generated|divider|divider|op_8~34  = CARRY(( \msecCounter|count [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [3])) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))
// \Div0|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [3])) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\msecCounter|count [3]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000003535;
defparam \Div0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( GND ) + ( (\Div0|auto_generated|divider|divider|StageOut[49]~16_combout ) # (\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ) ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))
// \Div0|auto_generated|divider|divider|op_8~26  = CARRY(( GND ) + ( (\Div0|auto_generated|divider|divider|StageOut[49]~16_combout ) # (\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ) ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000F00000000000;
defparam \Div0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [5])) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))
// \Div0|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [5])) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\msecCounter|count [5]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000000000003535;
defparam \Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( VCC ) + ( (\Div0|auto_generated|divider|divider|StageOut[51]~8_combout ) # (\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( VCC ) + ( (\Div0|auto_generated|divider|divider|StageOut[51]~8_combout ) # (\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000F0000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [7])) ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [7])) ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\msecCounter|count [7]),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA0A00000000;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[53]~4_combout ) # (\Div0|auto_generated|divider|divider|StageOut[53]~5_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[53]~4_combout ) # (\Div0|auto_generated|divider|divider|StageOut[53]~5_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[53]~5_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[53]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00003F3F;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [9])) ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\msecCounter|count [9]),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( !\state.STATE_FALSE~q  & ( (!\state.STATE_RESULT~q ) # (\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_RESULT~q ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\state.STATE_FALSE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'hF0FFF0FF00000000;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~1_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~2_combout  = ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \msecCounter|count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~9_combout  = ( \Div0|auto_generated|divider|divider|StageOut[51]~8_combout  & ( \Div0|auto_generated|divider|divider|StageOut[51]~7_combout  ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[51]~8_combout  & ( \Div0|auto_generated|divider|divider|StageOut[51]~7_combout  ) ) # ( \Div0|auto_generated|divider|divider|StageOut[51]~8_combout  & ( 
// !\Div0|auto_generated|divider|divider|StageOut[51]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~11_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~12_combout  = ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \msecCounter|count [5] ) )

	.dataa(!\msecCounter|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~12 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~17_combout  = ( \Div0|auto_generated|divider|divider|StageOut[49]~15_combout  ) # ( !\Div0|auto_generated|divider|divider|StageOut[49]~15_combout  & ( 
// \Div0|auto_generated|divider|divider|StageOut[49]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[49]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~17 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y5_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[48]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~19_combout  = ( \Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ) # (\msecCounter|count [3]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  & ( (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \msecCounter|count [3]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\msecCounter|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~19 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Div0|auto_generated|divider|divider|StageOut[48]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~33_sumout  = SUM(( \msecCounter|count [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~38_cout  ))
// \Div0|auto_generated|divider|divider|op_9~34  = CARRY(( \msecCounter|count [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\msecCounter|count 
// [2])) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~34  ))
// \Div0|auto_generated|divider|divider|op_9~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\msecCounter|count [2])) ) 
// + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\msecCounter|count [2]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000001D1D;
defparam \Div0|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[48]~19_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~30  ))
// \Div0|auto_generated|divider|divider|op_9~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[48]~19_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~30  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[49]~17_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26  ))
// \Div0|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[49]~17_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\Div0|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))
// \Div0|auto_generated|divider|divider|op_9~18  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[50]~12_combout )) # (\Div0|auto_generated|divider|divider|StageOut[50]~11_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[51]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))
// \Div0|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[51]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[52]~2_combout )) # (\Div0|auto_generated|divider|divider|StageOut[52]~1_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))
// \Div0|auto_generated|divider|divider|op_9~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[52]~2_combout )) # (\Div0|auto_generated|divider|divider|StageOut[52]~1_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[52]~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000E2C000000000;
defparam \Div0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[53]~4_combout )) # (\Div0|auto_generated|divider|divider|StageOut[53]~5_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[53]~5_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[53]~4_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h00000000000013DF;
defparam \Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N57
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\state.STATE_FALSE~q  & ((!\state.STATE_RESULT~q ) # (\Div0|auto_generated|divider|divider|op_9~1_sumout )))

	.dataa(!\state.STATE_RESULT~q ),
	.datab(!\state.STATE_FALSE~q ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h8C8C8C8C8C8C8C8C;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[61]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[61]~0_combout  = ( \Div0|auto_generated|divider|divider|op_8~9_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[61]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[61]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[61]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[61]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[61]~3_combout  = ( \Div0|auto_generated|divider|divider|StageOut[52]~2_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[52]~2_combout  & ( 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[52]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[52]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[52]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[61]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[61]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[61]~3 .lut_mask = 64'h0303030333333333;
defparam \Div0|auto_generated|divider|divider|StageOut[61]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~6_combout  = (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|op_8~17_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~6 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~10_combout  = ( \Div0|auto_generated|divider|divider|StageOut[51]~9_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~13_combout  = ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[50]~12_combout ) # (\Div0|auto_generated|divider|divider|StageOut[50]~11_combout ) ) ) 
// # ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Div0|auto_generated|divider|divider|op_8~21_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[50]~11_combout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[59]~13 .lut_mask = 64'h0F0F0F0F77777777;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[58]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[58]~14_combout  = (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|op_8~25_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[58]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[58]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~14 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[58]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[58]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[58]~18_combout  = (\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[49]~17_combout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[58]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[58]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~18 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[58]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~20_combout  = (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[48]~19_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~20 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[56]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[56]~21_combout  = ( \msecCounter|count [2] & ( (\Div0|auto_generated|divider|divider|op_8~33_sumout ) # (\Div0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\msecCounter|count [2] & ( 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|op_8~33_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datae(gnd),
	.dataf(!\msecCounter|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[56]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[56]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~21 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Div0|auto_generated|divider|divider|StageOut[56]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~34_cout  = CARRY(( \msecCounter|count [0] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~38_cout  ))

	.dataa(!\msecCounter|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~34 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~30_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\msecCounter|count 
// [1])) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~34_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\msecCounter|count [1]),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h00000000000011BB;
defparam \Div0|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~26_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[56]~21_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[56]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[57]~20_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[57]~20_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~18_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~21_sumout )) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[58]~18_combout ) # (\Div0|auto_generated|divider|divider|StageOut[58]~14_combout )))) ) + ( \Div0|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[58]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[58]~18_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[59]~13_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~14 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~10_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[60]~10_combout )) # (\Div0|auto_generated|divider|divider|StageOut[60]~6_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_10~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[60]~6_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~10 .lut_mask = 64'h0000E4A000000000;
defparam \Div0|auto_generated|divider|divider|op_10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[61]~3_combout )) # (\Div0|auto_generated|divider|divider|StageOut[61]~0_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[61]~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[61]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h000000000000353F;
defparam \Div0|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\state.STATE_FALSE~q  & ((!\state.STATE_RESULT~q ) # (\Div0|auto_generated|divider|divider|op_10~1_sumout )))

	.dataa(!\state.STATE_RESULT~q ),
	.datab(!\state.STATE_FALSE~q ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h88CC88CC88CC88CC;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \d2h2|WideOr6~0 (
// Equation(s):
// \d2h2|WideOr6~0_combout  = ( \Selector6~0_combout  & ( \Selector7~0_combout  & ( (((\Selector4~0_combout  & !\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector6~0_combout  & ( \Selector7~0_combout  & ( 
// (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector6~0_combout  & ( !\Selector7~0_combout  & ( ((!\Selector4~0_combout  $ (\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( 
// !\Selector6~0_combout  & ( !\Selector7~0_combout  & ( (((!\Selector4~0_combout  & \Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector5~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h2|WideOr6~0 .extended_lut = "off";
defparam \d2h2|WideOr6~0 .lut_mask = 64'h3BFFB7FF33FF73FF;
defparam \d2h2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \d2h2|WideOr5~0 (
// Equation(s):
// \d2h2|WideOr5~0_combout  = ( \Selector4~0_combout  & ( \state.STATE_COUNTDOWN~q  ) ) # ( !\Selector4~0_combout  & ( \state.STATE_COUNTDOWN~q  ) ) # ( \Selector4~0_combout  & ( !\state.STATE_COUNTDOWN~q  & ( ((!\Selector5~0_combout  & 
// (!\Selector6~0_combout  $ (!\Selector7~0_combout )))) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector4~0_combout  & ( !\state.STATE_COUNTDOWN~q  & ( ((!\Selector7~0_combout  & ((!\Selector6~0_combout ))) # (\Selector7~0_combout  & (!\Selector5~0_combout 
// ))) # (\state.STATE_COUNTUP~q ) ) ) )

	.dataa(!\Selector5~0_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector7~0_combout ),
	.datad(!\state.STATE_COUNTUP~q ),
	.datae(!\Selector4~0_combout ),
	.dataf(!\state.STATE_COUNTDOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h2|WideOr5~0 .extended_lut = "off";
defparam \d2h2|WideOr5~0 .lut_mask = 64'hCAFF28FFFFFFFFFF;
defparam \d2h2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N18
cyclonev_lcell_comb \d2h2|WideOr4~0 (
// Equation(s):
// \d2h2|WideOr4~0_combout  = ( \Selector6~0_combout  & ( \Selector7~0_combout  & ( (((!\Selector4~0_combout  & !\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector6~0_combout  & ( \Selector7~0_combout  & ( 
// ((!\Selector4~0_combout  $ (\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector6~0_combout  & ( !\Selector7~0_combout  & ( (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( 
// !\Selector6~0_combout  & ( !\Selector7~0_combout  & ( (((!\Selector4~0_combout  & !\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector5~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h2|WideOr4~0 .extended_lut = "off";
defparam \d2h2|WideOr4~0 .lut_mask = 64'hB3FF33FFB7FFB3FF;
defparam \d2h2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \d2h2|WideOr3~0 (
// Equation(s):
// \d2h2|WideOr3~0_combout  = ( \Selector6~0_combout  & ( \Selector7~0_combout  & ( (((\Selector4~0_combout  & !\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector6~0_combout  & ( \Selector7~0_combout  & ( 
// (((!\Selector4~0_combout  & \Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector6~0_combout  & ( !\Selector7~0_combout  & ( (((\Selector4~0_combout  & \Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) 
// # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector6~0_combout  & ( !\Selector7~0_combout  & ( ((!\Selector5~0_combout ) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector5~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h2|WideOr3~0 .extended_lut = "off";
defparam \d2h2|WideOr3~0 .lut_mask = 64'hF3FF37FF3BFF73FF;
defparam \d2h2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \d2h2|WideOr2~0 (
// Equation(s):
// \d2h2|WideOr2~0_combout  = ( \Selector6~0_combout  & ( \Selector7~0_combout  & ( (((\Selector4~0_combout  & !\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector6~0_combout  & ( \Selector7~0_combout  & ( 
// (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector6~0_combout  & ( !\Selector7~0_combout  & ( (((\state.STATE_COUNTDOWN~q ) # (\Selector5~0_combout )) # (\state.STATE_COUNTUP~q )) # (\Selector4~0_combout ) ) ) ) # ( 
// !\Selector6~0_combout  & ( !\Selector7~0_combout  & ( ((\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q )) # (\Selector4~0_combout ) ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector5~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h2|WideOr2~0 .extended_lut = "off";
defparam \d2h2|WideOr2~0 .lut_mask = 64'h77FF7FFF33FF73FF;
defparam \d2h2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \d2h2|WideOr1~0 (
// Equation(s):
// \d2h2|WideOr1~0_combout  = ( \Selector6~0_combout  & ( \Selector7~0_combout  & ( (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector6~0_combout  & ( \Selector7~0_combout  & ( (((\Selector4~0_combout  & \Selector5~0_combout )) # 
// (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector6~0_combout  & ( !\Selector7~0_combout  & ( ((!\Selector4~0_combout  $ (\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( 
// !\Selector6~0_combout  & ( !\Selector7~0_combout  & ( ((\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q )) # (\Selector4~0_combout ) ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector5~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h2|WideOr1~0 .extended_lut = "off";
defparam \d2h2|WideOr1~0 .lut_mask = 64'h77FFB7FF37FF33FF;
defparam \d2h2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N42
cyclonev_lcell_comb \d2h2|WideOr0~0 (
// Equation(s):
// \d2h2|WideOr0~0_combout  = ( \Selector6~0_combout  & ( \Selector7~0_combout  & ( ((!\Selector4~0_combout  $ (\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector6~0_combout  & ( \Selector7~0_combout  & ( 
// (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector6~0_combout  & ( !\Selector7~0_combout  & ( (((\Selector4~0_combout  & \Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( 
// !\Selector6~0_combout  & ( !\Selector7~0_combout  & ( (((\Selector4~0_combout  & !\Selector5~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector5~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h2|WideOr0~0 .extended_lut = "off";
defparam \d2h2|WideOr0~0 .lut_mask = 64'h73FF37FF33FFB7FF;
defparam \d2h2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \state.STATE_RESULT~q  & ( \secCounter|count [2] & ( (!\state.STATE_COUNTDOWN~q ) # (\state.STATE_FALSE~q ) ) ) ) # ( !\state.STATE_RESULT~q  & ( \secCounter|count [2] & ( (!\state.STATE_COUNTDOWN~q  & (((\state.STATE_FALSE~q 
// )))) # (\state.STATE_COUNTDOWN~q  & ((!\secCounter|count [1]) # ((!\secCounter|count [0])))) ) ) ) # ( \state.STATE_RESULT~q  & ( !\secCounter|count [2] & ( (\state.STATE_FALSE~q  & \state.STATE_COUNTDOWN~q ) ) ) ) # ( !\state.STATE_RESULT~q  & ( 
// !\secCounter|count [2] & ( (!\state.STATE_COUNTDOWN~q  & (((\state.STATE_FALSE~q )))) # (\state.STATE_COUNTDOWN~q  & (\secCounter|count [1] & ((\secCounter|count [0])))) ) ) )

	.dataa(!\secCounter|count [1]),
	.datab(!\state.STATE_FALSE~q ),
	.datac(!\secCounter|count [0]),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\state.STATE_RESULT~q ),
	.dataf(!\secCounter|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h3305003333FAFF33;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ( !\secCounter|count [2] & ( (!\secCounter|count [0]) # (!\secCounter|count [1]) ) )

	.dataa(!\secCounter|count [0]),
	.datab(gnd),
	.datac(!\secCounter|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\secCounter|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~0 .extended_lut = "off";
defparam \Add0~0 .lut_mask = 64'hFAFAFAFA00000000;
defparam \Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \secCounter|count [3] & ( (!\state.STATE_RESULT~q  & ((!\state.STATE_COUNTDOWN~q  & (\state.STATE_FALSE~q )) # (\state.STATE_COUNTDOWN~q  & ((!\Add0~0_combout ))))) # (\state.STATE_RESULT~q  & (((!\state.STATE_COUNTDOWN~q )) # 
// (\state.STATE_FALSE~q ))) ) ) # ( !\secCounter|count [3] & ( (!\state.STATE_RESULT~q  & ((!\state.STATE_COUNTDOWN~q  & (\state.STATE_FALSE~q )) # (\state.STATE_COUNTDOWN~q  & ((\Add0~0_combout ))))) # (\state.STATE_RESULT~q  & (\state.STATE_FALSE~q  & 
// ((\state.STATE_COUNTDOWN~q )))) ) )

	.dataa(!\state.STATE_RESULT~q ),
	.datab(!\state.STATE_FALSE~q ),
	.datac(!\Add0~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(gnd),
	.dataf(!\secCounter|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h221B221B77B177B1;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N21
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( !\state.STATE_FALSE~q  & ( (!\secCounter|count [0]) # ((!\state.STATE_COUNTDOWN~q  & !\state.STATE_RESULT~q )) ) )

	.dataa(!\secCounter|count [0]),
	.datab(!\state.STATE_COUNTDOWN~q ),
	.datac(gnd),
	.datad(!\state.STATE_RESULT~q ),
	.datae(gnd),
	.dataf(!\state.STATE_FALSE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'hEEAAEEAA00000000;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N45
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \secCounter|count [0] & ( (!\state.STATE_RESULT~q  & ((!\state.STATE_COUNTDOWN~q  & (\state.STATE_FALSE~q )) # (\state.STATE_COUNTDOWN~q  & ((\secCounter|count [1]))))) # (\state.STATE_RESULT~q  & ((!\state.STATE_COUNTDOWN~q  & 
// ((\secCounter|count [1]))) # (\state.STATE_COUNTDOWN~q  & (\state.STATE_FALSE~q )))) ) ) # ( !\secCounter|count [0] & ( (!\state.STATE_RESULT~q  & ((!\state.STATE_COUNTDOWN~q  & (\state.STATE_FALSE~q )) # (\state.STATE_COUNTDOWN~q  & ((!\secCounter|count 
// [1]))))) # (\state.STATE_RESULT~q  & ((!\state.STATE_COUNTDOWN~q  & ((\secCounter|count [1]))) # (\state.STATE_COUNTDOWN~q  & (\state.STATE_FALSE~q )))) ) )

	.dataa(!\state.STATE_RESULT~q ),
	.datab(!\state.STATE_FALSE~q ),
	.datac(!\state.STATE_COUNTDOWN~q ),
	.datad(!\secCounter|count [1]),
	.datae(gnd),
	.dataf(!\secCounter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h2B712B71217B217B;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N12
cyclonev_lcell_comb \d2h3|WideOr6~0 (
// Equation(s):
// \d2h3|WideOr6~0_combout  = ( \Selector2~0_combout  & ( (!\Selector1~0_combout  & (\Selector0~0_combout  & !\Selector3~0_combout )) ) ) # ( !\Selector2~0_combout  & ( (!\Selector1~0_combout  & (!\Selector0~0_combout  & !\Selector3~0_combout )) # 
// (\Selector1~0_combout  & (!\Selector0~0_combout  $ (!\Selector3~0_combout ))) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(!\Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h3|WideOr6~0 .extended_lut = "off";
defparam \d2h3|WideOr6~0 .lut_mask = 64'h9494949420202020;
defparam \d2h3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N15
cyclonev_lcell_comb \d2h3|WideOr5~0 (
// Equation(s):
// \d2h3|WideOr5~0_combout  = ( \Selector2~0_combout  & ( (!\Selector3~0_combout  & ((\Selector0~0_combout ))) # (\Selector3~0_combout  & (\Selector1~0_combout )) ) ) # ( !\Selector2~0_combout  & ( (\Selector1~0_combout  & (!\Selector0~0_combout  $ 
// (\Selector3~0_combout ))) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(gnd),
	.datad(!\Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h3|WideOr5~0 .extended_lut = "off";
defparam \d2h3|WideOr5~0 .lut_mask = 64'h4411441133553355;
defparam \d2h3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N30
cyclonev_lcell_comb \d2h3|WideOr4~0 (
// Equation(s):
// \d2h3|WideOr4~0_combout  = ( \Selector2~0_combout  & ( (!\Selector1~0_combout  & (!\Selector0~0_combout  & \Selector3~0_combout )) # (\Selector1~0_combout  & (\Selector0~0_combout )) ) ) # ( !\Selector2~0_combout  & ( (\Selector1~0_combout  & 
// (\Selector0~0_combout  & \Selector3~0_combout )) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(!\Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h3|WideOr4~0 .extended_lut = "off";
defparam \d2h3|WideOr4~0 .lut_mask = 64'h0101010119191919;
defparam \d2h3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N33
cyclonev_lcell_comb \d2h3|WideOr3~0 (
// Equation(s):
// \d2h3|WideOr3~0_combout  = ( \Selector2~0_combout  & ( (!\Selector1~0_combout  & (\Selector0~0_combout  & \Selector3~0_combout )) # (\Selector1~0_combout  & ((!\Selector3~0_combout ))) ) ) # ( !\Selector2~0_combout  & ( (!\Selector0~0_combout  & 
// (!\Selector1~0_combout  $ (\Selector3~0_combout ))) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(gnd),
	.datad(!\Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h3|WideOr3~0 .extended_lut = "off";
defparam \d2h3|WideOr3~0 .lut_mask = 64'h8844884455225522;
defparam \d2h3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N36
cyclonev_lcell_comb \d2h3|WideOr2~0 (
// Equation(s):
// \d2h3|WideOr2~0_combout  = ( \Selector2~0_combout  & ( (!\Selector0~0_combout  & !\Selector3~0_combout ) ) ) # ( !\Selector2~0_combout  & ( (!\Selector1~0_combout  & ((!\Selector3~0_combout ))) # (\Selector1~0_combout  & (!\Selector0~0_combout )) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(!\Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h3|WideOr2~0 .extended_lut = "off";
defparam \d2h3|WideOr2~0 .lut_mask = 64'hE4E4E4E4C0C0C0C0;
defparam \d2h3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N39
cyclonev_lcell_comb \d2h3|WideOr1~0 (
// Equation(s):
// \d2h3|WideOr1~0_combout  = ( \Selector2~0_combout  & ( (!\Selector0~0_combout  & ((!\Selector1~0_combout ) # (!\Selector3~0_combout ))) ) ) # ( !\Selector2~0_combout  & ( (!\Selector3~0_combout  & (!\Selector1~0_combout  $ (\Selector0~0_combout ))) ) )

	.dataa(!\Selector1~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(gnd),
	.datad(!\Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h3|WideOr1~0 .extended_lut = "off";
defparam \d2h3|WideOr1~0 .lut_mask = 64'h99009900CC88CC88;
defparam \d2h3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N18
cyclonev_lcell_comb \d2h3|WideOr0~0 (
// Equation(s):
// \d2h3|WideOr0~0_combout  = ( \Selector2~0_combout  & ( ((!\Selector1~0_combout ) # (\Selector0~0_combout )) # (\Selector3~0_combout ) ) ) # ( !\Selector2~0_combout  & ( (!\Selector0~0_combout  & ((\Selector1~0_combout ))) # (\Selector0~0_combout  & 
// ((!\Selector3~0_combout ) # (!\Selector1~0_combout ))) ) )

	.dataa(!\Selector3~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(!\Selector1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h3|WideOr0~0 .extended_lut = "off";
defparam \d2h3|WideOr0~0 .lut_mask = 64'h3E3E3E3EF7F7F7F7;
defparam \d2h3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \msecCounter|count [6] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \msecCounter|count [6] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \msecCounter|count [7] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \msecCounter|count [7] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\msecCounter|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !\msecCounter|count [8] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !\msecCounter|count [8] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(\msecCounter|count [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  = SUM(( \msecCounter|count [9] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14  = CARRY(( \msecCounter|count [9] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~22_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~22 .lut_mask = 64'h5555555500000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~23 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~23_combout  = ( \msecCounter|count [9] & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~23 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~23 .lut_mask = 64'h0000000033333333;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~17_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \msecCounter|count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~16_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~16 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~16 .lut_mask = 64'h5555555500000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \msecCounter|count [5] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( \msecCounter|count [5] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!\msecCounter|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\msecCounter|count [6])) ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\msecCounter|count [6])) ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\msecCounter|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[16]~16_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~17_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[16]~16_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~17_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000005F5F;
defparam \Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\msecCounter|count [8])) ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~26  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\msecCounter|count [8])) ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\msecCounter|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FC3000000000;
defparam \Mod1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[18]~23_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~22_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~20 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~20_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~20 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~20 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~21_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \msecCounter|count [8] ) )

	.dataa(gnd),
	.datab(!\msecCounter|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~21 .lut_mask = 64'h0000000033333333;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~18_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[16]~16_combout  ) # ( !\Mod1|auto_generated|divider|divider|StageOut[16]~16_combout  & ( 
// \Mod1|auto_generated|divider|divider|StageOut[16]~17_combout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~18 .lut_mask = 64'h55555555FFFFFFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~12_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\msecCounter|count [6]) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \msecCounter|count [6]) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\msecCounter|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \msecCounter|count [4] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( \msecCounter|count [4] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\msecCounter|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\msecCounter|count [5])) ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\msecCounter|count 
// [5])) ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\msecCounter|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~12_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~12_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[15]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~18_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))
// \Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~18_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[17]~21_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[17]~20_combout )))) ) + ( \Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~13_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[15]~12_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[15]~12_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~13 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  = (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\msecCounter|count 
// [5]))

	.dataa(gnd),
	.datab(!\msecCounter|count [5]),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .lut_mask = 64'h03F303F303F303F3;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \msecCounter|count [3] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( \msecCounter|count [3] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(!\msecCounter|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\msecCounter|count 
// [4])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))
// \Mod1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\msecCounter|count [4])) ) + 
// ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\msecCounter|count [4]),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Mod1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~18  ))
// \Mod1|auto_generated|divider|divider|op_7~22  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~13_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~22  ))
// \Mod1|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~13_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~15_combout  = ( \Mod1|auto_generated|divider|divider|op_5~13_sumout  & ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~19 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~19_combout  = (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|StageOut[16]~18_combout )

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~19 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~19 .lut_mask = 64'h0505050505050505;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~10_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~17_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[22]~19_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[22]~15_combout )))) ) + ( \Mod1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000D8880000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~11_combout  = ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~14_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[21]~13_combout  & ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout  = ( \Mod1|auto_generated|divider|divider|op_6~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout ) # (\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_6~9_sumout  & ( (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .lut_mask = 64'h11111111BBBBBBBB;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~4_combout  = ( \Mod1|auto_generated|divider|divider|op_6~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout ) # (\msecCounter|count [4]) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_6~5_sumout  & ( (\msecCounter|count [4] & \Mod1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\msecCounter|count [4]),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~4 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \msecCounter|count [2] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( \msecCounter|count [2] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\msecCounter|count [3])) 
// ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))
// \Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\msecCounter|count [3])) ) + 
// ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\msecCounter|count [3]),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))
// \Mod1|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h00000000000003CF;
defparam \Mod1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~22  ))
// \Mod1|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\Mod1|auto_generated|divider|divider|op_7~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[27]~14_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[27]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000000000004777;
defparam \Mod1|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~7_combout  = ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_7~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~10_combout  = ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .lut_mask = 64'h0000000055555555;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\Mod1|auto_generated|divider|divider|op_7~17_sumout )) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout )))

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 64'h550F550F550F550F;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~1_combout  = ( \msecCounter|count [3] & ( (\Mod1|auto_generated|divider|divider|op_7~5_sumout ) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\msecCounter|count [3] & ( 
// (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & \Mod1|auto_generated|divider|divider|op_7~5_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\msecCounter|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \msecCounter|count [1] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_9~6  = CARRY(( \msecCounter|count [1] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\msecCounter|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\msecCounter|count [2])) ) + ( \Mod1|auto_generated|divider|divider|op_9~6  ))
// \Mod1|auto_generated|divider|divider|op_9~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\msecCounter|count 
// [2])) ) + ( \Mod1|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\msecCounter|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000EE4400000000;
defparam \Mod1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~1_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~10  ))
// \Mod1|auto_generated|divider|divider|op_9~14  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~1_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~14  ))
// \Mod1|auto_generated|divider|divider|op_9~26  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~18_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\Mod1|auto_generated|divider|divider|op_8~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout )))) ) + ( \Mod1|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~3_combout  = ( !\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_8~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~6_combout  = (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~6 .lut_mask = 64'h0055005500550055;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_8~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~1_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_8~9_sumout  & ( (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & \Mod1|auto_generated|divider|divider|StageOut[30]~1_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y5_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \msecCounter|count [2] ) ) # ( !\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(gnd),
	.datad(!\msecCounter|count [2]),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h3333333300FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~5_sumout  = SUM(( \msecCounter|count [0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_10~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_10~6  = CARRY(( \msecCounter|count [0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_10~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\msecCounter|count 
// [1])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_10~6  ))
// \Mod1|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\msecCounter|count [1])) ) 
// + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\msecCounter|count [1]),
	.datad(!\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_10~10  ))
// \Mod1|auto_generated|divider|divider|op_10~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000000000001D1D;
defparam \Mod1|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~2_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_10~14  ))
// \Mod1|auto_generated|divider|divider|op_10~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_9~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~2_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~22_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\Mod1|auto_generated|divider|divider|op_9~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[37]~6_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) + ( \Mod1|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_9~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[37]~6_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_10~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_10~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \msecCounter|count [0] & ( (!\state.STATE_FALSE~q  & ((!\state.STATE_RESULT~q ) # ((!\Mod1|auto_generated|divider|divider|op_10~1_sumout  & !\Mod1|auto_generated|divider|divider|op_10~5_sumout )))) ) ) # ( !\msecCounter|count 
// [0] & ( (!\state.STATE_FALSE~q  & (((!\state.STATE_RESULT~q ) # (!\Mod1|auto_generated|divider|divider|op_10~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_10~1_sumout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\state.STATE_RESULT~q ),
	.datac(!\Mod1|auto_generated|divider|divider|op_10~5_sumout ),
	.datad(!\state.STATE_FALSE~q ),
	.datae(gnd),
	.dataf(!\msecCounter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'hFD00FD00EC00EC00;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( !\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((\state.STATE_RESULT~q  & ((!\Mod1|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_10~1_sumout  & (\Mod1|auto_generated|divider|divider|op_9~5_sumout ))))) # (\state.STATE_FALSE~q ) ) ) # ( \Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((\state.STATE_RESULT~q  & 
// ((!\Mod1|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_10~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_10~1_sumout  & (\msecCounter|count [1]))))) # (\state.STATE_FALSE~q ) ) )

	.dataa(!\state.STATE_FALSE~q ),
	.datab(!\state.STATE_RESULT~q ),
	.datac(!\msecCounter|count [1]),
	.datad(!\Mod1|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(!\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "on";
defparam \Selector14~0 .lut_mask = 64'h5577557757575757;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( !\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((\state.STATE_RESULT~q  & ((!\Mod1|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_10~13_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_10~1_sumout  & (\Mod1|auto_generated|divider|divider|op_9~9_sumout ))))) # (\state.STATE_FALSE~q ) ) ) # ( \Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((\state.STATE_RESULT~q  & 
// ((!\Mod1|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_10~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_10~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ))))) # 
// (\state.STATE_FALSE~q ) ) )

	.dataa(!\state.STATE_FALSE~q ),
	.datab(!\state.STATE_RESULT~q ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(!\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "on";
defparam \Selector13~0 .lut_mask = 64'h5577557757575757;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( !\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((\state.STATE_RESULT~q  & ((!\Mod1|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_10~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_10~1_sumout  & (\Mod1|auto_generated|divider|divider|op_9~13_sumout ))))) # (\state.STATE_FALSE~q ) ) ) # ( \Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( ((\state.STATE_RESULT~q  & 
// ((!\Mod1|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_10~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_10~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ))))) # 
// (\state.STATE_FALSE~q ) ) )

	.dataa(!\state.STATE_FALSE~q ),
	.datab(!\state.STATE_RESULT~q ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[36]~2_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_10~17_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(!\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "on";
defparam \Selector12~0 .lut_mask = 64'h5577557757575757;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \d2h0|WideOr6~0 (
// Equation(s):
// \d2h0|WideOr6~0_combout  = ( \state.STATE_COUNTUP~q  & ( \Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( \Selector12~0_combout  & ( ((!\Selector15~0_combout  & (!\Selector14~0_combout  $ (!\Selector13~0_combout )))) # (\state.STATE_COUNTDOWN~q 
// ) ) ) ) # ( \state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  & ( ((!\Selector14~0_combout  & (!\Selector15~0_combout  $ (\Selector13~0_combout )))) # (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector15~0_combout ),
	.datab(!\Selector14~0_combout ),
	.datac(!\Selector13~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h0|WideOr6~0 .extended_lut = "off";
defparam \d2h0|WideOr6~0 .lut_mask = 64'h84FFFFFF28FFFFFF;
defparam \d2h0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N6
cyclonev_lcell_comb \d2h0|WideOr5~0 (
// Equation(s):
// \d2h0|WideOr5~0_combout  = ( \state.STATE_COUNTUP~q  & ( \Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( \Selector12~0_combout  & ( ((!\Selector15~0_combout  & (\Selector14~0_combout )) # (\Selector15~0_combout  & ((\Selector13~0_combout )))) 
// # (\state.STATE_COUNTDOWN~q ) ) ) ) # ( \state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  & ( ((\Selector13~0_combout  & (!\Selector15~0_combout  $ (\Selector14~0_combout )))) # 
// (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector15~0_combout ),
	.datab(!\Selector14~0_combout ),
	.datac(!\Selector13~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h0|WideOr5~0 .extended_lut = "off";
defparam \d2h0|WideOr5~0 .lut_mask = 64'h09FFFFFF27FFFFFF;
defparam \d2h0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \d2h0|WideOr4~0 (
// Equation(s):
// \d2h0|WideOr4~0_combout  = ( \state.STATE_COUNTUP~q  & ( \Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( \Selector12~0_combout  & ( ((\Selector13~0_combout  & ((\Selector14~0_combout ) # (\Selector15~0_combout )))) # (\state.STATE_COUNTDOWN~q 
// ) ) ) ) # ( \state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  & ( ((\Selector15~0_combout  & (\Selector14~0_combout  & !\Selector13~0_combout ))) # (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector15~0_combout ),
	.datab(!\Selector14~0_combout ),
	.datac(!\Selector13~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h0|WideOr4~0 .extended_lut = "off";
defparam \d2h0|WideOr4~0 .lut_mask = 64'h10FFFFFF07FFFFFF;
defparam \d2h0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N54
cyclonev_lcell_comb \d2h0|WideOr3~0 (
// Equation(s):
// \d2h0|WideOr3~0_combout  = ( \state.STATE_COUNTUP~q  & ( \Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( \Selector12~0_combout  & ( ((\Selector14~0_combout  & (!\Selector15~0_combout  $ (!\Selector13~0_combout )))) # (\state.STATE_COUNTDOWN~q 
// ) ) ) ) # ( \state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( !\Selector12~0_combout  & ( ((!\Selector15~0_combout  & (!\Selector14~0_combout  $ (\Selector13~0_combout ))) # (\Selector15~0_combout  & 
// (!\Selector14~0_combout  & \Selector13~0_combout ))) # (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector15~0_combout ),
	.datab(!\Selector14~0_combout ),
	.datac(!\Selector13~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h0|WideOr3~0 .extended_lut = "off";
defparam \d2h0|WideOr3~0 .lut_mask = 64'h86FFFFFF12FFFFFF;
defparam \d2h0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N48
cyclonev_lcell_comb \d2h0|WideOr2~0 (
// Equation(s):
// \d2h0|WideOr2~0_combout  = ( \Selector14~0_combout  & ( \Selector12~0_combout  & ( (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector14~0_combout  & ( \Selector12~0_combout  & ( (((!\Selector13~0_combout  & !\Selector15~0_combout 
// )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector14~0_combout  & ( !\Selector12~0_combout  & ( ((!\Selector15~0_combout ) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector14~0_combout  & ( 
// !\Selector12~0_combout  & ( (((!\Selector15~0_combout ) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q )) # (\Selector13~0_combout ) ) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector15~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h0|WideOr2~0 .extended_lut = "off";
defparam \d2h0|WideOr2~0 .lut_mask = 64'hF7FFF3FFB3FF33FF;
defparam \d2h0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N6
cyclonev_lcell_comb \d2h0|WideOr1~0 (
// Equation(s):
// \d2h0|WideOr1~0_combout  = ( \Selector14~0_combout  & ( \Selector12~0_combout  & ( (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector14~0_combout  & ( \Selector12~0_combout  & ( (((\Selector13~0_combout  & !\Selector15~0_combout 
// )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector14~0_combout  & ( !\Selector12~0_combout  & ( (!\Selector13~0_combout ) # (((!\Selector15~0_combout ) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q )) ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector12~0_combout  & ( (((!\Selector13~0_combout  & !\Selector15~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector15~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h0|WideOr1~0 .extended_lut = "off";
defparam \d2h0|WideOr1~0 .lut_mask = 64'hB3FFFBFF73FF33FF;
defparam \d2h0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N0
cyclonev_lcell_comb \d2h0|WideOr0~0 (
// Equation(s):
// \d2h0|WideOr0~0_combout  = ( \Selector14~0_combout  & ( \Selector12~0_combout  & ( (\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q ) ) ) ) # ( !\Selector14~0_combout  & ( \Selector12~0_combout  & ( (((\Selector13~0_combout  & \Selector15~0_combout 
// )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( \Selector14~0_combout  & ( !\Selector12~0_combout  & ( (((\Selector13~0_combout  & !\Selector15~0_combout )) # (\state.STATE_COUNTDOWN~q )) # (\state.STATE_COUNTUP~q ) ) ) ) # ( 
// !\Selector14~0_combout  & ( !\Selector12~0_combout  & ( (!\Selector13~0_combout ) # ((\state.STATE_COUNTDOWN~q ) # (\state.STATE_COUNTUP~q )) ) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\state.STATE_COUNTUP~q ),
	.datac(!\Selector15~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector14~0_combout ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h0|WideOr0~0 .extended_lut = "off";
defparam \d2h0|WideOr0~0 .lut_mask = 64'hBBFF73FF37FF33FF;
defparam \d2h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout  = SUM(( \msecCounter|count [3] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~22  = CARRY(( \msecCounter|count [3] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~23  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~22 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout  = SUM(( !\msecCounter|count [4] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~6  = CARRY(( !\msecCounter|count [4] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~7  = SHARE(\msecCounter|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~22 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~23 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout  = SUM(( \msecCounter|count [5] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~10  = CARRY(( \msecCounter|count [5] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout  = SUM(( !\msecCounter|count [6] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~14  = CARRY(( !\msecCounter|count [6] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~15  = SHARE(\msecCounter|count [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout  = SUM(( !\msecCounter|count [7] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~26  = CARRY(( !\msecCounter|count [7] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~27  = SHARE(\msecCounter|count [7])

	.dataa(gnd),
	.datab(!\msecCounter|count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~26 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25 .lut_mask = 64'h000033330000CCCC;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout  = SUM(( \msecCounter|count [8] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~30  = CARRY(( \msecCounter|count [8] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~26 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~27 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~30 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout  = SUM(( \msecCounter|count [9] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~30  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18  = CARRY(( \msecCounter|count [9] ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~30  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~30 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~31 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~31 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~31_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~31 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~31 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~30_combout  = ( \msecCounter|count [8] & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~30 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~30 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~24_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~24 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~24 .lut_mask = 64'h5555555500000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~25_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \msecCounter|count [6] ) )

	.dataa(gnd),
	.datab(!\msecCounter|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~25 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~18_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~18 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~19_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \msecCounter|count [4])

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~19 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~19 .lut_mask = 64'h0055005500550055;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( \msecCounter|count [2] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))
// \Mod0|auto_generated|divider|divider|op_8~34  = CARRY(( \msecCounter|count [2] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [3])) ) + ( \Mod0|auto_generated|divider|divider|op_8~34  ))
// \Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [3])) ) + ( \Mod0|auto_generated|divider|divider|op_8~34  ))

	.dataa(gnd),
	.datab(!\msecCounter|count [3]),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[49]~19_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~18_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))
// \Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[49]~19_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~18_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[49]~18_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[49]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [5])) ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [5])) ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\msecCounter|count [5]),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[51]~25_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~24_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))
// \Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[51]~25_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~24_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[51]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[51]~25_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [7])) ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))
// \Mod0|auto_generated|divider|divider|op_8~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\msecCounter|count [7])) ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\msecCounter|count [7]),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FC0C00000000;
defparam \Mod0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( GND ) + ( (\Mod0|auto_generated|divider|divider|StageOut[53]~30_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~31_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))
// \Mod0|auto_generated|divider|divider|op_8~30  = CARRY(( GND ) + ( (\Mod0|auto_generated|divider|divider|StageOut[53]~30_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~31_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[53]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[53]~30_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000F00000000000;
defparam \Mod0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\msecCounter|count [9]))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout ),
	.datab(!\msecCounter|count [9]),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000000000005353;
defparam \Mod0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~27_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~27 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~27 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~28_combout  = ( \msecCounter|count [7] & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~28 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~28 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~14_combout  = ( \msecCounter|count [6] & ( (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout ) # (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ) ) ) # ( 
// !\msecCounter|count [6] & ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~13_sumout ),
	.datae(gnd),
	.dataf(!\msecCounter|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~14 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~7_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~8_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \msecCounter|count [5])

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\msecCounter|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 64'h0505050505050505;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ) # (\msecCounter|count [4]) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout  & ( (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \msecCounter|count [4]) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\msecCounter|count [4]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~21_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout  & ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ) # (\msecCounter|count [3]) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout  & ( (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \msecCounter|count [3]) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\msecCounter|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_9~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~38 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~33_sumout  = SUM(( \msecCounter|count [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~38_cout  ))
// \Mod0|auto_generated|divider|divider|op_9~34  = CARRY(( \msecCounter|count [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~33_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\msecCounter|count 
// [2])) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~34  ))
// \Mod0|auto_generated|divider|divider|op_9~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~33_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\msecCounter|count [2])) ) 
// + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\msecCounter|count [2]),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h00000000000005AF;
defparam \Mod0|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[48]~21_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_9~30  ))
// \Mod0|auto_generated|divider|divider|op_9~22  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[48]~21_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[48]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~22  ))
// \Mod0|auto_generated|divider|divider|op_9~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h00000000000005AF;
defparam \Mod0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[50]~7_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~6  ))
// \Mod0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[50]~8_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[50]~7_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000000000002777;
defparam \Mod0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~14_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~10  ))
// \Mod0|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~14_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[51]~14_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[52]~28_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[52]~27_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~14  ))
// \Mod0|auto_generated|divider|divider|op_9~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[52]~28_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[52]~27_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[52]~27_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[52]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~18_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_8~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[53]~31_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[53]~30_combout ))) ) + ( \Mod0|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[53]~30_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[53]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000EA400000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~13 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~15_combout  = (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[51]~14_combout )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[51]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~15 .lut_mask = 64'h0055005500550055;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~9_combout  = ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[50]~7_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[50]~8_combout )) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[50]~7_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[50]~8_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~9 .lut_mask = 64'h11551155BBFFBBFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~1_combout  = (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Mod0|auto_generated|divider|divider|op_8~5_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~1 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~3_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~3 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~22_combout  = ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[48]~21_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[48]~21_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[48]~21_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~22 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[56]~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~34_combout  = ( \msecCounter|count [2] & ( (\Mod0|auto_generated|divider|divider|op_8~33_sumout ) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\msecCounter|count [2] & ( 
// (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Mod0|auto_generated|divider|divider|op_8~33_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\msecCounter|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~34 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~34 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~38 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~33_sumout  = SUM(( \msecCounter|count [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_10~38_cout  ))
// \Mod0|auto_generated|divider|divider|op_10~34  = CARRY(( \msecCounter|count [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_10~38_cout  ))

	.dataa(!\msecCounter|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~33_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~34 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~33 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~33 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~29_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\msecCounter|count [1])) ) + ( \Mod0|auto_generated|divider|divider|op_10~34  ))
// \Mod0|auto_generated|divider|divider|op_10~30  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\msecCounter|count [1])) ) + ( \Mod0|auto_generated|divider|divider|op_10~34  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\msecCounter|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~29_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[56]~34_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~30  ))
// \Mod0|auto_generated|divider|divider|op_10~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~29_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[56]~34_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~30  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[56]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~21_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~22_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~26  ))
// \Mod0|auto_generated|divider|divider|op_10~22  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~22_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[57]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_9~5_sumout )))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[58]~3_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_10~22  ))
// \Mod0|auto_generated|divider|divider|op_10~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_9~5_sumout )))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[58]~3_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h0000000000001B5F;
defparam \Mod0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[59]~9_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~6  ))
// \Mod0|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[59]~9_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_10~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[59]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_9~13_sumout )))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[60]~15_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[60]~13_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_10~10  ))
// \Mod0|auto_generated|divider|divider|op_10~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_9~13_sumout )))) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[60]~15_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[60]~13_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[60]~13_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[60]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[69]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[69]~12_combout  = (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & \Mod0|auto_generated|divider|divider|op_9~13_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[69]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[69]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[69]~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[69]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~26_combout  = (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Mod0|auto_generated|divider|divider|op_8~25_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~26 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y4_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~29_combout  = (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~28_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[52]~27_combout )))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[52]~27_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[52]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~29 .lut_mask = 64'h0555055505550555;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~18_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\Mod0|auto_generated|divider|divider|op_9~25_sumout )) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[61]~29_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~26_combout )))) ) + ( \Mod0|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~25_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[61]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[61]~29_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_10~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~18 .lut_mask = 64'h0000B8880000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_10~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_10~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[69]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[69]~16_combout  = (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~13_combout )))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[60]~13_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[60]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[69]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[69]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[69]~16 .lut_mask = 64'h0333033303330333;
defparam \Mod0|auto_generated|divider|divider|StageOut[69]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[68]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[68]~6_combout  = ( \Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( !\Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~6 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[68]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[68]~10_combout  = (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[59]~9_combout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[59]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~10 .lut_mask = 64'h0033003300330033;
defparam \Mod0|auto_generated|divider|divider|StageOut[68]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[67]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[67]~4_combout  = ( \Mod0|auto_generated|divider|divider|op_9~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[58]~3_combout )) ) ) # ( !\Mod0|auto_generated|divider|divider|op_9~5_sumout  & ( (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[58]~3_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[58]~3_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[58]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[67]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~4 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[67]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[66]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[66]~20_combout  = (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & \Mod0|auto_generated|divider|divider|op_9~21_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[66]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~20 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~20 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[66]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[66]~23_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[57]~22_combout  & ( \Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[57]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[66]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~23 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~23 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[66]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~21_sumout )))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[66]~23_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[66]~20_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout  ))
// \Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~21_sumout )))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[66]~23_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[66]~20_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[66]~20_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[66]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_10~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[67]~4_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))
// \Div1|auto_generated|divider|divider|op_4~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_10~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[67]~4_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[67]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_10~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))
// \Div1|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_10~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_10~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[69]~16_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[69]~12_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))
// \Div1|auto_generated|divider|divider|op_4~6  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_10~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[69]~16_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[69]~12_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[69]~12_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[69]~16_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000ACA000000000;
defparam \Div1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_4~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h00F000F000F000F0;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[78]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[78]~11_combout  = ( \Mod0|auto_generated|divider|divider|op_10~13_sumout  & ( !\Mod0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_10~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[78]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~11 .lut_mask = 64'h0000F0F00000F0F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[78]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[78]~17_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[69]~12_combout  & ( \Mod0|auto_generated|divider|divider|op_10~1_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[69]~12_combout  
// & ( (\Mod0|auto_generated|divider|divider|StageOut[69]~16_combout  & \Mod0|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[69]~16_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[69]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[78]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~17 .lut_mask = 64'h050505050F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[78]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[68]~6_combout  & ( \Mod0|auto_generated|divider|divider|op_10~9_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\Div1|auto_generated|divider|divider|op_4~13_sumout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout  & ( \Mod0|auto_generated|divider|divider|op_10~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|op_4~13_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((!\Mod0|auto_generated|divider|divider|op_10~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout )))) ) ) ) # ( 
// \Mod0|auto_generated|divider|divider|StageOut[68]~6_combout  & ( !\Mod0|auto_generated|divider|divider|op_10~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout  & ( !\Mod0|auto_generated|divider|divider|op_10~9_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~13_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// \Mod0|auto_generated|divider|divider|StageOut[68]~10_combout )))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h505353535C5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[76]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[76]~0_combout  = (\Mod0|auto_generated|divider|divider|op_10~5_sumout  & !\Mod0|auto_generated|divider|divider|op_10~1_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|op_10~5_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[76]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~0 .lut_mask = 64'h5050505050505050;
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[76]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[76]~5_combout  = (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[67]~4_combout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[67]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[76]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~5 .lut_mask = 64'h0303030303030303;
defparam \Mod0|auto_generated|divider|divider|StageOut[76]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[66]~23_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[66]~20_combout )) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~17_sumout  & 
// ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Mod0|auto_generated|divider|divider|op_10~21_sumout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~17_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[66]~23_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[66]~20_combout ))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_4~17_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Mod0|auto_generated|divider|divider|op_10~21_sumout ) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~21_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[66]~20_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[66]~23_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .lut_mask = 64'h11110555BBBBAFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[65]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[65]~33_combout  = ( \Mod0|auto_generated|divider|divider|op_9~29_sumout  & ( !\Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[65]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~33 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~33 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[65]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[65]~35_combout  = (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[56]~34_combout )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[56]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[65]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~35 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~35 .lut_mask = 64'h0055005500550055;
defparam \Mod0|auto_generated|divider|divider|StageOut[65]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[65]~35_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[65]~33_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_10~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[65]~35_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[65]~33_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[65]~33_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[65]~35_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000CAC00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[76]~5_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[76]~0_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~10  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[76]~5_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[76]~0_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[76]~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[76]~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))
// \Div1|auto_generated|divider|divider|op_5~14  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[17]~7_combout  ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~5_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[78]~17_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[78]~11_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[78]~11_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[78]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h000000000000535F;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~4_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[68]~10_combout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_10~1_sumout ) # 
// (\Mod0|auto_generated|divider|divider|op_10~9_sumout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|op_10~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout ))))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_10~9_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[68]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[68]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 64'h0047004700770077;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~1_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[76]~0_combout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Div1|auto_generated|divider|divider|op_4~9_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[76]~0_combout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~9_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[76]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[76]~5_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[76]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h330F330F33FF33FF;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[74]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[74]~32_combout  = (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & \Mod0|auto_generated|divider|divider|op_10~25_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_10~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[74]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[74]~32 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[74]~32 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[74]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[74]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[74]~36_combout  = (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[65]~33_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[65]~35_combout )))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[65]~35_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[65]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[74]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[74]~36 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[74]~36 .lut_mask = 64'h0333033303330333;
defparam \Mod0|auto_generated|divider|divider|StageOut[74]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y3_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[64]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[64]~38_combout  = ( \Mod0|auto_generated|divider|divider|op_9~33_sumout  & ( !\Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[64]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~38 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X59_Y3_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[64]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[64]~39_combout  = ( \Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \msecCounter|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\msecCounter|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[64]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~39 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~39 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[64]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_10~29_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[64]~39_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[64]~38_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))
// \Div1|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_10~29_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[64]~39_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[64]~38_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_10~29_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[64]~38_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[64]~39_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000ACA00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[74]~36_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[74]~32_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))
// \Div1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[74]~36_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[74]~32_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[74]~32_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[74]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))
// \Div1|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))
// \Div1|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[17]~4_combout )) # (\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\state.STATE_FALSE~q  ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\state.STATE_FALSE~q  & !\state.STATE_RESULT~q ) ) )

	.dataa(!\state.STATE_FALSE~q ),
	.datab(gnd),
	.datac(!\state.STATE_RESULT~q ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'hA0A0AAAAA0A0AAAA;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~0_combout  = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~2_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[16]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~6_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[15]~5_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_5~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .lut_mask = 64'h3333333300FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~8_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[74]~36_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[74]~32_combout ) ) ) 
// # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[74]~32_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[74]~36_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .lut_mask = 64'h555555550FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[73]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[73]~37_combout  = (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & \Mod0|auto_generated|divider|divider|op_10~29_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_10~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[73]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~37 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~37 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y3_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[73]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[73]~40_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[64]~39_combout  & ( \Mod0|auto_generated|divider|divider|op_10~1_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[64]~39_combout  
// & ( (\Mod0|auto_generated|divider|divider|StageOut[64]~38_combout  & \Mod0|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[64]~38_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[64]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[73]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~40 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~40 .lut_mask = 64'h000F000F00FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[73]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_10~1_sumout  & (\Mod0|auto_generated|divider|divider|op_10~33_sumout )) # (\Mod0|auto_generated|divider|divider|op_10~1_sumout  & ((\msecCounter|count 
// [0]))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_10~33_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\msecCounter|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000004747;
defparam \Div1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~21_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[73]~40_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[73]~37_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[73]~37_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[73]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( \Div1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[21]~6_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~9_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ) # (\Div1|auto_generated|divider|divider|StageOut[22]~0_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( !\state.STATE_FALSE~q  & ( (!\state.STATE_RESULT~q ) # (\Div1|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.STATE_RESULT~q ),
	.datae(!\state.STATE_FALSE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'hFF550000FF550000;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N27
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( !\state.STATE_FALSE~q  & ( (!\state.STATE_RESULT~q ) # (\Div1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\state.STATE_RESULT~q ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\state.STATE_FALSE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'hAFAF0000AFAF0000;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( !\state.STATE_FALSE~q  & ( (!\state.STATE_RESULT~q ) # (\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\state.STATE_RESULT~q ),
	.datad(gnd),
	.datae(!\state.STATE_FALSE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'hF3F30000F3F30000;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \d2h1|WideOr6~0 (
// Equation(s):
// \d2h1|WideOr6~0_combout  = ( \Selector8~0_combout  & ( \state.STATE_COUNTUP~q  ) ) # ( !\Selector8~0_combout  & ( \state.STATE_COUNTUP~q  ) ) # ( \Selector8~0_combout  & ( !\state.STATE_COUNTUP~q  & ( ((\Selector10~0_combout  & (!\Selector11~0_combout  $ 
// (!\Selector9~0_combout )))) # (\state.STATE_COUNTDOWN~q ) ) ) ) # ( !\Selector8~0_combout  & ( !\state.STATE_COUNTUP~q  & ( ((!\Selector11~0_combout  & (!\Selector10~0_combout  $ (!\Selector9~0_combout )))) # (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector10~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector9~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector8~0_combout ),
	.dataf(!\state.STATE_COUNTUP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h1|WideOr6~0 .extended_lut = "off";
defparam \d2h1|WideOr6~0 .lut_mask = 64'h48FF14FFFFFFFFFF;
defparam \d2h1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N54
cyclonev_lcell_comb \d2h1|WideOr5~0 (
// Equation(s):
// \d2h1|WideOr5~0_combout  = ( \state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  ) ) # ( !\state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  ) ) # ( \state.STATE_COUNTUP~q  & ( !\state.STATE_COUNTDOWN~q  ) ) # ( !\state.STATE_COUNTUP~q  & ( 
// !\state.STATE_COUNTDOWN~q  & ( (!\Selector8~0_combout  & ((!\Selector11~0_combout  & (!\Selector10~0_combout )) # (\Selector11~0_combout  & ((!\Selector9~0_combout ))))) # (\Selector8~0_combout  & (!\Selector9~0_combout  & (!\Selector11~0_combout  $ 
// (!\Selector10~0_combout )))) ) ) )

	.dataa(!\Selector8~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector10~0_combout ),
	.datad(!\Selector9~0_combout ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\state.STATE_COUNTDOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h1|WideOr5~0 .extended_lut = "off";
defparam \d2h1|WideOr5~0 .lut_mask = 64'hB680FFFFFFFFFFFF;
defparam \d2h1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N24
cyclonev_lcell_comb \d2h1|WideOr4~0 (
// Equation(s):
// \d2h1|WideOr4~0_combout  = ( \state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  ) ) # ( !\state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  ) ) # ( \state.STATE_COUNTUP~q  & ( !\state.STATE_COUNTDOWN~q  ) ) # ( !\state.STATE_COUNTUP~q  & ( 
// !\state.STATE_COUNTDOWN~q  & ( (!\Selector8~0_combout  & (!\Selector9~0_combout  & ((!\Selector10~0_combout ) # (\Selector11~0_combout )))) # (\Selector8~0_combout  & (\Selector11~0_combout  & (!\Selector10~0_combout  & \Selector9~0_combout ))) ) ) )

	.dataa(!\Selector8~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector10~0_combout ),
	.datad(!\Selector9~0_combout ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\state.STATE_COUNTDOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h1|WideOr4~0 .extended_lut = "off";
defparam \d2h1|WideOr4~0 .lut_mask = 64'hA210FFFFFFFFFFFF;
defparam \d2h1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \d2h1|WideOr3~0 (
// Equation(s):
// \d2h1|WideOr3~0_combout  = ( \Selector8~0_combout  & ( \state.STATE_COUNTUP~q  ) ) # ( !\Selector8~0_combout  & ( \state.STATE_COUNTUP~q  ) ) # ( \Selector8~0_combout  & ( !\state.STATE_COUNTUP~q  & ( ((!\Selector10~0_combout  & (!\Selector11~0_combout  & 
// !\Selector9~0_combout )) # (\Selector10~0_combout  & (!\Selector11~0_combout  $ (!\Selector9~0_combout )))) # (\state.STATE_COUNTDOWN~q ) ) ) ) # ( !\Selector8~0_combout  & ( !\state.STATE_COUNTUP~q  & ( ((!\Selector10~0_combout  & (!\Selector11~0_combout 
//  $ (\Selector9~0_combout )))) # (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector10~0_combout ),
	.datab(!\state.STATE_COUNTDOWN~q ),
	.datac(!\Selector11~0_combout ),
	.datad(!\Selector9~0_combout ),
	.datae(!\Selector8~0_combout ),
	.dataf(!\state.STATE_COUNTUP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h1|WideOr3~0 .extended_lut = "off";
defparam \d2h1|WideOr3~0 .lut_mask = 64'hB33BB773FFFFFFFF;
defparam \d2h1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \d2h1|WideOr2~0 (
// Equation(s):
// \d2h1|WideOr2~0_combout  = ( \Selector8~0_combout  & ( \state.STATE_COUNTUP~q  ) ) # ( !\Selector8~0_combout  & ( \state.STATE_COUNTUP~q  ) ) # ( \Selector8~0_combout  & ( !\state.STATE_COUNTUP~q  & ( (!\Selector11~0_combout ) # (((\Selector10~0_combout  
// & !\Selector9~0_combout )) # (\state.STATE_COUNTDOWN~q )) ) ) ) # ( !\Selector8~0_combout  & ( !\state.STATE_COUNTUP~q  & ( ((\Selector10~0_combout  & (!\Selector11~0_combout  & \Selector9~0_combout ))) # (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector10~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector9~0_combout ),
	.datad(!\state.STATE_COUNTDOWN~q ),
	.datae(!\Selector8~0_combout ),
	.dataf(!\state.STATE_COUNTUP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h1|WideOr2~0 .extended_lut = "off";
defparam \d2h1|WideOr2~0 .lut_mask = 64'h04FFDCFFFFFFFFFF;
defparam \d2h1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X65_Y3_N42
cyclonev_lcell_comb \d2h1|WideOr1~0 (
// Equation(s):
// \d2h1|WideOr1~0_combout  = ( \state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  ) ) # ( !\state.STATE_COUNTUP~q  & ( \state.STATE_COUNTDOWN~q  ) ) # ( \state.STATE_COUNTUP~q  & ( !\state.STATE_COUNTDOWN~q  ) ) # ( !\state.STATE_COUNTUP~q  & ( 
// !\state.STATE_COUNTDOWN~q  & ( (!\Selector11~0_combout  & (!\Selector8~0_combout  $ (((!\Selector10~0_combout ) # (\Selector9~0_combout ))))) # (\Selector11~0_combout  & (\Selector8~0_combout  & (!\Selector10~0_combout  & \Selector9~0_combout ))) ) ) )

	.dataa(!\Selector8~0_combout ),
	.datab(!\Selector11~0_combout ),
	.datac(!\Selector10~0_combout ),
	.datad(!\Selector9~0_combout ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\state.STATE_COUNTDOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h1|WideOr1~0 .extended_lut = "off";
defparam \d2h1|WideOr1~0 .lut_mask = 64'h4854FFFFFFFFFFFF;
defparam \d2h1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \d2h1|WideOr0~0 (
// Equation(s):
// \d2h1|WideOr0~0_combout  = ( \state.STATE_COUNTUP~q  & ( \Selector11~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( \Selector11~0_combout  & ( ((\Selector10~0_combout  & (!\Selector8~0_combout  $ (\Selector9~0_combout )))) # (\state.STATE_COUNTDOWN~q ) ) 
// ) ) # ( \state.STATE_COUNTUP~q  & ( !\Selector11~0_combout  ) ) # ( !\state.STATE_COUNTUP~q  & ( !\Selector11~0_combout  & ( ((\Selector8~0_combout  & (!\Selector10~0_combout  $ (\Selector9~0_combout )))) # (\state.STATE_COUNTDOWN~q ) ) ) )

	.dataa(!\Selector8~0_combout ),
	.datab(!\state.STATE_COUNTDOWN~q ),
	.datac(!\Selector10~0_combout ),
	.datad(!\Selector9~0_combout ),
	.datae(!\state.STATE_COUNTUP~q ),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2h1|WideOr0~0 .extended_lut = "off";
defparam \d2h1|WideOr0~0 .lut_mask = 64'h7337FFFF3B37FFFF;
defparam \d2h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N75
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK_125_p~input (
	.i(CLOCK_125_p),
	.ibar(\CLOCK_125_p(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_125_p~input_o ));
// synopsys translate_off
defparam \CLOCK_125_p~input .bus_hold = "false";
defparam \CLOCK_125_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y32_N44
cyclonev_io_ibuf \CLOCK_50_B6A~input (
	.i(CLOCK_50_B6A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B6A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B6A~input .bus_hold = "false";
defparam \CLOCK_50_B6A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N1
cyclonev_io_ibuf \CLOCK_50_B7A~input (
	.i(CLOCK_50_B7A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B7A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B7A~input .bus_hold = "false";
defparam \CLOCK_50_B7A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y61_N18
cyclonev_io_ibuf \CLOCK_50_B8A~input (
	.i(CLOCK_50_B8A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50_B8A~input_o ));
// synopsys translate_off
defparam \CLOCK_50_B8A~input .bus_hold = "false";
defparam \CLOCK_50_B8A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y12_N55
cyclonev_io_ibuf \CPU_RESET_n~input (
	.i(CPU_RESET_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CPU_RESET_n~input_o ));
// synopsys translate_off
defparam \CPU_RESET_n~input .bus_hold = "false";
defparam \CPU_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N18
cyclonev_io_ibuf \HDMI_TX_INT~input (
	.i(HDMI_TX_INT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HDMI_TX_INT~input_o ));
// synopsys translate_off
defparam \HDMI_TX_INT~input .bus_hold = "false";
defparam \HDMI_TX_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN0~input (
	.i(HSMC_CLKIN0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN0~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN0~input .bus_hold = "false";
defparam \HSMC_CLKIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N18
cyclonev_io_ibuf \HSMC_CLKIN_n[1]~input (
	.i(HSMC_CLKIN_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_n[1]~input .bus_hold = "false";
defparam \HSMC_CLKIN_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y61_N18
cyclonev_io_ibuf \HSMC_CLKIN_n[2]~input (
	.i(HSMC_CLKIN_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_n[2]~input .bus_hold = "false";
defparam \HSMC_CLKIN_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN_p[1]~input (
	.i(HSMC_CLKIN_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_p[1]~input .bus_hold = "false";
defparam \HSMC_CLKIN_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y61_N1
cyclonev_io_ibuf \HSMC_CLKIN_p[2]~input (
	.i(HSMC_CLKIN_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_CLKIN_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_p[2]~input .bus_hold = "false";
defparam \HSMC_CLKIN_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y61_N1
cyclonev_io_ibuf \UART_RX~input (
	.i(UART_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\UART_RX~input_o ));
// synopsys translate_off
defparam \UART_RX~input .bus_hold = "false";
defparam \UART_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N92
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y61_N52
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y61_N58
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N75
cyclonev_io_ibuf \HSMC_D[0]~input (
	.i(HSMC_D[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[0]~input_o ));
// synopsys translate_off
defparam \HSMC_D[0]~input .bus_hold = "false";
defparam \HSMC_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N1
cyclonev_io_ibuf \HSMC_D[1]~input (
	.i(HSMC_D[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[1]~input_o ));
// synopsys translate_off
defparam \HSMC_D[1]~input .bus_hold = "false";
defparam \HSMC_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N92
cyclonev_io_ibuf \HSMC_D[2]~input (
	.i(HSMC_D[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[2]~input_o ));
// synopsys translate_off
defparam \HSMC_D[2]~input .bus_hold = "false";
defparam \HSMC_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N18
cyclonev_io_ibuf \HSMC_D[3]~input (
	.i(HSMC_D[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_D[3]~input_o ));
// synopsys translate_off
defparam \HSMC_D[3]~input .bus_hold = "false";
defparam \HSMC_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[0]~input (
	.i(HSMC_RX_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[0]~input .bus_hold = "false";
defparam \HSMC_RX_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[1]~input (
	.i(HSMC_RX_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[1]~input .bus_hold = "false";
defparam \HSMC_RX_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[2]~input (
	.i(HSMC_RX_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[2]~input .bus_hold = "false";
defparam \HSMC_RX_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[3]~input (
	.i(HSMC_RX_n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[3]~input .bus_hold = "false";
defparam \HSMC_RX_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[4]~input (
	.i(HSMC_RX_n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[4]~input .bus_hold = "false";
defparam \HSMC_RX_n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[5]~input (
	.i(HSMC_RX_n[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[5]~input .bus_hold = "false";
defparam \HSMC_RX_n[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[6]~input (
	.i(HSMC_RX_n[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[6]~input .bus_hold = "false";
defparam \HSMC_RX_n[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[7]~input (
	.i(HSMC_RX_n[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[7]~input .bus_hold = "false";
defparam \HSMC_RX_n[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[8]~input (
	.i(HSMC_RX_n[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[8]~input .bus_hold = "false";
defparam \HSMC_RX_n[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[9]~input (
	.i(HSMC_RX_n[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[9]~input .bus_hold = "false";
defparam \HSMC_RX_n[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[10]~input (
	.i(HSMC_RX_n[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[10]~input .bus_hold = "false";
defparam \HSMC_RX_n[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[11]~input (
	.i(HSMC_RX_n[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[11]~input .bus_hold = "false";
defparam \HSMC_RX_n[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[12]~input (
	.i(HSMC_RX_n[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[12]~input .bus_hold = "false";
defparam \HSMC_RX_n[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[13]~input (
	.i(HSMC_RX_n[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[13]~input .bus_hold = "false";
defparam \HSMC_RX_n[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[14]~input (
	.i(HSMC_RX_n[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[14]~input .bus_hold = "false";
defparam \HSMC_RX_n[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N58
cyclonev_io_ibuf \HSMC_RX_n[15]~input (
	.i(HSMC_RX_n[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[15]~input .bus_hold = "false";
defparam \HSMC_RX_n[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N18
cyclonev_io_ibuf \HSMC_RX_n[16]~input (
	.i(HSMC_RX_n[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_n[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_n[16]~input .bus_hold = "false";
defparam \HSMC_RX_n[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[0]~input (
	.i(HSMC_RX_p[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[0]~input .bus_hold = "false";
defparam \HSMC_RX_p[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[1]~input (
	.i(HSMC_RX_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[1]~input .bus_hold = "false";
defparam \HSMC_RX_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[2]~input (
	.i(HSMC_RX_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[2]~input .bus_hold = "false";
defparam \HSMC_RX_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[3]~input (
	.i(HSMC_RX_p[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[3]~input .bus_hold = "false";
defparam \HSMC_RX_p[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[4]~input (
	.i(HSMC_RX_p[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[4]~input .bus_hold = "false";
defparam \HSMC_RX_p[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[5]~input (
	.i(HSMC_RX_p[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[5]~input .bus_hold = "false";
defparam \HSMC_RX_p[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[6]~input (
	.i(HSMC_RX_p[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[6]~input .bus_hold = "false";
defparam \HSMC_RX_p[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[7]~input (
	.i(HSMC_RX_p[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[7]~input .bus_hold = "false";
defparam \HSMC_RX_p[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[8]~input (
	.i(HSMC_RX_p[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[8]~input .bus_hold = "false";
defparam \HSMC_RX_p[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[9]~input (
	.i(HSMC_RX_p[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[9]~input .bus_hold = "false";
defparam \HSMC_RX_p[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[10]~input (
	.i(HSMC_RX_p[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[10]~input .bus_hold = "false";
defparam \HSMC_RX_p[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[11]~input (
	.i(HSMC_RX_p[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[11]~input .bus_hold = "false";
defparam \HSMC_RX_p[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[12]~input (
	.i(HSMC_RX_p[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[12]~input .bus_hold = "false";
defparam \HSMC_RX_p[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[13]~input (
	.i(HSMC_RX_p[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[13]~input .bus_hold = "false";
defparam \HSMC_RX_p[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[14]~input (
	.i(HSMC_RX_p[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[14]~input .bus_hold = "false";
defparam \HSMC_RX_p[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N41
cyclonev_io_ibuf \HSMC_RX_p[15]~input (
	.i(HSMC_RX_p[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[15]~input .bus_hold = "false";
defparam \HSMC_RX_p[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N1
cyclonev_io_ibuf \HSMC_RX_p[16]~input (
	.i(HSMC_RX_p[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_RX_p[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_p[16]~input .bus_hold = "false";
defparam \HSMC_RX_p[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[0]~input (
	.i(HSMC_TX_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[0]~input .bus_hold = "false";
defparam \HSMC_TX_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[1]~input (
	.i(HSMC_TX_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[1]~input .bus_hold = "false";
defparam \HSMC_TX_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[2]~input (
	.i(HSMC_TX_n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[2]~input .bus_hold = "false";
defparam \HSMC_TX_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[3]~input (
	.i(HSMC_TX_n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[3]~input .bus_hold = "false";
defparam \HSMC_TX_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[4]~input (
	.i(HSMC_TX_n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[4]~input .bus_hold = "false";
defparam \HSMC_TX_n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[5]~input (
	.i(HSMC_TX_n[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[5]~input .bus_hold = "false";
defparam \HSMC_TX_n[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[6]~input (
	.i(HSMC_TX_n[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[6]~input .bus_hold = "false";
defparam \HSMC_TX_n[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[7]~input (
	.i(HSMC_TX_n[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[7]~input .bus_hold = "false";
defparam \HSMC_TX_n[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[8]~input (
	.i(HSMC_TX_n[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[8]~input .bus_hold = "false";
defparam \HSMC_TX_n[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[9]~input (
	.i(HSMC_TX_n[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[9]~input .bus_hold = "false";
defparam \HSMC_TX_n[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[10]~input (
	.i(HSMC_TX_n[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[10]~input .bus_hold = "false";
defparam \HSMC_TX_n[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[11]~input (
	.i(HSMC_TX_n[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[11]~input .bus_hold = "false";
defparam \HSMC_TX_n[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[12]~input (
	.i(HSMC_TX_n[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[12]~input .bus_hold = "false";
defparam \HSMC_TX_n[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[13]~input (
	.i(HSMC_TX_n[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[13]~input .bus_hold = "false";
defparam \HSMC_TX_n[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[14]~input (
	.i(HSMC_TX_n[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[14]~input .bus_hold = "false";
defparam \HSMC_TX_n[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N52
cyclonev_io_ibuf \HSMC_TX_n[15]~input (
	.i(HSMC_TX_n[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[15]~input .bus_hold = "false";
defparam \HSMC_TX_n[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N92
cyclonev_io_ibuf \HSMC_TX_n[16]~input (
	.i(HSMC_TX_n[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_n[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_n[16]~input .bus_hold = "false";
defparam \HSMC_TX_n[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[0]~input (
	.i(HSMC_TX_p[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[0]~input .bus_hold = "false";
defparam \HSMC_TX_p[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[1]~input (
	.i(HSMC_TX_p[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[1]~input .bus_hold = "false";
defparam \HSMC_TX_p[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[2]~input (
	.i(HSMC_TX_p[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[2]~input .bus_hold = "false";
defparam \HSMC_TX_p[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[3]~input (
	.i(HSMC_TX_p[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[3]~input .bus_hold = "false";
defparam \HSMC_TX_p[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[4]~input (
	.i(HSMC_TX_p[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[4]~input .bus_hold = "false";
defparam \HSMC_TX_p[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[5]~input (
	.i(HSMC_TX_p[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[5]~input .bus_hold = "false";
defparam \HSMC_TX_p[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[6]~input (
	.i(HSMC_TX_p[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[6]~input .bus_hold = "false";
defparam \HSMC_TX_p[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[7]~input (
	.i(HSMC_TX_p[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[7]~input .bus_hold = "false";
defparam \HSMC_TX_p[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[8]~input (
	.i(HSMC_TX_p[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[8]~input .bus_hold = "false";
defparam \HSMC_TX_p[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[9]~input (
	.i(HSMC_TX_p[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[9]~input .bus_hold = "false";
defparam \HSMC_TX_p[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[10]~input (
	.i(HSMC_TX_p[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[10]~input .bus_hold = "false";
defparam \HSMC_TX_p[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[11]~input (
	.i(HSMC_TX_p[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[11]~input .bus_hold = "false";
defparam \HSMC_TX_p[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[12]~input (
	.i(HSMC_TX_p[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[12]~input .bus_hold = "false";
defparam \HSMC_TX_p[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[13]~input (
	.i(HSMC_TX_p[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[13]~input .bus_hold = "false";
defparam \HSMC_TX_p[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[14]~input (
	.i(HSMC_TX_p[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[14]~input .bus_hold = "false";
defparam \HSMC_TX_p[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y61_N35
cyclonev_io_ibuf \HSMC_TX_p[15]~input (
	.i(HSMC_TX_p[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[15]~input .bus_hold = "false";
defparam \HSMC_TX_p[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y61_N75
cyclonev_io_ibuf \HSMC_TX_p[16]~input (
	.i(HSMC_TX_p[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HSMC_TX_p[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_p[16]~input .bus_hold = "false";
defparam \HSMC_TX_p[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y61_N18
cyclonev_io_ibuf \I2C_SDA~input (
	.i(I2C_SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SDA~input_o ));
// synopsys translate_off
defparam \I2C_SDA~input .bus_hold = "false";
defparam \I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N78
cyclonev_io_ibuf \SRAM_D[0]~input (
	.i(SRAM_D[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[0]~input_o ));
// synopsys translate_off
defparam \SRAM_D[0]~input .bus_hold = "false";
defparam \SRAM_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y40_N95
cyclonev_io_ibuf \SRAM_D[1]~input (
	.i(SRAM_D[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[1]~input_o ));
// synopsys translate_off
defparam \SRAM_D[1]~input .bus_hold = "false";
defparam \SRAM_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N4
cyclonev_io_ibuf \SRAM_D[2]~input (
	.i(SRAM_D[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[2]~input_o ));
// synopsys translate_off
defparam \SRAM_D[2]~input .bus_hold = "false";
defparam \SRAM_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N21
cyclonev_io_ibuf \SRAM_D[3]~input (
	.i(SRAM_D[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[3]~input_o ));
// synopsys translate_off
defparam \SRAM_D[3]~input .bus_hold = "false";
defparam \SRAM_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N38
cyclonev_io_ibuf \SRAM_D[4]~input (
	.i(SRAM_D[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[4]~input_o ));
// synopsys translate_off
defparam \SRAM_D[4]~input .bus_hold = "false";
defparam \SRAM_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y41_N55
cyclonev_io_ibuf \SRAM_D[5]~input (
	.i(SRAM_D[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[5]~input_o ));
// synopsys translate_off
defparam \SRAM_D[5]~input .bus_hold = "false";
defparam \SRAM_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N4
cyclonev_io_ibuf \SRAM_D[6]~input (
	.i(SRAM_D[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[6]~input_o ));
// synopsys translate_off
defparam \SRAM_D[6]~input .bus_hold = "false";
defparam \SRAM_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N21
cyclonev_io_ibuf \SRAM_D[7]~input (
	.i(SRAM_D[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[7]~input_o ));
// synopsys translate_off
defparam \SRAM_D[7]~input .bus_hold = "false";
defparam \SRAM_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N38
cyclonev_io_ibuf \SRAM_D[8]~input (
	.i(SRAM_D[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[8]~input_o ));
// synopsys translate_off
defparam \SRAM_D[8]~input .bus_hold = "false";
defparam \SRAM_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y43_N55
cyclonev_io_ibuf \SRAM_D[9]~input (
	.i(SRAM_D[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[9]~input_o ));
// synopsys translate_off
defparam \SRAM_D[9]~input .bus_hold = "false";
defparam \SRAM_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N4
cyclonev_io_ibuf \SRAM_D[10]~input (
	.i(SRAM_D[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[10]~input_o ));
// synopsys translate_off
defparam \SRAM_D[10]~input .bus_hold = "false";
defparam \SRAM_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N21
cyclonev_io_ibuf \SRAM_D[11]~input (
	.i(SRAM_D[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[11]~input_o ));
// synopsys translate_off
defparam \SRAM_D[11]~input .bus_hold = "false";
defparam \SRAM_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N38
cyclonev_io_ibuf \SRAM_D[12]~input (
	.i(SRAM_D[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[12]~input_o ));
// synopsys translate_off
defparam \SRAM_D[12]~input .bus_hold = "false";
defparam \SRAM_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y45_N55
cyclonev_io_ibuf \SRAM_D[13]~input (
	.i(SRAM_D[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[13]~input_o ));
// synopsys translate_off
defparam \SRAM_D[13]~input .bus_hold = "false";
defparam \SRAM_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y47_N44
cyclonev_io_ibuf \SRAM_D[14]~input (
	.i(SRAM_D[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[14]~input_o ));
// synopsys translate_off
defparam \SRAM_D[14]~input .bus_hold = "false";
defparam \SRAM_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y47_N61
cyclonev_io_ibuf \SRAM_D[15]~input (
	.i(SRAM_D[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRAM_D[15]~input_o ));
// synopsys translate_off
defparam \SRAM_D[15]~input .bus_hold = "false";
defparam \SRAM_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X41_Y30_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
