Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug  3 23:11:54 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.115        0.000                      0                 3486        0.047        0.000                      0                 3486        4.500        0.000                       0                  1709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.115        0.000                      0                 3485        0.047        0.000                      0                 3485        9.500        0.000                       0                  1707  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 4.172ns (23.273%)  route 13.754ns (76.727%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.883    26.072    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.072    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 4.172ns (23.273%)  route 13.754ns (76.727%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.883    26.072    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.072    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 4.172ns (23.273%)  route 13.754ns (76.727%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.883    26.072    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.072    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.926ns  (logic 4.172ns (23.273%)  route 13.754ns (76.727%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.883    26.072    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.072    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.886ns  (logic 4.172ns (23.325%)  route 13.714ns (76.675%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.843    26.032    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.886ns  (logic 4.172ns (23.325%)  route 13.714ns (76.675%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.843    26.032    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.886ns  (logic 4.172ns (23.325%)  route 13.714ns (76.675%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.843    26.032    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.886ns  (logic 4.172ns (23.325%)  route 13.714ns (76.675%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.843    26.032    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.632    27.187    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.772ns  (logic 4.172ns (23.475%)  route 13.600ns (76.525%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.728    25.918    uart_instance/tx_register
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X11Y101        FDRE (Setup_fdre_C_R)       -0.632    27.441    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -25.918    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.732ns  (logic 4.172ns (23.528%)  route 13.560ns (76.472%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.146ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.740     8.146    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y104        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.456     8.602 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[5]/Q
                         net (fo=6, routed)           0.996     9.598    riscv_steel_core_instance/instruction_csr_address_stage3[5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.152     9.750 f  riscv_steel_core_instance/integer_file[30][29]_i_21/O
                         net (fo=2, routed)           0.677    10.427    riscv_steel_core_instance/integer_file[30][29]_i_21_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I4_O)        0.326    10.753 f  riscv_steel_core_instance/integer_file[30][30]_i_23/O
                         net (fo=1, routed)           0.263    11.016    riscv_steel_core_instance/integer_file[30][30]_i_23_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.124    11.140 f  riscv_steel_core_instance/integer_file[30][30]_i_14/O
                         net (fo=60, routed)          1.019    12.159    riscv_steel_core_instance/integer_file[30][30]_i_14_n_0
    SLICE_X15Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.283 f  riscv_steel_core_instance/integer_file[30][30]_i_15/O
                         net (fo=25, routed)          1.148    13.431    riscv_steel_core_instance/integer_file[30][30]_i_15_n_0
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.117    13.548 f  riscv_steel_core_instance/integer_file[30][26]_i_14/O
                         net (fo=8, routed)           1.132    14.680    riscv_steel_core_instance/integer_file[30][26]_i_14_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I1_O)        0.331    15.011 f  riscv_steel_core_instance/integer_file[30][1]_i_9/O
                         net (fo=1, routed)           0.537    15.548    riscv_steel_core_instance/integer_file[30][1]_i_9_n_0
    SLICE_X16Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.672 r  riscv_steel_core_instance/integer_file[30][1]_i_3/O
                         net (fo=3, routed)           0.588    16.259    riscv_steel_core_instance/integer_file[30][1]_i_3_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.383 r  riscv_steel_core_instance/integer_file[30][1]_i_1/O
                         net (fo=34, routed)          1.036    17.420    riscv_steel_core_instance/writeback_multiplexer_output[1]
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.544 r  riscv_steel_core_instance/rs1_data_stage3[1]_i_1/O
                         net (fo=5, routed)           1.241    18.785    dual_port_ram_instance/rs1_data[0]
    SLICE_X9Y112         LUT4 (Prop_lut4_I1_O)        0.124    18.909 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_4/O
                         net (fo=1, routed)           0.000    18.909    dual_port_ram_instance/target_address_adder_stage3[3]_i_4_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.459 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.459    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.807 f  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/O[1]
                         net (fo=4, routed)           0.930    20.737    riscv_steel_core_instance/prev_data_address_reg[7]_0[1]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.303    21.040 f  riscv_steel_core_instance/prev_data_address[5]_i_1/O
                         net (fo=2, routed)           0.706    21.746    riscv_steel_core_instance/prev_data_address[5]_i_1_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    21.870 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.501    22.372    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I5_O)        0.124    22.496 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.713    23.209    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.116    23.325 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.609    23.934    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.328    24.262 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.774    25.036    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y104        LUT3 (Prop_lut3_I1_O)        0.153    25.189 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.688    25.878    uart_instance/tx_register
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X11Y100        FDRE (Setup_fdre_C_R)       -0.632    27.441    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -25.878    
  -------------------------------------------------------------------
                         slack                                  1.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.394ns (78.163%)  route 0.110ns (21.837%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.995 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.995    uart_instance/tx_cycle_counter_reg[8]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.405ns (78.630%)  route 0.110ns (21.370%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.006 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.006    uart_instance/tx_cycle_counter_reg[8]_i_1_n_5
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.619%)  route 0.110ns (20.381%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.031 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.031    uart_instance/tx_cycle_counter_reg[8]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.619%)  route 0.110ns (20.381%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.031 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.031    uart_instance/tx_cycle_counter_reg[8]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.433ns (79.731%)  route 0.110ns (20.269%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.980 r  uart_instance/tx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.980    uart_instance/tx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.034 r  uart_instance/tx_cycle_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.034    uart_instance/tx_cycle_counter_reg[12]_i_1_n_7
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/mepc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.669     2.595    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     2.736 r  riscv_steel_core_instance/program_counter_stage3_reg[22]/Q
                         net (fo=1, routed)           0.052     2.788    riscv_steel_core_instance/program_counter_stage3[22]
    SLICE_X2Y117         LUT6 (Prop_lut6_I0_O)        0.045     2.833 r  riscv_steel_core_instance/mepc[22]_i_1/O
                         net (fo=1, routed)           0.000     2.833    riscv_steel_core_instance/mepc[22]
    SLICE_X2Y117         FDRE                                         r  riscv_steel_core_instance/mepc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.942     3.451    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X2Y117         FDRE                                         r  riscv_steel_core_instance/mepc_reg[22]/C
                         clock pessimism             -0.844     2.608    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.121     2.729    riscv_steel_core_instance/mepc_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.669     2.595    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     2.736 r  riscv_steel_core_instance/program_counter_reg[20]/Q
                         net (fo=3, routed)           0.068     2.804    riscv_steel_core_instance/program_counter_reg[31]_0[11]
    SLICE_X3Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.942     3.451    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[20]/C
                         clock pessimism             -0.857     2.595    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.075     2.670    riscv_steel_core_instance/program_counter_stage3_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/program_counter_reg[25]/Q
                         net (fo=3, routed)           0.068     2.801    riscv_steel_core_instance/program_counter_reg[31]_0[16]
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[25]/C
                         clock pessimism             -0.857     2.592    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.075     2.667    riscv_steel_core_instance/program_counter_stage3_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/mepc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.668     2.594    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     2.735 r  riscv_steel_core_instance/program_counter_stage3_reg[18]/Q
                         net (fo=1, routed)           0.057     2.792    riscv_steel_core_instance/program_counter_stage3[18]
    SLICE_X4Y117         LUT6 (Prop_lut6_I0_O)        0.045     2.837 r  riscv_steel_core_instance/mepc[18]_i_1/O
                         net (fo=1, routed)           0.000     2.837    riscv_steel_core_instance/mepc[18]
    SLICE_X4Y117         FDRE                                         r  riscv_steel_core_instance/mepc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.940     3.449    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y117         FDRE                                         r  riscv_steel_core_instance/mepc_reg[18]/C
                         clock pessimism             -0.843     2.607    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.092     2.699    riscv_steel_core_instance/mepc_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.169%)  route 0.072ns (33.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.644     2.570    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X18Y111        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     2.711 r  riscv_steel_core_instance/program_counter_reg[8]/Q
                         net (fo=3, routed)           0.072     2.783    riscv_steel_core_instance/program_counter_reg[31]_0[7]
    SLICE_X18Y111        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.917     3.426    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X18Y111        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[8]/C
                         clock pessimism             -0.857     2.570    
    SLICE_X18Y111        FDRE (Hold_fdre_C_D)         0.071     2.641    riscv_steel_core_instance/program_counter_stage3_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y109  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y116   memory_mapper_instance/prev_bus_data_address_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y116   memory_mapper_instance/prev_bus_data_address_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y109  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y116   memory_mapper_instance/prev_bus_data_address_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y116   memory_mapper_instance/prev_bus_data_address_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y118   memory_mapper_instance/prev_bus_data_address_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 4.039ns (65.048%)  route 2.170ns (34.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    uart_instance/internal_clock_BUFG
    SLICE_X10Y104        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.518     8.665 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.170    10.835    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.356 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.356    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.386ns (70.025%)  route 0.593ns (29.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.646     2.572    uart_instance/internal_clock_BUFG
    SLICE_X10Y104        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164     2.736 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.593     3.329    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.552 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.552    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1907 Endpoints
Min Delay          1907 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[30][21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.010ns  (logic 1.467ns (12.213%)  route 10.544ns (87.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.544    12.010    riscv_steel_core_instance/reset_IBUF
    SLICE_X39Y127        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.594     7.524    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X39Y127        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[30][28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.010ns  (logic 1.467ns (12.213%)  route 10.544ns (87.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.544    12.010    riscv_steel_core_instance/reset_IBUF
    SLICE_X38Y127        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.594     7.524    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X38Y127        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[29][19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.974ns  (logic 1.467ns (12.251%)  route 10.507ns (87.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.507    11.974    riscv_steel_core_instance/reset_IBUF
    SLICE_X36Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.591     7.521    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X36Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[29][24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.974ns  (logic 1.467ns (12.251%)  route 10.507ns (87.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.507    11.974    riscv_steel_core_instance/reset_IBUF
    SLICE_X36Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.591     7.521    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X36Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[29][28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.974ns  (logic 1.467ns (12.251%)  route 10.507ns (87.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.507    11.974    riscv_steel_core_instance/reset_IBUF
    SLICE_X36Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.591     7.521    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X36Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[24][21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.969ns  (logic 1.467ns (12.255%)  route 10.502ns (87.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.502    11.969    riscv_steel_core_instance/reset_IBUF
    SLICE_X37Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.591     7.521    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X37Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[24][24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.969ns  (logic 1.467ns (12.255%)  route 10.502ns (87.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.502    11.969    riscv_steel_core_instance/reset_IBUF
    SLICE_X37Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.591     7.521    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X37Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[24][28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.969ns  (logic 1.467ns (12.255%)  route 10.502ns (87.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.502    11.969    riscv_steel_core_instance/reset_IBUF
    SLICE_X37Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.591     7.521    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X37Y125        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[21][21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.865ns  (logic 1.467ns (12.363%)  route 10.398ns (87.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.398    11.865    riscv_steel_core_instance/reset_IBUF
    SLICE_X39Y126        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[21][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.593     7.523    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X39Y126        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[21][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[21][24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.865ns  (logic 1.467ns (12.363%)  route 10.398ns (87.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       10.398    11.865    riscv_steel_core_instance/reset_IBUF
    SLICE_X39Y126        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[21][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.593     7.523    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X39Y126        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[21][24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.235ns (25.564%)  route 0.684ns (74.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.684     0.919    riscv_steel_core_instance/reset_IBUF
    SLICE_X2Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X2Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.235ns (25.564%)  route 0.684ns (74.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.684     0.919    riscv_steel_core_instance/reset_IBUF
    SLICE_X2Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X2Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.235ns (25.564%)  route 0.684ns (74.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.684     0.919    riscv_steel_core_instance/reset_IBUF
    SLICE_X2Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X2Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.235ns (25.564%)  route 0.684ns (74.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.684     0.919    riscv_steel_core_instance/reset_IBUF
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.235ns (25.564%)  route 0.684ns (74.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.684     0.919    riscv_steel_core_instance/reset_IBUF
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.235ns (25.564%)  route 0.684ns (74.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.684     0.919    riscv_steel_core_instance/reset_IBUF
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/current_state_reg[0]_rep/S
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.235ns (24.557%)  route 0.721ns (75.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.721     0.956    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y118         FDSE                                         r  riscv_steel_core_instance/current_state_reg[0]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.941     3.450    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y118         FDSE                                         r  riscv_steel_core_instance/current_state_reg[0]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.235ns (24.395%)  route 0.728ns (75.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.728     0.963    memory_mapper_instance/reset_IBUF
    SLICE_X3Y119         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.940     3.449    memory_mapper_instance/internal_clock_BUFG
    SLICE_X3Y119         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.235ns (24.395%)  route 0.728ns (75.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.728     0.963    memory_mapper_instance/reset_IBUF
    SLICE_X3Y119         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.940     3.449    memory_mapper_instance/internal_clock_BUFG
    SLICE_X3Y119         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.235ns (24.395%)  route 0.728ns (75.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.728     0.963    memory_mapper_instance/reset_IBUF
    SLICE_X3Y119         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.940     3.449    memory_mapper_instance/internal_clock_BUFG
    SLICE_X3Y119         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[30]/C





