{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553527797610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553527797610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 15:29:57 2019 " "Processing started: Mon Mar 25 15:29:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553527797610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553527797610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_Demo -c Register_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_Demo -c Register_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553527797610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553527798126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553527798126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Demo-Behavioral " "Found design unit 1: Register_Demo-Behavioral" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553527809180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Demo " "Found entity 1: Register_Demo" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553527809180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553527809180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaaaaaaaaaaaaaaah.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aaaaaaaaaaaaaaaah.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aaaaaaaaaaaaaaaah " "Found entity 1: aaaaaaaaaaaaaaaah" {  } { { "aaaaaaaaaaaaaaaah.bdf" "" { Schematic "C:/LSD/P4/Parte2/aaaaaaaaaaaaaaaah.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553527809306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553527809306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aaaaaaaaaaaaaaaah " "Elaborating entity \"aaaaaaaaaaaaaaaah\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553527809337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Demo Register_Demo:inst " "Elaborating entity \"Register_Demo\" for hierarchy \"Register_Demo:inst\"" {  } { { "aaaaaaaaaaaaaaaah.bdf" "inst" { Schematic "C:/LSD/P4/Parte2/aaaaaaaaaaaaaaaah.bdf" { { 136 240 392 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553527809383 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[7\] Register_Demo:inst\|q\[7\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[7\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[7\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[6\] Register_Demo:inst\|q\[6\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[6\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[6\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[5\] Register_Demo:inst\|q\[5\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[5\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[5\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[4\] Register_Demo:inst\|q\[4\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[4\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[4\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[3\] Register_Demo:inst\|q\[3\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[3\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[3\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[2\] Register_Demo:inst\|q\[2\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[2\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[2\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[1\] Register_Demo:inst\|q\[1\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[1\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[1\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Register_Demo:inst\|q\[0\] Register_Demo:inst\|q\[0\]~_emulated Register_Demo:inst\|q\[7\]~1 " "Register \"Register_Demo:inst\|q\[0\]\" is converted into an equivalent circuit using register \"Register_Demo:inst\|q\[0\]~_emulated\" and latch \"Register_Demo:inst\|q\[7\]~1\"" {  } { { "Register_Demo.vhd" "" { Text "C:/LSD/P4/Parte2/Register_Demo.vhd" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553527809790 "|aaaaaaaaaaaaaaaah|Register_Demo:inst|q[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1553527809790 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553527809868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553527810321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553527810321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553527810368 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553527810368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553527810368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553527810368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553527810383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 15:30:10 2019 " "Processing ended: Mon Mar 25 15:30:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553527810383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553527810383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553527810383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553527810383 ""}
