// Seed: 2413302825
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output tri1 id_3
);
  logic id_5;
  wire  id_6;
  logic id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd0
) (
    input supply0 id_0,
    input uwire _id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4,
    output uwire id_5
);
  assign id_4 = 1 || -1 || id_2;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_4
  );
  wire [id_1 : {  -1 'b0 ,  -1  }] id_7;
endmodule
