// Seed: 2704805353
module module_0;
  wire id_1, id_2, id_3;
  wire  id_4;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd14
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
