// Seed: 2598806824
module module_0 (
    output wire  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output wor   id_3,
    input  uwire id_4,
    input  wire  id_5,
    output tri1  id_6,
    output tri1  id_7
);
  assign id_6 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd68,
    parameter id_15 = 32'd98
) (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    output wire id_11,
    output tri _id_12,
    output supply0 id_13,
    input wor id_14,
    input wand _id_15
);
  logic [1 : id_12  !==  id_15] id_17;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_11,
      id_9,
      id_4,
      id_0,
      id_8
  );
endmodule
