[2025-09-16 21:16:47] START suite=cs trace=classification_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3890349 heartbeat IPC: 2.57 cumulative IPC: 2.57 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6024340 heartbeat IPC: 4.686 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6024340 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6024340 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 17274163 heartbeat IPC: 0.8889 cumulative IPC: 0.8889 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 29576351 heartbeat IPC: 0.8129 cumulative IPC: 0.8492 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 42941717 heartbeat IPC: 0.7482 cumulative IPC: 0.8126 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 57288773 heartbeat IPC: 0.697 cumulative IPC: 0.7803 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 72443685 heartbeat IPC: 0.6599 cumulative IPC: 0.7528 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 88081418 heartbeat IPC: 0.6395 cumulative IPC: 0.7312 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 104255883 heartbeat IPC: 0.6183 cumulative IPC: 0.7126 (Simulation time: 00 hr 10 min 51 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 120970749 heartbeat IPC: 0.5983 cumulative IPC: 0.696 (Simulation time: 00 hr 12 min 24 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 137766169 heartbeat IPC: 0.5954 cumulative IPC: 0.6832 (Simulation time: 00 hr 13 min 57 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 148424022 cumulative IPC: 0.6737 (Simulation time: 00 hr 15 min 31 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 148424022 cumulative IPC: 0.6737 (Simulation time: 00 hr 15 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6737 instructions: 100000003 cycles: 148424022
CPU 0 Branch Prediction Accuracy: 99.88% MPKI: 0.00314 Average ROB Occupancy at Mispredict: 8.579e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00129
BRANCH_INDIRECT: 0.00174
BRANCH_CONDITIONAL: 0.00011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 432922
LQ_STALL: 0
SQ_STALL: 108455


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 106.26609
REPLAY_LOAD: 90.32679
NON_REPLAY_LOAD: 60.99711

== Total ==
ADDR_TRANS: 122206
REPLAY_LOAD: 184086
NON_REPLAY_LOAD: 126630

== Counts ==
ADDR_TRANS: 1150
REPLAY_LOAD: 2038
NON_REPLAY_LOAD: 2076

cpu0->cpu0_STLB TOTAL        ACCESS:     639504 HIT:     437277 MISS:     202227 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     639504 HIT:     437277 MISS:     202227 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1362695 HIT:     375701 MISS:     986994 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     783015 HIT:     161171 MISS:     621844 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      60799 HIT:      46084 MISS:      14715 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      74741 HIT:      74451 MISS:        290 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     444140 HIT:      93995 MISS:     350145 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5697464 HIT:    5694176 MISS:       3288 MSHR_MERGE:       1120
cpu0->cpu0_L1I LOAD         ACCESS:    5697464 HIT:    5694176 MISS:       3288 MSHR_MERGE:       1120
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 138.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11386420 HIT:    9749260 MISS:    1637160 MSHR_MERGE:     351374
cpu0->cpu0_L1D LOAD         ACCESS:    9489448 HIT:    8459421 MISS:    1030027 MSHR_MERGE:     249180
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1422289 HIT:    1259609 MISS:     162680 MSHR_MERGE:     101881
cpu0->cpu0_L1D TRANSLATION  ACCESS:     474683 HIT:      30230 MISS:     444453 MSHR_MERGE:        313
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 75.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4608382 HIT:    4607741 MISS:        641 MSHR_MERGE:        381
cpu0->cpu0_ITLB LOAD         ACCESS:    4608382 HIT:    4607741 MISS:        641 MSHR_MERGE:        381
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 428 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10899806 HIT:   10063128 MISS:     836678 MSHR_MERGE:     197434
cpu0->cpu0_DTLB LOAD         ACCESS:   10899806 HIT:   10063128 MISS:     836678 MSHR_MERGE:     197434
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 55.79 cycles
cpu0->LLC TOTAL        ACCESS:    1002161 HIT:     221305 MISS:     780856 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     621844 HIT:     110609 MISS:     511235 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14715 HIT:         93 MISS:      14622 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      15457 HIT:      15294 MISS:        163 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     350145 HIT:      95309 MISS:     254836 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.67 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13916
  ROW_BUFFER_MISS:     766775
  AVG DBUS CONGESTED CYCLE: 7.07
Channel 0 WQ ROW_BUFFER_HIT:       4311
  ROW_BUFFER_MISS:      11024
  FULL:          0
Channel 0 REFRESHES ISSUED:      12368

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       336993        52506        44390        85826
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1784         8141         7338        48688
  STLB miss resolved @ L2C                0         5164        25476        14584       113279
  STLB miss resolved @ LLC                0         3903        17821        16327        98221
  STLB miss resolved @ MEM                0         1698        15046        63952       241953

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 77            4           19            0          159
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0           81
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                1            0            0            0            5
  STLB miss resolved @ MEM               14            1            6            3          396
[2025-09-16 21:32:19] END   suite=cs trace=classification_phase5_core3 (rc=0)
