{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:49:33 2010 " "Info: Processing started: Wed Jul 14 16:49:33 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fast_fft EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"fast_fft\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Warning: Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sclk sclk(n) " "Warning: Pin \"sclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sclk(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } { 0 "sclk(n)" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sclk(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ifclk~input (placed in PIN 152 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node ifclk~input (placed in PIN 152 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sclk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node sclk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pe6~input (placed in PIN 143 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6)) " "Info: Automatically promoted node pe6~input (placed in PIN 143 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_fft  " "Info: Automatically promoted node reset_fft " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|disable_wr " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|disable_wr" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|disable_wr } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|rdy_for_next_block " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|rdy_for_next_block" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 508 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|rdy_for_next_block } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_sink_ena " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_sink_ena" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1885 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|master_sink_ena } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|burst_count_en " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|burst_count_en" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 97 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|burst_count_en } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_source_sop " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_source_sop" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 95 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|master_source_sop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|data_val_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|data_val_i" {  } { { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 103 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_lpp_serial_r2_fft_90:\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2|data_val_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|en_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|en_i" {  } { { "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_lpprdadr2gen_fft_90:\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr|en_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|data_rdy_int " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|data_rdy_int" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 476 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|data_rdy_int } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we\|lpp_c_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we\|lpp_c_i" {  } { { "fft-library/asj_fft_wrengen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_wrengen_fft_90.vhd" 298 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_wrengen_fft_90:sel_we|lpp_c_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd\|tdl_arr\[0\] " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd\|tdl_arr\[0\]" {  } { { "fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_tdl_bit_rst_fft_90:delay_swd|tdl_arr[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fft } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_all  " "Info: Automatically promoted node reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_read_state " "Info: Destination node fft_read_state" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_read_state } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cypres:cyp_inst\|sink_ready " "Info: Destination node cypres:cyp_inst\|sink_ready" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 388 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cypres:cyp_inst|sink_ready } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_sink_sop " "Info: Destination node fft_sink_sop" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_sink_sop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_sink_eop " "Info: Destination node fft_sink_eop" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_sink_eop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld " "Info: Destination node sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "fir_compiler-library/par_ctrl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld " "Info: Destination node sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "fir_compiler-library/par_ctrl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_fifo " "Info: Destination node reset_fifo" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_nco_hann " "Info: Destination node reset_nco_hann" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp " "Info: Destination node sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp" {  } { { "fir_compiler-library/mr_acc_ctrl_cen_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_acc_ctrl_cen_wr.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_acc_ctrl_cen_wr:u2|out_samp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp " "Info: Destination node sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp" {  } { { "fir_compiler-library/mr_acc_ctrl_cen_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_acc_ctrl_cen_wr.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_acc_ctrl_cen_wr:u2|out_samp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_fifo  " "Info: Automatically promoted node reset_fifo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_fifo~3 " "Info: Destination node reset_fifo~3" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sincos:sc\|res_get  " "Info: Automatically promoted node sincos:sc\|res_get " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\] " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\] " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~53 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~54 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~54" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~54 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~55 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~55" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~55 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_nco_hann  " "Info: Automatically promoted node reset_nco_hann " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|data_ready " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|data_ready" {  } { { "nco-library/asj_nco_isdr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_isdr.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\] " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\] " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_nco_hann~3 " "Info: Destination node reset_nco_hann~3" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~53 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\]  " "Info: Automatically promoted node fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|valid_wrreq~1 " "Info: Destination node fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|valid_wrreq~1" {  } { { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 106 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|valid_wrreq~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/dffpipe_9d9.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_9d9.tdf" 33 9 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 Embedded multiplier block " "Extra Info: Packed 56 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier output " "Extra Info: Packed 32 registers into blocks of type Embedded multiplier output" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "12 " "Extra Info: Created 12 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_fft~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_fft~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_nco_hann~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_nco_hann~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_all~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_all~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|sincos:sc\|res_get~clkctrl " "Info: Asynchronous signal \|fast_fft\|sincos:sc\|res_get~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_fifo~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_fifo~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\]~clkctrl " "Info: Asynchronous signal \|fast_fft\|fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "6 0 " "Info: Found 6 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 14 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 14 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:03:09 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:03:09" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:03:44 " "Info: Fitter preparation operations ending: elapsed time is 00:03:44" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:47 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Info: Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Info: Starting physical synthesis algorithm logic replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 0 " "Info: Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:18 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:18" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reset_all register sincos:sc\|res_get 1.964 ns " "Info: Slack time is 1.964 ns between source register \"reset_all\" and destination register \"sincos:sc\|res_get\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.926 ns + Largest register register " "Info: + Largest register to register requirement is 3.926 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 2.945 ns   Shortest register " "Info:   Shortest clock path from clock \"sclk\" to destination register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7010 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7010; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns sincos:sc\|res_get 4 REG Unassigned 36 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 2.945 ns   Longest register " "Info:   Longest clock path from clock \"sclk\" to destination register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7010 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7010; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns sincos:sc\|res_get 4 REG Unassigned 36 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 2.945 ns   Shortest register " "Info:   Shortest clock path from clock \"sclk\" to source register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7010 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7010; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns reset_all 4 REG Unassigned 1734 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 1734; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 2.945 ns   Longest register " "Info:   Longest clock path from clock \"sclk\" to source register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7010 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7010; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns reset_all 4 REG Unassigned 1734 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 1734; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns   " "Info:   Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns   " "Info:   Micro setup delay of destination is -0.021 ns" {  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.962 ns - Longest register register " "Info: - Longest register to register delay is 1.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_all 1 REG Unassigned 1734 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1734; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.115 ns) 1.962 ns sincos:sc\|res_get 2 REG Unassigned 36 " "Info: 2: + IC(1.847 ns) + CELL(0.115 ns) = 1.962 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 5.86 % ) " "Info: Total cell delay = 0.115 ns ( 5.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.847 ns ( 94.14 % ) " "Info: Total interconnect delay = 1.847 ns ( 94.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.962 ns register register " "Info: Estimated most critical path is register to register delay of 1.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_all 1 REG LAB_X29_Y3_N0 1734 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y3_N0; Fanout = 1734; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.115 ns) 1.962 ns sincos:sc\|res_get 2 REG LAB_X40_Y1_N0 36 " "Info: 2: + IC(1.847 ns) + CELL(0.115 ns) = 1.962 ns; Loc. = LAB_X40_Y1_N0; Fanout = 36; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 5.86 % ) " "Info: Total cell delay = 0.115 ns ( 5.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.847 ns ( 94.14 % ) " "Info: Total interconnect delay = 1.847 ns ( 94.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Info: Average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X21_Y23 X31_Y34 " "Info: Peak interconnect usage is 46% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Info: Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "2 " "Info: Fitter merged 2 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M9K_X22_Y31_N0 " "Info: Physical RAM block M9K_X22_Y31_N0 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M9K_X33_Y1_N0 " "Info: Physical RAM block M9K_X33_Y1_N0 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 " "Warning: Following 51 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flagb 3.3-V LVCMOS 159 " "Info: Pin flagb uses I/O standard 3.3-V LVCMOS at 159" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { flagb } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flagb" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagb } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "k13 3.3-V LVCMOS 34 " "Info: Pin k13 uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k13 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k13" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[0\] 3.3-V LVCMOS 188 " "Info: Pin ramd0\[0\] uses I/O standard 3.3-V LVCMOS at 188" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[1\] 3.3-V LVCMOS 186 " "Info: Pin ramd0\[1\] uses I/O standard 3.3-V LVCMOS at 186" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[2\] 3.3-V LVCMOS 185 " "Info: Pin ramd0\[2\] uses I/O standard 3.3-V LVCMOS at 185" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[3\] 3.3-V LVCMOS 176 " "Info: Pin ramd0\[3\] uses I/O standard 3.3-V LVCMOS at 176" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[4\] 3.3-V LVCMOS 173 " "Info: Pin ramd0\[4\] uses I/O standard 3.3-V LVCMOS at 173" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[5\] 3.3-V LVCMOS 177 " "Info: Pin ramd0\[5\] uses I/O standard 3.3-V LVCMOS at 177" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[6\] 3.3-V LVCMOS 187 " "Info: Pin ramd0\[6\] uses I/O standard 3.3-V LVCMOS at 187" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[7\] 3.3-V LVCMOS 189 " "Info: Pin ramd0\[7\] uses I/O standard 3.3-V LVCMOS at 189" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[8\] 3.3-V LVCMOS 230 " "Info: Pin ramd0\[8\] uses I/O standard 3.3-V LVCMOS at 230" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[9\] 3.3-V LVCMOS 224 " "Info: Pin ramd0\[9\] uses I/O standard 3.3-V LVCMOS at 224" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[10\] 3.3-V LVCMOS 219 " "Info: Pin ramd0\[10\] uses I/O standard 3.3-V LVCMOS at 219" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[11\] 3.3-V LVCMOS 217 " "Info: Pin ramd0\[11\] uses I/O standard 3.3-V LVCMOS at 217" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[12\] 3.3-V LVCMOS 218 " "Info: Pin ramd0\[12\] uses I/O standard 3.3-V LVCMOS at 218" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[13\] 3.3-V LVCMOS 221 " "Info: Pin ramd0\[13\] uses I/O standard 3.3-V LVCMOS at 221" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[14\] 3.3-V LVCMOS 223 " "Info: Pin ramd0\[14\] uses I/O standard 3.3-V LVCMOS at 223" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[15\] 3.3-V LVCMOS 226 " "Info: Pin ramd0\[15\] uses I/O standard 3.3-V LVCMOS at 226" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[0\] 3.3-V LVCMOS 110 " "Info: Pin ramd1\[0\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[1\] 3.3-V LVCMOS 112 " "Info: Pin ramd1\[1\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[2\] 3.3-V LVCMOS 117 " "Info: Pin ramd1\[2\] uses I/O standard 3.3-V LVCMOS at 117" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[3\] 3.3-V LVCMOS 119 " "Info: Pin ramd1\[3\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[4\] 3.3-V LVCMOS 118 " "Info: Pin ramd1\[4\] uses I/O standard 3.3-V LVCMOS at 118" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[5\] 3.3-V LVCMOS 114 " "Info: Pin ramd1\[5\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[6\] 3.3-V LVCMOS 113 " "Info: Pin ramd1\[6\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[7\] 3.3-V LVCMOS 111 " "Info: Pin ramd1\[7\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[8\] 3.3-V LVCMOS 78 " "Info: Pin ramd1\[8\] uses I/O standard 3.3-V LVCMOS at 78" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[9\] 3.3-V LVCMOS 81 " "Info: Pin ramd1\[9\] uses I/O standard 3.3-V LVCMOS at 81" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[10\] 3.3-V LVCMOS 83 " "Info: Pin ramd1\[10\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[11\] 3.3-V LVCMOS 87 " "Info: Pin ramd1\[11\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[12\] 3.3-V LVCMOS 84 " "Info: Pin ramd1\[12\] uses I/O standard 3.3-V LVCMOS at 84" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[13\] 3.3-V LVCMOS 82 " "Info: Pin ramd1\[13\] uses I/O standard 3.3-V LVCMOS at 82" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[14\] 3.3-V LVCMOS 80 " "Info: Pin ramd1\[14\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[15\] 3.3-V LVCMOS 76 " "Info: Pin ramd1\[15\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ifclk 3.3-V LVCMOS 152 " "Info: Pin ifclk uses I/O standard 3.3-V LVCMOS at 152" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ifclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flaga 3.3-V LVCMOS 160 " "Info: Pin flaga uses I/O standard 3.3-V LVCMOS at 160" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { flaga } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flaga" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flaga } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe6 3.3-V LVCMOS 143 " "Info: Pin pe6 uses I/O standard 3.3-V LVCMOS at 143" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe6 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe6" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe7 3.3-V LVCMOS 142 " "Info: Pin pe7 uses I/O standard 3.3-V LVCMOS at 142" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe7 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe7" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe5 3.3-V LVCMOS 144 " "Info: Pin pe5 uses I/O standard 3.3-V LVCMOS at 144" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe5 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe5" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[0\] 3.3-V LVCMOS 39 " "Info: Pin adc_data\[0\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[1\] 3.3-V LVCMOS 38 " "Info: Pin adc_data\[1\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[2\] 3.3-V LVCMOS 37 " "Info: Pin adc_data\[2\] uses I/O standard 3.3-V LVCMOS at 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[3\] 3.3-V LVCMOS 22 " "Info: Pin adc_data\[3\] uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[4\] 3.3-V LVCMOS 21 " "Info: Pin adc_data\[4\] uses I/O standard 3.3-V LVCMOS at 21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[5\] 3.3-V LVCMOS 18 " "Info: Pin adc_data\[5\] uses I/O standard 3.3-V LVCMOS at 18" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[6\] 3.3-V LVCMOS 14 " "Info: Pin adc_data\[6\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[7\] 3.3-V LVCMOS 13 " "Info: Pin adc_data\[7\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[8\] 3.3-V LVCMOS 12 " "Info: Pin adc_data\[8\] uses I/O standard 3.3-V LVCMOS at 12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[9\] 3.3-V LVCMOS 9 " "Info: Pin adc_data\[9\] uses I/O standard 3.3-V LVCMOS at 9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[10\] 3.3-V LVCMOS 6 " "Info: Pin adc_data\[10\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[11\] 3.3-V LVCMOS 5 " "Info: Pin adc_data\[11\] uses I/O standard 3.3-V LVCMOS at 5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Warning: Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[0\] a permanently enabled " "Info: Pin ramd0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[1\] a permanently enabled " "Info: Pin ramd0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[2\] a permanently enabled " "Info: Pin ramd0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[3\] a permanently enabled " "Info: Pin ramd0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[4\] a permanently enabled " "Info: Pin ramd0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[5\] a permanently enabled " "Info: Pin ramd0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[6\] a permanently enabled " "Info: Pin ramd0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[7\] a permanently enabled " "Info: Pin ramd0\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[8\] a permanently enabled " "Info: Pin ramd0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[9\] a permanently enabled " "Info: Pin ramd0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[10\] a permanently enabled " "Info: Pin ramd0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[11\] a permanently enabled " "Info: Pin ramd0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[12\] a permanently enabled " "Info: Pin ramd0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[13\] a permanently enabled " "Info: Pin ramd0\[13\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[14\] a permanently enabled " "Info: Pin ramd0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[15\] a permanently enabled " "Info: Pin ramd0\[15\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[0\] a permanently enabled " "Info: Pin ramd1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[1\] a permanently enabled " "Info: Pin ramd1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[2\] a permanently enabled " "Info: Pin ramd1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[3\] a permanently enabled " "Info: Pin ramd1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[4\] a permanently enabled " "Info: Pin ramd1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[5\] a permanently enabled " "Info: Pin ramd1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[6\] a permanently enabled " "Info: Pin ramd1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[7\] a permanently enabled " "Info: Pin ramd1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[8\] a permanently enabled " "Info: Pin ramd1\[8\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[9\] a permanently enabled " "Info: Pin ramd1\[9\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[10\] a permanently enabled " "Info: Pin ramd1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[11\] a permanently enabled " "Info: Pin ramd1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[12\] a permanently enabled " "Info: Pin ramd1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[13\] a permanently enabled " "Info: Pin ramd1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[14\] a permanently enabled " "Info: Pin ramd1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[15\] a permanently enabled " "Info: Pin ramd1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "85 " "Warning: Following 85 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "slrd GND " "Info: Pin slrd has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { slrd } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "slrd" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { slrd } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds GND " "Info: Pin ds has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ds } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lclk GND " "Info: Pin lclk has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { lclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lclk" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clk595 GND " "Info: Pin clk595 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk595 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk595" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk595 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[0\] GND " "Info: Pin rama0\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[1\] GND " "Info: Pin rama0\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[2\] GND " "Info: Pin rama0\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[3\] GND " "Info: Pin rama0\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[4\] GND " "Info: Pin rama0\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[5\] GND " "Info: Pin rama0\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[6\] GND " "Info: Pin rama0\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[7\] GND " "Info: Pin rama0\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[8\] GND " "Info: Pin rama0\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[9\] GND " "Info: Pin rama0\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[10\] GND " "Info: Pin rama0\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[11\] GND " "Info: Pin rama0\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[12\] GND " "Info: Pin rama0\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[13\] GND " "Info: Pin rama0\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[14\] GND " "Info: Pin rama0\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[15\] GND " "Info: Pin rama0\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[16\] GND " "Info: Pin rama0\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[16\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[17\] GND " "Info: Pin rama0\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[17\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[18\] GND " "Info: Pin rama0\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[18\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[0\] GND " "Info: Pin rama1\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[1\] GND " "Info: Pin rama1\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[2\] GND " "Info: Pin rama1\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[3\] GND " "Info: Pin rama1\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[4\] GND " "Info: Pin rama1\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[5\] GND " "Info: Pin rama1\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[6\] GND " "Info: Pin rama1\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[7\] GND " "Info: Pin rama1\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[8\] GND " "Info: Pin rama1\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[9\] GND " "Info: Pin rama1\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[10\] GND " "Info: Pin rama1\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[11\] GND " "Info: Pin rama1\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[12\] GND " "Info: Pin rama1\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[13\] GND " "Info: Pin rama1\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[14\] GND " "Info: Pin rama1\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[15\] GND " "Info: Pin rama1\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[16\] GND " "Info: Pin rama1\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[16\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[17\] GND " "Info: Pin rama1\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[17\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[18\] GND " "Info: Pin rama1\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[18\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramoe0 VCC " "Info: Pin ramoe0 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramoe0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramoe0" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramoe0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramoe1 VCC " "Info: Pin ramoe1 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramoe1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramoe1" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramoe1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramwe0 VCC " "Info: Pin ramwe0 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramwe0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramwe0" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramwe0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramwe1 VCC " "Info: Pin ramwe1 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramwe1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramwe1" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramwe1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "chan GND " "Info: Pin chan has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { chan } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "chan" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { chan } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k14 GND " "Info: Pin k14 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k14 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k14" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k15 GND " "Info: Pin k15 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k15 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k15" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k16 GND " "Info: Pin k16 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k16 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k16" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k16 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k17 GND " "Info: Pin k17 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k17 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k17" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k21 GND " "Info: Pin k21 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k21 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k21" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k21 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k23 GND " "Info: Pin k23 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k23 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k23" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k23 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[0\] GND " "Info: Pin ramd0\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[1\] GND " "Info: Pin ramd0\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[2\] GND " "Info: Pin ramd0\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[3\] GND " "Info: Pin ramd0\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[4\] GND " "Info: Pin ramd0\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[5\] GND " "Info: Pin ramd0\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[6\] GND " "Info: Pin ramd0\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[7\] GND " "Info: Pin ramd0\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[8\] GND " "Info: Pin ramd0\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[9\] GND " "Info: Pin ramd0\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[10\] GND " "Info: Pin ramd0\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[11\] GND " "Info: Pin ramd0\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[12\] GND " "Info: Pin ramd0\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[13\] GND " "Info: Pin ramd0\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[14\] GND " "Info: Pin ramd0\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[15\] GND " "Info: Pin ramd0\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[0\] GND " "Info: Pin ramd1\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[1\] GND " "Info: Pin ramd1\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[2\] GND " "Info: Pin ramd1\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[3\] GND " "Info: Pin ramd1\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[4\] GND " "Info: Pin ramd1\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[5\] GND " "Info: Pin ramd1\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[6\] GND " "Info: Pin ramd1\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[7\] GND " "Info: Pin ramd1\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[8\] GND " "Info: Pin ramd1\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[9\] GND " "Info: Pin ramd1\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[10\] GND " "Info: Pin ramd1\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[11\] GND " "Info: Pin ramd1\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[12\] GND " "Info: Pin ramd1\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[13\] GND " "Info: Pin ramd1\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[14\] GND " "Info: Pin ramd1\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[15\] GND " "Info: Pin ramd1\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.fit.smsg " "Info: Generated suppressed messages file D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Info: Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:56:26 2010 " "Info: Processing ended: Wed Jul 14 16:56:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:06:53 " "Info: Elapsed time: 00:06:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:19 " "Info: Total CPU time (on all processors): 00:07:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
