# Reading pref.tcl
# do datamem_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {datamem.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:56 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." datamem.vo 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 21:47:57 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Public/Documents/DATA\ MEMORY\ -\ RV32i {C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:57 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Public/Documents/DATA MEMORY - RV32i" C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v 
# -- Compiling module datamem_tb
# ** Warning: C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(39): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(39): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	datamem_tb
# End time: 21:47:57 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  datamem_tb
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" datamem_tb 
# Start time: 21:47:57 on Oct 13,2025
# Loading work.datamem_tb
# Loading work.datamem
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(43)
#    Time: 15 ns  Iteration: 0  Instance: /datamem_tb
# Break in Module datamem_tb at C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v line 43
# End time: 21:51:07 on Oct 13,2025, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
