<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xnandps_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xnandps_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains identifiers and low-level macros/functions for the NAND Flash controller driver. See xnandps.h for more information.<p>
<dl compact><dt><b>Note:</b></dt><dd>None</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who    Date    	   Changes
 ----- ----   ----------  -----------------------------------------------
 1.00a nm     12/10/2010  First release
 </pre> 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Memory controller status register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0b04775b8ebcf980fa1cd26157f43d3d">XNANDPS_MEMC_STATUS_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6fe0134678f4465a85ff17a802b98f94">XNANDPS_MEMC_STATUS_INT_EN0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0d1dfc8848d017beaae4a11e1c98e558">XNANDPS_MEMC_STATUS_INT_EN1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#de79bf57e48c9da114e73cfe9982e2aa">XNANDPS_MEMC_STATUS_INT_STATUS0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#17d04c06e842111e46449c10d56830e1">XNANDPS_MEMC_STATUS_INT_STATUS1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c82f2571cbb1715d9056ad66b550d7f0">XNANDPS_MEMC_STATUS_RAW_INT_STATUS0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#65fb6695ec7acaf37e13a25862ad2b26">XNANDPS_MEMC_STATUS_RAW_INT_STATUS1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#2b73c3c4a58d463efcb6f573fdb99555">XNANDPS_MEMC_STATUS_ECC_INT_EN0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b86f877a2eb96ec42ed65bb7d13b0842">XNANDPS_MEMC_STATUS_ECC_INT_EN1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#73af300307c906e0cbb56e5a47b2d343">XNANDPS_MEMC_STATUS_ECC_INT0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#374a2eb834b5e07cf9f575b601ec24f5">XNANDPS_MEMC_STATUS_ECC_INT1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ca20b13c2fb655984762803a35ac89c6">XNANDPS_MEMC_STATUS_RAW_ECC_INT0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#1b8ff360b08a755a6705124db619c50a">XNANDPS_MEMC_STATUS_RAW_ECC_INT1_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td colspan="2"><br><h2>Memory interface configurartion register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c70814499065c3c7f33e0b7c8ab56788">XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#095ba9fcf1d3f5605dbbb7627aba4743">XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b463fa6c91038f566767c5ceee4e1816">XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa55be81fa0987ecd1e3c312f7d14824">XNANDPS_MEMC_IF_CONFIG_REMAP0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#24254a5e3e17536a8f845345341c6060">XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#9356b11ef40544b9e6f734b914880e7d">XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#443a4d7028e1aef22c7f9007e9793ef3">XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH1_MASK</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#98c304e97a7e15197dae67233e23ff1a">XNANDPS_MEMC_IF_CONFIG_REMAP1_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#051eec27d6aec68f37db430d8582cd64">XNANDPS_MEMC_IF_CONFIG_EX_MONITORS_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td colspan="2"><br><h2>Set configuration register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#5f01f9571addfc6e66ade1963d5bc0b0">XNANDPS_MEMC_SET_CONFIG_INT_ENABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#7cd0f2d0b411d551cb2c731be5da6dc8">XNANDPS_MEMC_SET_CONFIG_INT_ENABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#621d7c8bb7f5d53e13b549c35e72381c">XNANDPS_MEMC_SET_CONFIG_LOW_POWER_REQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#d004dd4856a00a9794fefc2abd92e53a">XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#7797a3214bb17b0ecaa67dc13cc61054">XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td colspan="2"><br><h2>Clear configuration register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#09afea56b7397016d32f6c0e511991b1">XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#5a0ca1ef1c48d6e0c08a54eea1868048">XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c0008e108c3bf1ea980c19c89f5c110a">XNANDPS_MEMC_CLR_CONFIG_LOW_POWER_EXIT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#71bf5b9612fa0aadc657802341fad24f">XNANDPS_MEMC_CLR_CONFIG_INT_CLR0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#11bc437451a98dca37a8bf1946138204">XNANDPS_MEMC_CLR_CONFIG_INT_CLR1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#3cfab08d238a0550f5b74ef6582295ce">XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ae5493b05855ed3dc45e6e6e21fe0a15">XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td colspan="2"><br><h2>Clear configuration register bit definitions and masks and shift</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#dedaef47210dc960a1d5123d363252a9">XNANDPS_DIRECT_CMD_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x000FFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#1e256f9e679c0d138cf33589c96c84ff">XNANDPS_DIRECT_CMD_SET_CRE_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#36c3d9eaf42005fd6ede570cce887c99">XNANDPS_DIRECT_CMD_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00600000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#42a03fc61df809a599ed94bf0ddb11d0">XNANDPS_DIRECT_CMD_CHIP_SELECT_MASK</a>&nbsp;&nbsp;&nbsp;0x03800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a995ee5e80b648bd4eab12fdeb3ad776">XNANDPS_DIRECT_CMD_SET_CRE_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b96509326eac3f99e60285e0e5e43718">XNANDPS_DIRECT_CMD_CMD_TYPE_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0d5b4a8fec0bfdb91280efb6be75de6a">XNANDPS_DIRECT_CMD_CHIP_SELECT_SHIFT</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td colspan="2"><br><h2>Set cycles register bit definitions and masks and shift</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#fdbfcba4c992042c9f92bf7c2ff6144c">XNANDPS_SET_CYCLES_SET_T0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f93c0047faaf68850c1c09e0c94e7f02">XNANDPS_SET_CYCLES_SET_T1_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#baaa512030c288cad522e952e617f885">XNANDPS_SET_CYCLES_SET_T2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#754416c81f8354bc72dbe8df85fcccc7">XNANDPS_SET_CYCLES_SET_T3_MASK</a>&nbsp;&nbsp;&nbsp;0x00003800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#48bf0aaf52cd6c404fb5722a40eb7e0d">XNANDPS_SET_CYCLES_SET_T4_MASK</a>&nbsp;&nbsp;&nbsp;0x0001C000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#222c2950d8842e69106fdb1ee68a5b21">XNANDPS_SET_CYCLES_SET_T5_MASK</a>&nbsp;&nbsp;&nbsp;0x000E0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b383812f84157c7e5b6f73f5310da96c">XNANDPS_SET_CYCLES_SET_T6_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c073cb87e5f5583d87946e333c31566b">XNANDPS_SET_CYCLES_SET_T0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#47cc8f84a256a75a891e6797e1002d9a">XNANDPS_SET_CYCLES_SET_T1_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8e07d928b5d43e47525b3989d4803ec2">XNANDPS_SET_CYCLES_SET_T2_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#09f5f02dbf4af84676d321289a607b08">XNANDPS_SET_CYCLES_SET_T3_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#11f60364c973332b9f7d71895ee5267e">XNANDPS_SET_CYCLES_SET_T4_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b1502707e03423e309e15399de1a89e1">XNANDPS_SET_CYCLES_SET_T5_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#61a78bc0956e9b68815e166962aabdf7">XNANDPS_SET_CYCLES_SET_T6_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td colspan="2"><br><h2>Set opmode register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#e9d1fdfa65000638027da623e6981086">XNANDPS_SET_OPMODE_SET_MW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#986af0bb9db01ff0f47cf611e75d3db0">XNANDPS_SET_OPMODE_SET_RD_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#10ccb9dafea3b0ce2dac30ad5d35d577">XNANDPS_SET_OPMODE_SET_RD_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#904ec3d7b4a9e11347d9170791d627cb">XNANDPS_SET_OPMODE_SET_WR_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#fb0e9f9c4ac4c295b560f5ffca44704a">XNANDPS_SET_OPMODE_SET_WR_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000380</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#50f9989228c222eea83b88e4cb67d2c5">XNANDPS_SET_OPMODE_SET_BAA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#28069879981fc062145f274e635368cb">XNANDPS_SET_OPMODE_SET_ADV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#e4694af337e527ebafcd3b0b8dcf7018">XNANDPS_SET_OPMODE_SET_BLS_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ca7060f850f5a28a79e23efdf085f4ff">XNANDPS_SET_OPMODE_SET_BURST_ALIGN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000E000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#dd4b8c8442f4c309b4f2cf6a3260fca8">XNANDPS_SET_OPMODE_MW_8_BITS</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f7ddef80b94be3d091ffc50354ca940a">XNANDPS_SET_OPMODE_MW_16_BITS</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b521c865754d0623b0e0d137f73f0793">XNANDPS_SET_OPMODE_MW_32_BITS</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td colspan="2"><br><h2>Refresh period register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6ea8981301fd34fee71c91242c3b4497">XNANDPS_REFRESH_PERIOD_0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#5f6f7f26681690233fdadc79f7ea0e38">XNANDPS_REFRESH_PERIOD_1_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>Opmode register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8adb97e820c52c1c3d58ba1928a92ff2">XNANDPS_OPMODE_MW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#363b1993a604bed3a13bab7ec84f08ac">XNANDPS_OPMODE_RD_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#4e02cf8d11a5329981e14d62fe9dc867">XNANDPS_OPMODE_RD_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#1b8f0a192f30aaf61cf052abacc4bfaf">XNANDPS_OPMODE_WR_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#9b7c36e8e432a974b54317b532d82650">XNANDPS_OPMODE_WR_BL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000380</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6a6b90f626f93c2263e6845c07169288">XNANDPS_OPMODE_BAA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#4b0a1bd2a9ab402792b1577c0b315d59">XNANDPS_OPMODE_ADV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#3a638ec0248fcdecf4e92b80f80d99aa">XNANDPS_OPMODE_BLS_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#70256bed9864639b838bd968c73f6563">XNANDPS_OPMODE_BURST_ALIGN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000E000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#3383b1a97c08a29debcb3eb90b3dd43d">XNANDPS_OPMODE_ADDRESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td colspan="2"><br><h2>User status register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f827551e947eaa8118cbb7aa11b2f5c1">XNANDPS_USER_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>User config register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#37f4f93a04120ffdda6214fd4f8effc4">XNANDPS_USER_CONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>ECC status register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#aa5fa1ad6b37c551cc796791c570a864">XNANDPS_ECC_STATUS_RAW_INT_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c80985e4789f232afeacf1aeb7c49a54">XNANDPS_ECC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8e051b826479cebab301fc90481d2e73">XNANDPS_ECC_LAST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ccc5b71b5de11a12a4b485bbc87dd9b6">XNANDPS_ECC_READ_NOT_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b4cd6740c853ae914e849b7b4d39ff5a">XNANDPS_ECC_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00007C00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#793b49ec4f1b8725d6700675374d08dd">XNANDPS_ECC_FAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x000F8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b460819dd9bf573c2aa44f0a8b8d4640">XNANDPS_ECC_CAN_CORRECT_MASK</a>&nbsp;&nbsp;&nbsp;0x01F00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#9996020676f5adfb4c573db95cb6453d">XNANDPS_ECC_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x37000000</td></tr>

<tr><td colspan="2"><br><h2>ECC mem config register bit definitions and masks and shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#db395cda6cacef740595a88b27777e6c">XNANDPS_ECC_MEMCFG_PAGE_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ba9e31aa769784b9dc59d0cf83bea153">XNANDPS_ECC_MEMCFG_ECC_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b9df39df59c7778ead6c2c867a2430b6">XNANDPS_ECC_MEMCFG_ECC_READ_END_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#655aef1f37e66402b040e3fd4608aba1">XNANDPS_ECC_MEMCFG_ECC_JUMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#01de9d3996761f0a419687558859709d">XNANDPS_ECC_MEMCFG_IGNORE_ADD8_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f874342fb34edd41bdca66b9c7f3f349">XNANDPS_ECC_MEMCFG_ECC_INT_PASS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#b5a6698770291e0731b5b92877fed093">XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0be464fa8d25dcefff12acdf49ca7fcb">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#245e790383066df2350c3f0318efa928">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#3d2b1696b921f8ea0aeaa0e0001ee282">XNANDPS_ECC_MEMCFG_PAGE_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#964bb90dad1deaac94851804263c91f7">XNANDPS_ECC_MEMCFG_ECC_MODE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f2e3aefac925f4c9a166ebd24a1ed8b0">XNANDPS_ECC_MEMCFG_ECC_READ_END_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#7392eddba7017de72c0789e8ebc68abb">XNANDPS_ECC_MEMCFG_ECC_JUMP_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#977ed8be3cc87eb3a0c05164bf9d9bfc">XNANDPS_ECC_MEMCFG_IGNORE_ADD8_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#1beec451c552231ad688e40eed544288">XNANDPS_ECC_MEMCFG_ECC_INT_PASS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#bd7ff83e386c51c5be0876b194889b20">XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#9a74f300efd880da93d1f00fae2c5985">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#21b52334e40b385790c57f18ee3addc6">XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c3b9fc945b3875d99b47794dab89f145">XNANDPS_ECC_MEMCFG_PAGE_SIZE_512</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8ac8a1226371417a4d41804e368845f5">XNANDPS_ECC_MEMCFG_PAGE_SIZE_1024</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#238f0a25865ab375c29906f510e9b7c6">XNANDPS_ECC_MEMCFG_PAGE_SIZE_2048</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td colspan="2"><br><h2>ECC mem command1 register bit definitions and masks and shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#48f92426ef3fe72488dc89df13295e1a">XNANDPS_ECC_MEMCOMMAND1_WR_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#4c206ce96a88f51d51f87dc3bb5c9aeb">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0526a2f3a1c20538a5aba3c3396268f4">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#54fa2eb071c2fc3768f8e2e48cdfdf0c">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#309e2a57b4568f31634a15febebfe92e">XNANDPS_ECC_MEMCOMMAND1_WR_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#47f3415d4d26f64708c098dd6680c9cb">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#ba329bc9a01fe022420d8718e7810497">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#5e1be581da688c84e79e36a926f90c27">XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td colspan="2"><br><h2>ECC mem command2 register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f2e1f02188436bbe00f37428c9b9dba1">XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#9d7c75c3b743fc4d08aea285573d2c17">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8c15840eeed0edaff725ce339d0f7ad2">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0ccfdce627e446d4c1d105277ac1a338">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#854b7599c5f8c1a1cd15a96d2a6a4f2c">XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#3a429184ab73fb39483ceaa12fde045f">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#45690d297ed3cc18a67a3bb227e3547d">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#00337be5f4af291b852f82b39cd9c0d8">XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td colspan="2"><br><h2>ECC value register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#65f5f36328542ed37ba3918b4a8f453e">XNANDPS_ECC_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#07de6812b8e9b6276530c4cf10b6fefe">XNANDPS_ECC_VALUE_CORRECT_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#64448b0d79b340b8a0f9d6083e259382">XNANDPS_ECC_VALUE_FAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6b2b0c7a00a156d044515d1c0ae12185">XNANDPS_ECC_VALUE_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a952d6fbabe88ac19f5ff2f748ed6da6">XNANDPS_ECC_VALUE_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0b38d7a0009f24524228d51a976f299c">XNANDPS_ECC_VALUE_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Peripheral ID register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#d3476c7c368cc8a3fd8aad0ceab0159a">XNANDPS_PERIPH_ID_PART_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#99a2f99e9b0946d518d0c5fe476272e0">XNANDPS_PERIPH_ID_DESIGNER_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x000FF000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#4445f2aff4b2e7cb5822df871a170547">XNANDPS_PERIPH_ID_REVISION_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#358d58a366c97675d4611c2313f750df">XNANDPS_PERIPH_ID_INTG_CFG_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td colspan="2"><br><h2>Peripheral ID register bit definitions and masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#1a4b3b14c7432337bffef1cd77dd5d1b">XNANDPS_PCELL_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0d9aeb97f0ad494e78f4312baea036ee">XNANDPS_MEMC_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8340986634a7b2c619f25dab1af5fd02">XNANDPS_MEMC_IF_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a135e58f0f70b24f47a38fd83d4d52e9">XNANDPS_MEMC_SET_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6af18c34646ca15a7b639cf4e95ed7a5">XNANDPS_MEMC_CLR_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8ee3f7c231da59a6007c26c88a1a1fd5">XNANDPS_DIRECT_CMD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#d110c96bc6dce04cab88e10f12873a3a">XNANDPS_SET_CYCLES_OFFSET</a>&nbsp;&nbsp;&nbsp;0x014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#2033d9b59adad526c12a203361e1a6b7">XNANDPS_SET_OPMODE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#d85a18eeac62b782d2df1a7d9950a34a">XNANDPS_REFRESH_PERIOD_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#5e8816c9e4283218043ab0bb2bf88031">XNANDPS_REFRESH_PERIOD_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#04896aabb61897a53039e75f1f36efee">XNANDPS_IF0_CHIP_0_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#3a0032debb66b16cdbeb64a6e476d6f0">XNANDPS_IF0_CHIP_1_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#2459516212446fc2071b57e697c5809b">XNANDPS_IF0_CHIP_2_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f63e047fad79b725f498794daaa3fb76">XNANDPS_IF0_CHIP_3_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x160</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#28be47d24b2ea156b966ee0457e9cab2">XNANDPS_IF1_CHIP_0_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#30026f6499f7f6ce678a086d2e51b4fe">XNANDPS_IF1_CHIP_1_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#8cb207bd070730d3db071fab8a1cfc40">XNANDPS_IF1_CHIP_2_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6236752f265d93ac4e6b45f146b26beb">XNANDPS_IF1_CHIP_3_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#7072d68fb91d61aa42a9fdb1e1ea6d62">XNANDPS_FLASH_CYCLES</a>(addr)&nbsp;&nbsp;&nbsp;(0x000 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#23282ee701deb616b36d48de275c828b">XNANDPS_OPMODE</a>(addr)&nbsp;&nbsp;&nbsp;(0x004 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#91051f92bb056da4b34a83a7ae06edaf">XNANDPS_USER_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#d640f3e0c894f57b44e33610243b4373">XNANDPS_USER_CONFIG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x204</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#bd189abffe6ed31e532fdfab24840ff4">XNANDPS_IF0_ECC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0da05b3aea29085acdb70390f34ca112">XNANDPS_IF1_ECC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6ef4bea6543c390b45072cc2a7684c3c">XNANDPS_ECC_STATUS_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x000 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6169ead55aedc8b9852b8c6c3fc4a49e">XNANDPS_ECC_MEMCFG_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x004 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#f5855be33fd87e0e36ac6a949e1721c4">XNANDPS_ECC_MEMCMD1_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x008 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#77bb32d1ed867f600ff0518d7236e8f4">XNANDPS_ECC_MEMCMD2_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x00C + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c6dafa222c3236d2a10e20b530c6cd15">XNANDPS_ECC_ADDR0_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x010 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#517425e06372fedd93d167cd7f0b2a45">XNANDPS_ECC_ADDR1_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x014 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#feb140381312211f176b7c4083dd22e6">XNANDPS_ECC_VALUE0_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x018 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#1707615046dee9633fd752336687e8f2">XNANDPS_ECC_VALUE1_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x01C + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#188366001108741a709e3ec2527cb7c0">XNANDPS_ECC_VALUE2_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x020 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#89469a800a59b4fc59a5896cbf42f412">XNANDPS_ECC_VALUE3_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x024 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#c27f1f2158fd3e28cba938c9664d2f81">XNANDPS_ECC_VALUE4_OFFSET</a>(addr)&nbsp;&nbsp;&nbsp;(0x028 + addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#87acfc10ea05bc0fe6e97b1d62a92016">XNANDPS_INTGTEST_OFFSET</a>&nbsp;&nbsp;&nbsp;0xE00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#30ee02e3a2f4524bce1d9cebc2250528">XNANDPS_PERIPH_ID0_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFE0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#6aff3f2458bf230cebda6247b86d4c84">XNANDPS_PERIPH_ID1_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFE4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#0b54fbdcc7b7bb88729da66f1d1855c4">XNANDPS_PERIPH_ID2_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFE8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a17665c923da44f5b82cbfee0ec441ce">XNANDPS_PERIPH_ID3_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFEC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#69f18c51a6c96ec49e4310a54a24189c">XNANDPS_PCELL_ID0_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#11a20283f906d5060da5e3a830f34ee3">XNANDPS_PCELL_ID1_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFF4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#216ef29bfd8cf42a7bb631b1dc621bb1">XNANDPS_PCELL_ID2_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFF8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#a46af6ca8a78ca10fe92d43c236871f4">XNANDPS_PCELL_ID3_OFFSET</a>&nbsp;&nbsp;&nbsp;0xFFC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#9c6ff46eae689aad5ea252053f1c021f">XNandPs_ReadReg</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xnandps__hw_8h.html#124f12d3ebaf163b734b9ebfe76f71c1">XNandPs_WriteReg</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="dedaef47210dc960a1d5123d363252a9"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_ADDR_MASK" ref="dedaef47210dc960a1d5123d363252a9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_ADDR_MASK&nbsp;&nbsp;&nbsp;0x000FFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command address mask     </td>
  </tr>
</table>
<a class="anchor" name="42a03fc61df809a599ed94bf0ddb11d0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_CHIP_SELECT_MASK" ref="42a03fc61df809a599ed94bf0ddb11d0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_CHIP_SELECT_MASK&nbsp;&nbsp;&nbsp;0x03800000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command chip select mask     </td>
  </tr>
</table>
<a class="anchor" name="0d5b4a8fec0bfdb91280efb6be75de6a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_CHIP_SELECT_SHIFT" ref="0d5b4a8fec0bfdb91280efb6be75de6a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_CHIP_SELECT_SHIFT&nbsp;&nbsp;&nbsp;23          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command chip select shift     </td>
  </tr>
</table>
<a class="anchor" name="b96509326eac3f99e60285e0e5e43718"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_CMD_TYPE_SHIFT" ref="b96509326eac3f99e60285e0e5e43718" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_CMD_TYPE_SHIFT&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command cmd_type shift     </td>
  </tr>
</table>
<a class="anchor" name="8ee3f7c231da59a6007c26c88a1a1fd5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_OFFSET" ref="8ee3f7c231da59a6007c26c88a1a1fd5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_OFFSET&nbsp;&nbsp;&nbsp;0x010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command reg, WO     </td>
  </tr>
</table>
<a class="anchor" name="1e256f9e679c0d138cf33589c96c84ff"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_SET_CRE_MASK" ref="1e256f9e679c0d138cf33589c96c84ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_SET_CRE_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command set cre mask     </td>
  </tr>
</table>
<a class="anchor" name="a995ee5e80b648bd4eab12fdeb3ad776"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_SET_CRE_SHIFT" ref="a995ee5e80b648bd4eab12fdeb3ad776" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_SET_CRE_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command set_cre shift     </td>
  </tr>
</table>
<a class="anchor" name="36c3d9eaf42005fd6ede570cce887c99"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_DIRECT_CMD_TYPE_MASK" ref="36c3d9eaf42005fd6ede570cce887c99" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_DIRECT_CMD_TYPE_MASK&nbsp;&nbsp;&nbsp;0x00600000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Direct command type mask     </td>
  </tr>
</table>
<a class="anchor" name="c6dafa222c3236d2a10e20b530c6cd15"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_ADDR0_OFFSET" ref="c6dafa222c3236d2a10e20b530c6cd15" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_ADDR0_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x010 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC address0 reg     </td>
  </tr>
</table>
<a class="anchor" name="517425e06372fedd93d167cd7f0b2a45"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_ADDR1_OFFSET" ref="517425e06372fedd93d167cd7f0b2a45" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_ADDR1_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x014 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC address1 reg     </td>
  </tr>
</table>
<a class="anchor" name="b460819dd9bf573c2aa44f0a8b8d4640"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_CAN_CORRECT_MASK" ref="b460819dd9bf573c2aa44f0a8b8d4640" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_CAN_CORRECT_MASK&nbsp;&nbsp;&nbsp;0x01F00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status ecc_can_correct mask     </td>
  </tr>
</table>
<a class="anchor" name="793b49ec4f1b8725d6700675374d08dd"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_FAIL_MASK" ref="793b49ec4f1b8725d6700675374d08dd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_FAIL_MASK&nbsp;&nbsp;&nbsp;0x000F8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status ecc_fail mask     </td>
  </tr>
</table>
<a class="anchor" name="8e051b826479cebab301fc90481d2e73"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_LAST_MASK" ref="8e051b826479cebab301fc90481d2e73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_LAST_MASK&nbsp;&nbsp;&nbsp;0x00000180          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status ecc_last mask     </td>
  </tr>
</table>
<a class="anchor" name="0be464fa8d25dcefff12acdf49ca7fcb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_MASK" ref="0be464fa8d25dcefff12acdf49ca7fcb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_extra_block mask     </td>
  </tr>
</table>
<a class="anchor" name="9a74f300efd880da93d1f00fae2c5985"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SHIFT" ref="9a74f300efd880da93d1f00fae2c5985" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_extra_block shift     </td>
  </tr>
</table>
<a class="anchor" name="245e790383066df2350c3f0318efa928"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_MASK" ref="245e790383066df2350c3f0318efa928" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_MASK&nbsp;&nbsp;&nbsp;0x00001800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_extra_block_size mask     </td>
  </tr>
</table>
<a class="anchor" name="21b52334e40b385790c57f18ee3addc6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_SHIFT" ref="21b52334e40b385790c57f18ee3addc6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_EXTRA_BLOCK_SIZE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_extra_block_size shift     </td>
  </tr>
</table>
<a class="anchor" name="b5a6698770291e0731b5b92877fed093"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_MASK" ref="b5a6698770291e0731b5b92877fed093" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_int_abort mask     </td>
  </tr>
</table>
<a class="anchor" name="bd7ff83e386c51c5be0876b194889b20"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_SHIFT" ref="bd7ff83e386c51c5be0876b194889b20" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_INT_ABORT_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_int_abort shift     </td>
  </tr>
</table>
<a class="anchor" name="f874342fb34edd41bdca66b9c7f3f349"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_PASS_MASK" ref="f874342fb34edd41bdca66b9c7f3f349" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_INT_PASS_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_int_pass mask     </td>
  </tr>
</table>
<a class="anchor" name="1beec451c552231ad688e40eed544288"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_INT_PASS_SHIFT" ref="1beec451c552231ad688e40eed544288" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_INT_PASS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_int_pass shift     </td>
  </tr>
</table>
<a class="anchor" name="655aef1f37e66402b040e3fd4608aba1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_JUMP_MASK" ref="655aef1f37e66402b040e3fd4608aba1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_JUMP_MASK&nbsp;&nbsp;&nbsp;0x00000060          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_jump mask     </td>
  </tr>
</table>
<a class="anchor" name="7392eddba7017de72c0789e8ebc68abb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_JUMP_SHIFT" ref="7392eddba7017de72c0789e8ebc68abb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_JUMP_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_jump shift     </td>
  </tr>
</table>
<a class="anchor" name="ba9e31aa769784b9dc59d0cf83bea153"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_MODE_MASK" ref="ba9e31aa769784b9dc59d0cf83bea153" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_MODE_MASK&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_mode mask     </td>
  </tr>
</table>
<a class="anchor" name="964bb90dad1deaac94851804263c91f7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_MODE_SHIFT" ref="964bb90dad1deaac94851804263c91f7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_MODE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_mode shift     </td>
  </tr>
</table>
<a class="anchor" name="b9df39df59c7778ead6c2c867a2430b6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_READ_END_MASK" ref="b9df39df59c7778ead6c2c867a2430b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_READ_END_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_read_end mask     </td>
  </tr>
</table>
<a class="anchor" name="f2e3aefac925f4c9a166ebd24a1ed8b0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_ECC_READ_END_SHIFT" ref="f2e3aefac925f4c9a166ebd24a1ed8b0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_ECC_READ_END_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_read_end shift     </td>
  </tr>
</table>
<a class="anchor" name="01de9d3996761f0a419687558859709d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_IGNORE_ADD8_MASK" ref="01de9d3996761f0a419687558859709d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_IGNORE_ADD8_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_ignore_add_eight mask     </td>
  </tr>
</table>
<a class="anchor" name="977ed8be3cc87eb3a0c05164bf9d9bfc"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_IGNORE_ADD8_SHIFT" ref="977ed8be3cc87eb3a0c05164bf9d9bfc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_IGNORE_ADD8_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg ecc_ignore_add_eight shift     </td>
  </tr>
</table>
<a class="anchor" name="6169ead55aedc8b9852b8c6c3fc4a49e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_OFFSET" ref="6169ead55aedc8b9852b8c6c3fc4a49e" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x004 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC mem config reg     </td>
  </tr>
</table>
<a class="anchor" name="8ac8a1226371417a4d41804e368845f5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_1024" ref="8ac8a1226371417a4d41804e368845f5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_1024&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC cfg page size value for 1024 byte page     </td>
  </tr>
</table>
<a class="anchor" name="238f0a25865ab375c29906f510e9b7c6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_2048" ref="238f0a25865ab375c29906f510e9b7c6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_2048&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC cfg page size value for 2048 byte page     </td>
  </tr>
</table>
<a class="anchor" name="c3b9fc945b3875d99b47794dab89f145"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_512" ref="c3b9fc945b3875d99b47794dab89f145" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_512&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC cfg page size value for 512 byte page     </td>
  </tr>
</table>
<a class="anchor" name="db395cda6cacef740595a88b27777e6c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_MASK" ref="db395cda6cacef740595a88b27777e6c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg page_size mask     </td>
  </tr>
</table>
<a class="anchor" name="3d2b1696b921f8ea0aeaa0e0001ee282"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCFG_PAGE_SIZE_SHIFT" ref="3d2b1696b921f8ea0aeaa0e0001ee282" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCFG_PAGE_SIZE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc cfg page_size shift     </td>
  </tr>
</table>
<a class="anchor" name="f5855be33fd87e0e36ac6a949e1721c4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCMD1_OFFSET" ref="f5855be33fd87e0e36ac6a949e1721c4" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCMD1_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x008 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC mem com1 reg     </td>
  </tr>
</table>
<a class="anchor" name="77bb32d1ed867f600ff0518d7236e8f4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCMD2_OFFSET" ref="77bb32d1ed867f600ff0518d7236e8f4" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCMD2_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x00C + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC mem com2 reg     </td>
  </tr>
</table>
<a class="anchor" name="0526a2f3a1c20538a5aba3c3396268f4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_MASK" ref="0526a2f3a1c20538a5aba3c3396268f4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_rd_cmd_end mask     </td>
  </tr>
</table>
<a class="anchor" name="ba329bc9a01fe022420d8718e7810497"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_SHIFT" ref="ba329bc9a01fe022420d8718e7810497" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_rd_cmd_end shift     </td>
  </tr>
</table>
<a class="anchor" name="54fa2eb071c2fc3768f8e2e48cdfdf0c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_MASK" ref="54fa2eb071c2fc3768f8e2e48cdfdf0c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_rd_cmd_end_valid mask     </td>
  </tr>
</table>
<a class="anchor" name="5e1be581da688c84e79e36a926f90c27"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_SHIFT" ref="5e1be581da688c84e79e36a926f90c27" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_END_VALID_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_rd_cmd_end_valid shift     </td>
  </tr>
</table>
<a class="anchor" name="4c206ce96a88f51d51f87dc3bb5c9aeb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_MASK" ref="4c206ce96a88f51d51f87dc3bb5c9aeb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_MASK&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_rd_cmd mask     </td>
  </tr>
</table>
<a class="anchor" name="47f3415d4d26f64708c098dd6680c9cb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_RD_CMD_SHIFT" ref="47f3415d4d26f64708c098dd6680c9cb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_RD_CMD_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_rd_cmd shift     </td>
  </tr>
</table>
<a class="anchor" name="48f92426ef3fe72488dc89df13295e1a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_WR_CMD_MASK" ref="48f92426ef3fe72488dc89df13295e1a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_WR_CMD_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_wr_cmd mask     </td>
  </tr>
</table>
<a class="anchor" name="309e2a57b4568f31634a15febebfe92e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND1_WR_CMD_SHIFT" ref="309e2a57b4568f31634a15febebfe92e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND1_WR_CMD_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command 1 nand_wr_cmd shift     </td>
  </tr>
</table>
<a class="anchor" name="8c15840eeed0edaff725ce339d0f7ad2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_MASK" ref="8c15840eeed0edaff725ce339d0f7ad2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_rd_col_change_end mask     </td>
  </tr>
</table>
<a class="anchor" name="45690d297ed3cc18a67a3bb227e3547d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_SHIFT" ref="45690d297ed3cc18a67a3bb227e3547d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_rd_col_change_end shift     </td>
  </tr>
</table>
<a class="anchor" name="0ccfdce627e446d4c1d105277ac1a338"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_MASK" ref="0ccfdce627e446d4c1d105277ac1a338" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_rd_col_change_end_valid mask     </td>
  </tr>
</table>
<a class="anchor" name="00337be5f4af291b852f82b39cd9c0d8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_SHIFT" ref="00337be5f4af291b852f82b39cd9c0d8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_END_VALID_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_rd_col_change_end_valid shift     </td>
  </tr>
</table>
<a class="anchor" name="9d7c75c3b743fc4d08aea285573d2c17"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_MASK" ref="9d7c75c3b743fc4d08aea285573d2c17" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_rd_col_change mask     </td>
  </tr>
</table>
<a class="anchor" name="3a429184ab73fb39483ceaa12fde045f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_SHIFT" ref="3a429184ab73fb39483ceaa12fde045f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_RD_COL_CHANGE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_rd_col_change shift     </td>
  </tr>
</table>
<a class="anchor" name="f2e1f02188436bbe00f37428c9b9dba1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_MASK" ref="f2e1f02188436bbe00f37428c9b9dba1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_wr_col_change mask     </td>
  </tr>
</table>
<a class="anchor" name="854b7599c5f8c1a1cd15a96d2a6a4f2c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_SHIFT" ref="854b7599c5f8c1a1cd15a96d2a6a4f2c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_MEMCOMMAND2_WR_COL_CHANGE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc command2 nand_wr_col_change shift     </td>
  </tr>
</table>
<a class="anchor" name="9996020676f5adfb4c573db95cb6453d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_READ_MASK" ref="9996020676f5adfb4c573db95cb6453d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_READ_MASK&nbsp;&nbsp;&nbsp;0x37000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status ecc_read mask     </td>
  </tr>
</table>
<a class="anchor" name="ccc5b71b5de11a12a4b485bbc87dd9b6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_READ_NOT_WRITE_MASK" ref="ccc5b71b5de11a12a4b485bbc87dd9b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_READ_NOT_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status ecc_read_not_write mask     </td>
  </tr>
</table>
<a class="anchor" name="c80985e4789f232afeacf1aeb7c49a54"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_STATUS_MASK" ref="c80985e4789f232afeacf1aeb7c49a54" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status ecc_status mask     </td>
  </tr>
</table>
<a class="anchor" name="6ef4bea6543c390b45072cc2a7684c3c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_STATUS_OFFSET" ref="6ef4bea6543c390b45072cc2a7684c3c" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_STATUS_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x000 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC status register     </td>
  </tr>
</table>
<a class="anchor" name="aa5fa1ad6b37c551cc796791c570a864"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_STATUS_RAW_INT_STATUS_MASK" ref="aa5fa1ad6b37c551cc796791c570a864" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_STATUS_RAW_INT_STATUS_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status raw_int_status mask     </td>
  </tr>
</table>
<a class="anchor" name="b4cd6740c853ae914e849b7b4d39ff5a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALID_MASK" ref="b4cd6740c853ae914e849b7b4d39ff5a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALID_MASK&nbsp;&nbsp;&nbsp;0x00007C00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc status ecc_valid mask     </td>
  </tr>
</table>
<a class="anchor" name="feb140381312211f176b7c4083dd22e6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE0_OFFSET" ref="feb140381312211f176b7c4083dd22e6" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE0_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x018 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC value 0 reg     </td>
  </tr>
</table>
<a class="anchor" name="1707615046dee9633fd752336687e8f2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE1_OFFSET" ref="1707615046dee9633fd752336687e8f2" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE1_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x01C + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC value 1 reg     </td>
  </tr>
</table>
<a class="anchor" name="188366001108741a709e3ec2527cb7c0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE2_OFFSET" ref="188366001108741a709e3ec2527cb7c0" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE2_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x020 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC value 2 reg     </td>
  </tr>
</table>
<a class="anchor" name="89469a800a59b4fc59a5896cbf42f412"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE3_OFFSET" ref="89469a800a59b4fc59a5896cbf42f412" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE3_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x024 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC value 3 reg     </td>
  </tr>
</table>
<a class="anchor" name="c27f1f2158fd3e28cba938c9664d2f81"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE4_OFFSET" ref="c27f1f2158fd3e28cba938c9664d2f81" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE4_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x028 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECC value 4 reg     </td>
  </tr>
</table>
<a class="anchor" name="07de6812b8e9b6276530c4cf10b6fefe"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_CORRECT_MASK" ref="07de6812b8e9b6276530c4cf10b6fefe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE_CORRECT_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc value ecc_correct mask     </td>
  </tr>
</table>
<a class="anchor" name="64448b0d79b340b8a0f9d6083e259382"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_FAIL_MASK" ref="64448b0d79b340b8a0f9d6083e259382" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE_FAIL_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc value ecc_fail mask     </td>
  </tr>
</table>
<a class="anchor" name="0b38d7a0009f24524228d51a976f299c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_INT_MASK" ref="0b38d7a0009f24524228d51a976f299c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE_INT_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc value ecc_int mask     </td>
  </tr>
</table>
<a class="anchor" name="65f5f36328542ed37ba3918b4a8f453e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_MASK" ref="65f5f36328542ed37ba3918b4a8f453e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE_MASK&nbsp;&nbsp;&nbsp;0x00FFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc value ecc_value mask     </td>
  </tr>
</table>
<a class="anchor" name="6b2b0c7a00a156d044515d1c0ae12185"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_READ_MASK" ref="6b2b0c7a00a156d044515d1c0ae12185" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE_READ_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc value ecc_read mask     </td>
  </tr>
</table>
<a class="anchor" name="a952d6fbabe88ac19f5ff2f748ed6da6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_ECC_VALUE_VALID_MASK" ref="a952d6fbabe88ac19f5ff2f748ed6da6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_ECC_VALUE_VALID_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ecc value ecc_valid mask     </td>
  </tr>
</table>
<a class="anchor" name="7072d68fb91d61aa42a9fdb1e1ea6d62"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_FLASH_CYCLES" ref="7072d68fb91d61aa42a9fdb1e1ea6d62" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_FLASH_CYCLES          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x000 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NAND &amp; SRAM cycle,RO     </td>
  </tr>
</table>
<a class="anchor" name="04896aabb61897a53039e75f1f36efee"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_0_CONFIG_OFFSET" ref="04896aabb61897a53039e75f1f36efee" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF0_CHIP_0_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 0 chip 0 config     </td>
  </tr>
</table>
<a class="anchor" name="3a0032debb66b16cdbeb64a6e476d6f0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_1_CONFIG_OFFSET" ref="3a0032debb66b16cdbeb64a6e476d6f0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF0_CHIP_1_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x120          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 0 chip 1 config     </td>
  </tr>
</table>
<a class="anchor" name="2459516212446fc2071b57e697c5809b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_2_CONFIG_OFFSET" ref="2459516212446fc2071b57e697c5809b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF0_CHIP_2_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x140          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 0 chip 2 config     </td>
  </tr>
</table>
<a class="anchor" name="f63e047fad79b725f498794daaa3fb76"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_CHIP_3_CONFIG_OFFSET" ref="f63e047fad79b725f498794daaa3fb76" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF0_CHIP_3_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x160          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 0 chip 3 config     </td>
  </tr>
</table>
<a class="anchor" name="bd189abffe6ed31e532fdfab24840ff4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF0_ECC_OFFSET" ref="bd189abffe6ed31e532fdfab24840ff4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF0_ECC_OFFSET&nbsp;&nbsp;&nbsp;0x300          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 0 ECC register     </td>
  </tr>
</table>
<a class="anchor" name="28be47d24b2ea156b966ee0457e9cab2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_0_CONFIG_OFFSET" ref="28be47d24b2ea156b966ee0457e9cab2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF1_CHIP_0_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x180          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 1 chip 0 config     </td>
  </tr>
</table>
<a class="anchor" name="30026f6499f7f6ce678a086d2e51b4fe"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_1_CONFIG_OFFSET" ref="30026f6499f7f6ce678a086d2e51b4fe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF1_CHIP_1_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x1A0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 1 chip 1 config     </td>
  </tr>
</table>
<a class="anchor" name="8cb207bd070730d3db071fab8a1cfc40"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_2_CONFIG_OFFSET" ref="8cb207bd070730d3db071fab8a1cfc40" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF1_CHIP_2_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x1C0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 1 chip 2 config     </td>
  </tr>
</table>
<a class="anchor" name="6236752f265d93ac4e6b45f146b26beb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_CHIP_3_CONFIG_OFFSET" ref="6236752f265d93ac4e6b45f146b26beb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF1_CHIP_3_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x1E0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 1 chip 3 config     </td>
  </tr>
</table>
<a class="anchor" name="0da05b3aea29085acdb70390f34ca112"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_IF1_ECC_OFFSET" ref="0da05b3aea29085acdb70390f34ca112" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_IF1_ECC_OFFSET&nbsp;&nbsp;&nbsp;0x400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 1 ECC register     </td>
  </tr>
</table>
<a class="anchor" name="87acfc10ea05bc0fe6e97b1d62a92016"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_INTGTEST_OFFSET" ref="87acfc10ea05bc0fe6e97b1d62a92016" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_INTGTEST_OFFSET&nbsp;&nbsp;&nbsp;0xE00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Integration test offset     </td>
  </tr>
</table>
<a class="anchor" name="3cfab08d238a0550f5b74ef6582295ce"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE0_MASK" ref="3cfab08d238a0550f5b74ef6582295ce" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface0 ECC interrupt disable mask     </td>
  </tr>
</table>
<a class="anchor" name="ae5493b05855ed3dc45e6e6e21fe0a15"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE1_MASK" ref="ae5493b05855ed3dc45e6e6e21fe0a15" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_ECC_INT_DISABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface1 ECC interrupt disable mask     </td>
  </tr>
</table>
<a class="anchor" name="71bf5b9612fa0aadc657802341fad24f"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_CLR0_MASK" ref="71bf5b9612fa0aadc657802341fad24f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_INT_CLR0_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface0 interrupt clear mask     </td>
  </tr>
</table>
<a class="anchor" name="11bc437451a98dca37a8bf1946138204"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_CLR1_MASK" ref="11bc437451a98dca37a8bf1946138204" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_INT_CLR1_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface1 interrupt clear mask     </td>
  </tr>
</table>
<a class="anchor" name="09afea56b7397016d32f6c0e511991b1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE0_MASK" ref="09afea56b7397016d32f6c0e511991b1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 interrupt disable mask     </td>
  </tr>
</table>
<a class="anchor" name="5a0ca1ef1c48d6e0c08a54eea1868048"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE1_MASK" ref="5a0ca1ef1c48d6e0c08a54eea1868048" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_INT_DISABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 interrupt disable mask     </td>
  </tr>
</table>
<a class="anchor" name="c0008e108c3bf1ea980c19c89f5c110a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_LOW_POWER_EXIT_MASK" ref="c0008e108c3bf1ea980c19c89f5c110a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_LOW_POWER_EXIT_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller low power exit mask     </td>
  </tr>
</table>
<a class="anchor" name="6af18c34646ca15a7b639cf4e95ed7a5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_CLR_CONFIG_OFFSET" ref="6af18c34646ca15a7b639cf4e95ed7a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_CLR_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x00C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clear config reg, WO     </td>
  </tr>
</table>
<a class="anchor" name="051eec27d6aec68f37db430d8582cd64"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_EX_MONITORS_MASK" ref="051eec27d6aec68f37db430d8582cd64" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_EX_MONITORS_MASK&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface exclusive masks mask     </td>
  </tr>
</table>
<a class="anchor" name="095ba9fcf1d3f5605dbbb7627aba4743"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS0_MASK" ref="095ba9fcf1d3f5605dbbb7627aba4743" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS0_MASK&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 chip select mask     </td>
  </tr>
</table>
<a class="anchor" name="9356b11ef40544b9e6f734b914880e7d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS1_MASK" ref="9356b11ef40544b9e6f734b914880e7d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_CHIPS1_MASK&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 chip select mask     </td>
  </tr>
</table>
<a class="anchor" name="c70814499065c3c7f33e0b7c8ab56788"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE0_MASK" ref="c70814499065c3c7f33e0b7c8ab56788" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE0_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 type mask     </td>
  </tr>
</table>
<a class="anchor" name="24254a5e3e17536a8f845345341c6060"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE1_MASK" ref="24254a5e3e17536a8f845345341c6060" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_TYPE1_MASK&nbsp;&nbsp;&nbsp;0x00000300          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 type mask     </td>
  </tr>
</table>
<a class="anchor" name="b463fa6c91038f566767c5ceee4e1816"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH0_MASK" ref="b463fa6c91038f566767c5ceee4e1816" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH0_MASK&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 data width mask     </td>
  </tr>
</table>
<a class="anchor" name="443a4d7028e1aef22c7f9007e9793ef3"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH1_MASK" ref="443a4d7028e1aef22c7f9007e9793ef3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_MEMORY_WIDTH1_MASK&nbsp;&nbsp;&nbsp;0x00003000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 data width mask     </td>
  </tr>
</table>
<a class="anchor" name="8340986634a7b2c619f25dab1af5fd02"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_OFFSET" ref="8340986634a7b2c619f25dab1af5fd02" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface config reg, RO     </td>
  </tr>
</table>
<a class="anchor" name="aa55be81fa0987ecd1e3c312f7d14824"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_REMAP0_MASK" ref="aa55be81fa0987ecd1e3c312f7d14824" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_REMAP0_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 remap0 mask     </td>
  </tr>
</table>
<a class="anchor" name="98c304e97a7e15197dae67233e23ff1a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_IF_CONFIG_REMAP1_MASK" ref="98c304e97a7e15197dae67233e23ff1a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_IF_CONFIG_REMAP1_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 remap0 mask     </td>
  </tr>
</table>
<a class="anchor" name="d004dd4856a00a9794fefc2abd92e53a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE0_MASK" ref="d004dd4856a00a9794fefc2abd92e53a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interfce0 ECC interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="7797a3214bb17b0ecaa67dc13cc61054"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE1_MASK" ref="7797a3214bb17b0ecaa67dc13cc61054" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_SET_CONFIG_ECC_INT_ENABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interfce1 ECC interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="5f01f9571addfc6e66ade1963d5bc0b0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_INT_ENABLE0_MASK" ref="5f01f9571addfc6e66ade1963d5bc0b0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_SET_CONFIG_INT_ENABLE0_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interfce0 interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="7cd0f2d0b411d551cb2c731be5da6dc8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_INT_ENABLE1_MASK" ref="7cd0f2d0b411d551cb2c731be5da6dc8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_SET_CONFIG_INT_ENABLE1_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interfce1 interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="621d7c8bb7f5d53e13b549c35e72381c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_LOW_POWER_REQ_MASK" ref="621d7c8bb7f5d53e13b549c35e72381c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_SET_CONFIG_LOW_POWER_REQ_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller low power state mask     </td>
  </tr>
</table>
<a class="anchor" name="a135e58f0f70b24f47a38fd83d4d52e9"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_SET_CONFIG_OFFSET" ref="a135e58f0f70b24f47a38fd83d4d52e9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_SET_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set configuration reg, WO     </td>
  </tr>
</table>
<a class="anchor" name="73af300307c906e0cbb56e5a47b2d343"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT0_MASK" ref="73af300307c906e0cbb56e5a47b2d343" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_ECC_INT0_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 ECC interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="374a2eb834b5e07cf9f575b601ec24f5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT1_MASK" ref="374a2eb834b5e07cf9f575b601ec24f5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_ECC_INT1_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 ECC interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="2b73c3c4a58d463efcb6f573fdb99555"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT_EN0_MASK" ref="2b73c3c4a58d463efcb6f573fdb99555" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_ECC_INT_EN0_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 ECC interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="b86f877a2eb96ec42ed65bb7d13b0842"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_ECC_INT_EN1_MASK" ref="b86f877a2eb96ec42ed65bb7d13b0842" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_ECC_INT_EN1_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 ECC interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="6fe0134678f4465a85ff17a802b98f94"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_EN0_MASK" ref="6fe0134678f4465a85ff17a802b98f94" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_INT_EN0_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="0d1dfc8848d017beaae4a11e1c98e558"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_EN1_MASK" ref="0d1dfc8848d017beaae4a11e1c98e558" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_INT_EN1_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 interrupt enable mask     </td>
  </tr>
</table>
<a class="anchor" name="de79bf57e48c9da114e73cfe9982e2aa"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_STATUS0_MASK" ref="de79bf57e48c9da114e73cfe9982e2aa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_INT_STATUS0_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="17d04c06e842111e46449c10d56830e1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_INT_STATUS1_MASK" ref="17d04c06e842111e46449c10d56830e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_INT_STATUS1_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="0d9aeb97f0ad494e78f4312baea036ee"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_OFFSET" ref="0d9aeb97f0ad494e78f4312baea036ee" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Controller status reg, RO     </td>
  </tr>
</table>
<a class="anchor" name="ca20b13c2fb655984762803a35ac89c6"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_ECC_INT0_MASK" ref="ca20b13c2fb655984762803a35ac89c6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_RAW_ECC_INT0_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 raw ECC interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="1b8ff360b08a755a6705124db619c50a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_ECC_INT1_MASK" ref="1b8ff360b08a755a6705124db619c50a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_RAW_ECC_INT1_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 raw ECC interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="c82f2571cbb1715d9056ad66b550d7f0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_INT_STATUS0_MASK" ref="c82f2571cbb1715d9056ad66b550d7f0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_RAW_INT_STATUS0_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 0 raw interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="65fb6695ec7acaf37e13a25862ad2b26"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_RAW_INT_STATUS1_MASK" ref="65fb6695ec7acaf37e13a25862ad2b26" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_RAW_INT_STATUS1_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller interface 1 raw interrupt status mask     </td>
  </tr>
</table>
<a class="anchor" name="0b04775b8ebcf980fa1cd26157f43d3d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_MEMC_STATUS_STATE_MASK" ref="0b04775b8ebcf980fa1cd26157f43d3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_MEMC_STATUS_STATE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory controller operating state mask     </td>
  </tr>
</table>
<a class="anchor" name="23282ee701deb616b36d48de275c828b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE" ref="23282ee701deb616b36d48de275c828b" args="(addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x004 + addr)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Chip opmode reg, RO     </td>
  </tr>
</table>
<a class="anchor" name="3383b1a97c08a29debcb3eb90b3dd43d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_ADDRESS_MASK" ref="3383b1a97c08a29debcb3eb90b3dd43d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_ADDRESS_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode Address match mask     </td>
  </tr>
</table>
<a class="anchor" name="4b0a1bd2a9ab402792b1577c0b315d59"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_ADV_MASK" ref="4b0a1bd2a9ab402792b1577c0b315d59" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_ADV_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode BLS mask     </td>
  </tr>
</table>
<a class="anchor" name="6a6b90f626f93c2263e6845c07169288"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_BAA_MASK" ref="6a6b90f626f93c2263e6845c07169288" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_BAA_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode ADV mask     </td>
  </tr>
</table>
<a class="anchor" name="3a638ec0248fcdecf4e92b80f80d99aa"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_BLS_MASK" ref="3a638ec0248fcdecf4e92b80f80d99aa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_BLS_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode Burst align mask     </td>
  </tr>
</table>
<a class="anchor" name="70256bed9864639b838bd968c73f6563"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_BURST_ALIGN_MASK" ref="70256bed9864639b838bd968c73f6563" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_BURST_ALIGN_MASK&nbsp;&nbsp;&nbsp;0x0000E000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode Address mask     </td>
  </tr>
</table>
<a class="anchor" name="8adb97e820c52c1c3d58ba1928a92ff2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_MW_MASK" ref="8adb97e820c52c1c3d58ba1928a92ff2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_MW_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode Memory width mask     </td>
  </tr>
</table>
<a class="anchor" name="4e02cf8d11a5329981e14d62fe9dc867"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_RD_BL_MASK" ref="4e02cf8d11a5329981e14d62fe9dc867" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_RD_BL_MASK&nbsp;&nbsp;&nbsp;0x00000038          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode rd_bl mask     </td>
  </tr>
</table>
<a class="anchor" name="363b1993a604bed3a13bab7ec84f08ac"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_RD_SYNC_MASK" ref="363b1993a604bed3a13bab7ec84f08ac" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_RD_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode rd_sync mask     </td>
  </tr>
</table>
<a class="anchor" name="9b7c36e8e432a974b54317b532d82650"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_WR_BL_MASK" ref="9b7c36e8e432a974b54317b532d82650" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_WR_BL_MASK&nbsp;&nbsp;&nbsp;0x00000380          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode BAA mask     </td>
  </tr>
</table>
<a class="anchor" name="1b8f0a192f30aaf61cf052abacc4bfaf"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_OPMODE_WR_SYNC_MASK" ref="1b8f0a192f30aaf61cf052abacc4bfaf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_OPMODE_WR_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opmode wr_sync mask     </td>
  </tr>
</table>
<a class="anchor" name="69f18c51a6c96ec49e4310a54a24189c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID0_OFFSET" ref="69f18c51a6c96ec49e4310a54a24189c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PCELL_ID0_OFFSET&nbsp;&nbsp;&nbsp;0xFF0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Primecell id0 register     </td>
  </tr>
</table>
<a class="anchor" name="11a20283f906d5060da5e3a830f34ee3"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID1_OFFSET" ref="11a20283f906d5060da5e3a830f34ee3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PCELL_ID1_OFFSET&nbsp;&nbsp;&nbsp;0xFF4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Primecell id1 register     </td>
  </tr>
</table>
<a class="anchor" name="216ef29bfd8cf42a7bb631b1dc621bb1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID2_OFFSET" ref="216ef29bfd8cf42a7bb631b1dc621bb1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PCELL_ID2_OFFSET&nbsp;&nbsp;&nbsp;0xFF8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Primecell id2 register     </td>
  </tr>
</table>
<a class="anchor" name="a46af6ca8a78ca10fe92d43c236871f4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID3_OFFSET" ref="a46af6ca8a78ca10fe92d43c236871f4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PCELL_ID3_OFFSET&nbsp;&nbsp;&nbsp;0xFFC          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Primecell id3 register     </td>
  </tr>
</table>
<a class="anchor" name="1a4b3b14c7432337bffef1cd77dd5d1b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PCELL_ID_MASK" ref="1a4b3b14c7432337bffef1cd77dd5d1b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PCELL_ID_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Primecell identification register mask     </td>
  </tr>
</table>
<a class="anchor" name="30ee02e3a2f4524bce1d9cebc2250528"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID0_OFFSET" ref="30ee02e3a2f4524bce1d9cebc2250528" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID0_OFFSET&nbsp;&nbsp;&nbsp;0xFE0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral id0 register     </td>
  </tr>
</table>
<a class="anchor" name="6aff3f2458bf230cebda6247b86d4c84"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID1_OFFSET" ref="6aff3f2458bf230cebda6247b86d4c84" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID1_OFFSET&nbsp;&nbsp;&nbsp;0xFE4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral id1 register     </td>
  </tr>
</table>
<a class="anchor" name="0b54fbdcc7b7bb88729da66f1d1855c4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID2_OFFSET" ref="0b54fbdcc7b7bb88729da66f1d1855c4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID2_OFFSET&nbsp;&nbsp;&nbsp;0xFE8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral id2 register     </td>
  </tr>
</table>
<a class="anchor" name="a17665c923da44f5b82cbfee0ec441ce"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID3_OFFSET" ref="a17665c923da44f5b82cbfee0ec441ce" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID3_OFFSET&nbsp;&nbsp;&nbsp;0xFEC          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral id3 register     </td>
  </tr>
</table>
<a class="anchor" name="99a2f99e9b0946d518d0c5fe476272e0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_DESIGNER_ID_MASK" ref="99a2f99e9b0946d518d0c5fe476272e0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID_DESIGNER_ID_MASK&nbsp;&nbsp;&nbsp;0x000FF000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral ID designed id mask     </td>
  </tr>
</table>
<a class="anchor" name="358d58a366c97675d4611c2313f750df"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_INTG_CFG_MASK" ref="358d58a366c97675d4611c2313f750df" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID_INTG_CFG_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral ID integration_cfg mask     </td>
  </tr>
</table>
<a class="anchor" name="d3476c7c368cc8a3fd8aad0ceab0159a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_PART_NUM_MASK" ref="d3476c7c368cc8a3fd8aad0ceab0159a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID_PART_NUM_MASK&nbsp;&nbsp;&nbsp;0x00000FFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral ID part_num mask     </td>
  </tr>
</table>
<a class="anchor" name="4445f2aff4b2e7cb5822df871a170547"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_PERIPH_ID_REVISION_MASK" ref="4445f2aff4b2e7cb5822df871a170547" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_PERIPH_ID_REVISION_MASK&nbsp;&nbsp;&nbsp;0x00F00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Peripheral ID revision mask     </td>
  </tr>
</table>
<a class="anchor" name="9c6ff46eae689aad5ea252053f1c021f"></a><!-- doxytag: member="xnandps_hw.h::XNandPs_ReadReg" ref="9c6ff46eae689aad5ea252053f1c021f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNandPs_ReadReg&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XNandPs Register register     </td>
  </tr>
</table>
<a class="anchor" name="6ea8981301fd34fee71c91242c3b4497"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_0_MASK" ref="6ea8981301fd34fee71c91242c3b4497" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_REFRESH_PERIOD_0_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 0 refresh period mask     </td>
  </tr>
</table>
<a class="anchor" name="d85a18eeac62b782d2df1a7d9950a34a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_0_OFFSET" ref="d85a18eeac62b782d2df1a7d9950a34a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_REFRESH_PERIOD_0_OFFSET&nbsp;&nbsp;&nbsp;0x020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Refresh period_0 reg, RW     </td>
  </tr>
</table>
<a class="anchor" name="5f6f7f26681690233fdadc79f7ea0e38"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_1_MASK" ref="5f6f7f26681690233fdadc79f7ea0e38" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_REFRESH_PERIOD_1_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interface 1 refresh period mask     </td>
  </tr>
</table>
<a class="anchor" name="5e8816c9e4283218043ab0bb2bf88031"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_REFRESH_PERIOD_1_OFFSET" ref="5e8816c9e4283218043ab0bb2bf88031" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_REFRESH_PERIOD_1_OFFSET&nbsp;&nbsp;&nbsp;0x024          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Refresh period_1 reg, RW     </td>
  </tr>
</table>
<a class="anchor" name="d110c96bc6dce04cab88e10f12873a3a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_OFFSET" ref="d110c96bc6dce04cab88e10f12873a3a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_OFFSET&nbsp;&nbsp;&nbsp;0x014          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles register, WO     </td>
  </tr>
</table>
<a class="anchor" name="fdbfcba4c992042c9f92bf7c2ff6144c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T0_MASK" ref="fdbfcba4c992042c9f92bf7c2ff6144c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T0_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t0 mask     </td>
  </tr>
</table>
<a class="anchor" name="c073cb87e5f5583d87946e333c31566b"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T0_SHIFT" ref="c073cb87e5f5583d87946e333c31566b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t0 shift     </td>
  </tr>
</table>
<a class="anchor" name="f93c0047faaf68850c1c09e0c94e7f02"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T1_MASK" ref="f93c0047faaf68850c1c09e0c94e7f02" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T1_MASK&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t1 mask     </td>
  </tr>
</table>
<a class="anchor" name="47cc8f84a256a75a891e6797e1002d9a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T1_SHIFT" ref="47cc8f84a256a75a891e6797e1002d9a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T1_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t1 shift     </td>
  </tr>
</table>
<a class="anchor" name="baaa512030c288cad522e952e617f885"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T2_MASK" ref="baaa512030c288cad522e952e617f885" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T2_MASK&nbsp;&nbsp;&nbsp;0x00000700          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t2 mask     </td>
  </tr>
</table>
<a class="anchor" name="8e07d928b5d43e47525b3989d4803ec2"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T2_SHIFT" ref="8e07d928b5d43e47525b3989d4803ec2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T2_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t2 shift     </td>
  </tr>
</table>
<a class="anchor" name="754416c81f8354bc72dbe8df85fcccc7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T3_MASK" ref="754416c81f8354bc72dbe8df85fcccc7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T3_MASK&nbsp;&nbsp;&nbsp;0x00003800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t3 mask     </td>
  </tr>
</table>
<a class="anchor" name="09f5f02dbf4af84676d321289a607b08"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T3_SHIFT" ref="09f5f02dbf4af84676d321289a607b08" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T3_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t3 shift     </td>
  </tr>
</table>
<a class="anchor" name="48bf0aaf52cd6c404fb5722a40eb7e0d"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T4_MASK" ref="48bf0aaf52cd6c404fb5722a40eb7e0d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T4_MASK&nbsp;&nbsp;&nbsp;0x0001C000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t4 mask     </td>
  </tr>
</table>
<a class="anchor" name="11f60364c973332b9f7d71895ee5267e"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T4_SHIFT" ref="11f60364c973332b9f7d71895ee5267e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T4_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t4 shift     </td>
  </tr>
</table>
<a class="anchor" name="222c2950d8842e69106fdb1ee68a5b21"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T5_MASK" ref="222c2950d8842e69106fdb1ee68a5b21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T5_MASK&nbsp;&nbsp;&nbsp;0x000E0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t5 mask     </td>
  </tr>
</table>
<a class="anchor" name="b1502707e03423e309e15399de1a89e1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T5_SHIFT" ref="b1502707e03423e309e15399de1a89e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T5_SHIFT&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t5 shift     </td>
  </tr>
</table>
<a class="anchor" name="b383812f84157c7e5b6f73f5310da96c"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T6_MASK" ref="b383812f84157c7e5b6f73f5310da96c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T6_MASK&nbsp;&nbsp;&nbsp;0x00F00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t6 mask     </td>
  </tr>
</table>
<a class="anchor" name="61a78bc0956e9b68815e166962aabdf7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_CYCLES_SET_T6_SHIFT" ref="61a78bc0956e9b68815e166962aabdf7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_CYCLES_SET_T6_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set cycles set_t6 shift     </td>
  </tr>
</table>
<a class="anchor" name="f7ddef80b94be3d091ffc50354ca940a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_MW_16_BITS" ref="f7ddef80b94be3d091ffc50354ca940a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_MW_16_BITS&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode memory width value for 16-bit flash     </td>
  </tr>
</table>
<a class="anchor" name="b521c865754d0623b0e0d137f73f0793"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_MW_32_BITS" ref="b521c865754d0623b0e0d137f73f0793" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_MW_32_BITS&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode memory width value for 32-bit flash     </td>
  </tr>
</table>
<a class="anchor" name="dd4b8c8442f4c309b4f2cf6a3260fca8"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_MW_8_BITS" ref="dd4b8c8442f4c309b4f2cf6a3260fca8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_MW_8_BITS&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode memory width value for 8-bit flash     </td>
  </tr>
</table>
<a class="anchor" name="2033d9b59adad526c12a203361e1a6b7"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_OFFSET" ref="2033d9b59adad526c12a203361e1a6b7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_OFFSET&nbsp;&nbsp;&nbsp;0x018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode register, WO     </td>
  </tr>
</table>
<a class="anchor" name="28069879981fc062145f274e635368cb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_ADV_MASK" ref="28069879981fc062145f274e635368cb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_ADV_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set adv mask     </td>
  </tr>
</table>
<a class="anchor" name="50f9989228c222eea83b88e4cb67d2c5"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_BAA_MASK" ref="50f9989228c222eea83b88e4cb67d2c5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_BAA_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set baa mask     </td>
  </tr>
</table>
<a class="anchor" name="e4694af337e527ebafcd3b0b8dcf7018"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_BLS_MASK" ref="e4694af337e527ebafcd3b0b8dcf7018" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_BLS_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set bls mask     </td>
  </tr>
</table>
<a class="anchor" name="ca7060f850f5a28a79e23efdf085f4ff"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_BURST_ALIGN_MASK" ref="ca7060f850f5a28a79e23efdf085f4ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_BURST_ALIGN_MASK&nbsp;&nbsp;&nbsp;0x0000E000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set burst align mask     </td>
  </tr>
</table>
<a class="anchor" name="e9d1fdfa65000638027da623e6981086"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_MW_MASK" ref="e9d1fdfa65000638027da623e6981086" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_MW_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set memory width mask     </td>
  </tr>
</table>
<a class="anchor" name="10ccb9dafea3b0ce2dac30ad5d35d577"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_RD_BL_MASK" ref="10ccb9dafea3b0ce2dac30ad5d35d577" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_RD_BL_MASK&nbsp;&nbsp;&nbsp;0x00000038          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set rd_bl mask     </td>
  </tr>
</table>
<a class="anchor" name="986af0bb9db01ff0f47cf611e75d3db0"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_RD_SYNC_MASK" ref="986af0bb9db01ff0f47cf611e75d3db0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_RD_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set rd_sync mask     </td>
  </tr>
</table>
<a class="anchor" name="fb0e9f9c4ac4c295b560f5ffca44704a"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_WR_BL_MASK" ref="fb0e9f9c4ac4c295b560f5ffca44704a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_WR_BL_MASK&nbsp;&nbsp;&nbsp;0x00000380          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set wr_bl mask     </td>
  </tr>
</table>
<a class="anchor" name="904ec3d7b4a9e11347d9170791d627cb"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_SET_OPMODE_SET_WR_SYNC_MASK" ref="904ec3d7b4a9e11347d9170791d627cb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_SET_OPMODE_SET_WR_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set opmode set wr_sync mask     </td>
  </tr>
</table>
<a class="anchor" name="37f4f93a04120ffdda6214fd4f8effc4"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_CONFIG_MASK" ref="37f4f93a04120ffdda6214fd4f8effc4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_USER_CONFIG_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User config mask     </td>
  </tr>
</table>
<a class="anchor" name="d640f3e0c894f57b44e33610243b4373"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_CONFIG_OFFSET" ref="d640f3e0c894f57b44e33610243b4373" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_USER_CONFIG_OFFSET&nbsp;&nbsp;&nbsp;0x204          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User config reg, WO     </td>
  </tr>
</table>
<a class="anchor" name="f827551e947eaa8118cbb7aa11b2f5c1"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_STATUS_MASK" ref="f827551e947eaa8118cbb7aa11b2f5c1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_USER_STATUS_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User status mask     </td>
  </tr>
</table>
<a class="anchor" name="91051f92bb056da4b34a83a7ae06edaf"></a><!-- doxytag: member="xnandps_hw.h::XNANDPS_USER_STATUS_OFFSET" ref="91051f92bb056da4b34a83a7ae06edaf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNANDPS_USER_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User status reg, RO     </td>
  </tr>
</table>
<a class="anchor" name="124f12d3ebaf163b734b9ebfe76f71c1"></a><!-- doxytag: member="xnandps_hw.h::XNandPs_WriteReg" ref="124f12d3ebaf163b734b9ebfe76f71c1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XNandPs_WriteReg&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XNandPs register write     </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
