
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: gfpga_pad_io_soc_in[0] (input port clocked by clk0)
Endpoint: right_width_0_height_0_subtile_3__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[0] (in)
     2    0.00                           gfpga_pad_io_soc_in[0] (net)
                  0.50    0.00   -0.50 v input63/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.24   -0.26 v input63/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net63 (net)
                  0.07    0.00   -0.26 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.06 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.00    0.05    0.10 v right_width_0_height_0_subtile_3__pin_inpad_0_ (out)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  2.00   slack (MET)


Startpoint: gfpga_pad_io_soc_in[1] (input port clocked by clk0)
Endpoint: right_width_0_height_0_subtile_2__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[1] (in)
     2    0.00                           gfpga_pad_io_soc_in[1] (net)
                  0.50    0.00   -0.50 v input64/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.24   -0.26 v input64/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net64 (net)
                  0.06    0.00   -0.26 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.05 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.00    0.05    0.10 v right_width_0_height_0_subtile_2__pin_inpad_0_ (out)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  2.00   slack (MET)


Startpoint: gfpga_pad_io_soc_in[2] (input port clocked by clk0)
Endpoint: right_width_0_height_0_subtile_1__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[2] (in)
     2    0.00                           gfpga_pad_io_soc_in[2] (net)
                  0.50    0.00   -0.50 v input65/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.25   -0.25 v input65/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net65 (net)
                  0.07    0.00   -0.25 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.06 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.00    0.05    0.11 v right_width_0_height_0_subtile_1__pin_inpad_0_ (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  2.01   slack (MET)


Startpoint: gfpga_pad_io_soc_in[3] (input port clocked by clk0)
Endpoint: right_width_0_height_0_subtile_0__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[3] (in)
     2    0.00                           gfpga_pad_io_soc_in[3] (net)
                  0.50    0.00   -0.50 v input66/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.25   -0.25 v input66/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net66 (net)
                  0.08    0.00   -0.25 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.33    0.08 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.00    0.04    0.12 v right_width_0_height_0_subtile_0__pin_inpad_0_ (out)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  2.02   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.38   -0.12 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.14    0.00   -0.12 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.25    0.13 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.13 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.05    0.18 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[1] (net)
                  0.00    0.01    0.18 v gfpga_pad_io_soc_out[1] (out)
                                  0.18   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  2.08   slack (MET)


Startpoint: sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__8_.mem_right_track_18.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31    0.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.32 ^ clkbuf_4_3_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18    0.50 ^ clkbuf_4_3_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.04                           clknet_4_3_0_prog_clk (net)
                  0.08    0.00    0.50 ^ sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.35    0.85 ^ sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_0__8_.mem_right_track_16.ccff_tail (net)
                  0.10    0.00    0.85 ^ hold301/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.25    1.11 ^ hold301/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net506 (net)
                  0.05    0.00    1.11 ^ hold90/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    1.35 ^ hold90/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net295 (net)
                  0.06    0.00    1.35 ^ sb_0__8_.mem_right_track_18.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.35   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_3_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_3_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.04                           clknet_4_3_0_prog_clk (net)
                  0.08    0.00    0.55 ^ sb_0__8_.mem_right_track_18.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                         -0.05    0.60   clock reconvergence pessimism
                         -0.03    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31    0.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.32 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.17    0.49 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.03                           clknet_4_1_0_prog_clk (net)
                  0.07    0.00    0.49 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.13    0.40    0.89 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     5    0.02                           cby_0__8_.cby_0__1_.mem_right_ipin_1.mem_out[1] (net)
                  0.13    0.00    0.89 ^ hold308/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.27    1.16 ^ hold308/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net513 (net)
                  0.06    0.00    1.16 ^ hold98/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    1.39 ^ hold98/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net303 (net)
                  0.04    0.00    1.39 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.39   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.56 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.56 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.66   clock uncertainty
                         -0.03    0.63   clock reconvergence pessimism
                         -0.03    0.60   library hold time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31    0.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.32 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17    0.49 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.49 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.35    0.84 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.ccff_tail (net)
                  0.10    0.00    0.84 ^ hold306/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.26    1.10 ^ hold306/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net511 (net)
                  0.06    0.00    1.10 ^ hold87/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.26    1.36 ^ hold87/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net292 (net)
                  0.07    0.00    1.36 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.36   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.54 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.64   clock uncertainty
                         -0.05    0.59   clock reconvergence pessimism
                         -0.04    0.55   library hold time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31    0.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_4_6_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17    0.49 ^ clkbuf_4_6_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_6_0_prog_clk (net)
                  0.06    0.00    0.49 ^ sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.42    0.90 v sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_0__8_.mem_right_track_16.mem_out[0] (net)
                  0.11    0.00    0.90 v hold307/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    1.16 v hold307/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net512 (net)
                  0.04    0.00    1.16 v hold95/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    1.39 v hold95/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net300 (net)
                  0.04    0.00    1.39 v sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.39   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_3_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_3_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.04                           clknet_4_3_0_prog_clk (net)
                  0.08    0.00    0.55 ^ sb_0__8_.mem_right_track_16.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                         -0.03    0.62   clock reconvergence pessimism
                         -0.04    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: sb_0__8_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__8_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31    0.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.00    0.32 ^ clkbuf_4_6_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17    0.49 ^ clkbuf_4_6_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_6_0_prog_clk (net)
                  0.06    0.00    0.49 ^ sb_0__8_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.41    0.90 v sb_0__8_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_0__8_.mem_right_track_28.mem_out[0] (net)
                  0.11    0.00    0.90 v hold309/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    1.16 v hold309/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net514 (net)
                  0.04    0.00    1.16 v hold97/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    1.40 v hold97/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net302 (net)
                  0.04    0.00    1.40 v sb_0__8_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.40   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_3_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_3_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.04                           clknet_4_3_0_prog_clk (net)
                  0.08    0.00    0.55 ^ sb_0__8_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.65   clock uncertainty
                         -0.03    0.62   clock reconvergence pessimism
                         -0.04    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


