git clone --depth 1 --no-tags https://github.com/tzzcl/lab06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20248715
git clone --depth 1 --no-tags https://github.com/awthomps/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20031939
git clone --depth 1 --no-tags https://github.com/UESTC-CPU-DESIGNER/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15006682
git clone --depth 1 --no-tags https://github.com/drloggers/PDP11_Simulator_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16274292
git clone --depth 1 --no-tags https://github.com/mananpatel11/memtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17269971
git clone --depth 1 --no-tags https://github.com/MantisClone/ECE_CS_552_Vertically_Designed_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17417367
git clone --depth 1 --no-tags https://github.com/kumarrus/DX-Ball-DE2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14349674
git clone --depth 1 --no-tags https://github.com/knitHacker/stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14432854
git clone --depth 1 --no-tags https://github.com/benwr/comporg_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14188710
git clone --depth 1 --no-tags https://github.com/cmbuck/ELEC-326-Hwk3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14354907
git clone --depth 1 --no-tags https://github.com/phille2/3DQ5-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14069405
git clone --depth 1 --no-tags https://github.com/AleCher/ipstack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14071536
git clone --depth 1 --no-tags https://github.com/efajk/dlab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15355256
git clone --depth 1 --no-tags https://github.com/pixelprizm/ee201project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14883018
git clone --depth 1 --no-tags https://github.com/PJayChen/Digital_IC_Design_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15843030
git clone --depth 1 --no-tags https://github.com/harshitm26/comp-org.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15877901
git clone --depth 1 --no-tags https://github.com/rhodeser/freezing-nemesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16130527
git clone --depth 1 --no-tags https://github.com/renegia/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13858711
git clone --depth 1 --no-tags https://github.com/z-york/Ece552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18189884
git clone --depth 1 --no-tags https://github.com/ultraembedded/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23511343
git clone --depth 1 --no-tags https://github.com/VerticalResearchGroup/miaow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23712236
git clone --depth 1 --no-tags https://github.com/alexforencich/verilog-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23049131
git clone --depth 1 --no-tags https://github.com/EttusResearch/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24862301
git clone --depth 1 --no-tags https://github.com/openrisc/or1200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22163282
git clone --depth 1 --no-tags https://github.com/risclite/R8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24133818
git clone --depth 1 --no-tags https://github.com/DreamSourceLab/DSLogic-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21596096
git clone --depth 1 --no-tags https://github.com/freecores/verilog_fixed_point_math_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918279
git clone --depth 1 --no-tags https://github.com/aquaxis/IPCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22172783
git clone --depth 1 --no-tags https://github.com/freecores/8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21916880
git clone --depth 1 --no-tags https://github.com/freecores/dma_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917205
git clone --depth 1 --no-tags https://github.com/CospanDesign/nysa-sata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23838136
git clone --depth 1 --no-tags https://github.com/ucb-bar/sha3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20655330
git clone --depth 1 --no-tags https://github.com/freecores/ethmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917260
git clone --depth 1 --no-tags https://github.com/John-Leitch/fpga-md5-cracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21255451
git clone --depth 1 --no-tags https://github.com/freecores/jpegencode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917476
git clone --depth 1 --no-tags https://github.com/freecores/round_robin_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917939
git clone --depth 1 --no-tags https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25068102
git clone --depth 1 --no-tags https://github.com/olgirard/openmsp430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24911719
git clone --depth 1 --no-tags https://github.com/olofk/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23571790
git clone --depth 1 --no-tags https://github.com/freecores/sparc64soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918068
git clone --depth 1 --no-tags https://github.com/binary-logic/vj-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21408550
git clone --depth 1 --no-tags https://github.com/freecores/dma_ahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917203
git clone --depth 1 --no-tags https://github.com/freecores/xge_mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918392
git clone --depth 1 --no-tags https://github.com/freecores/verilog_cordic_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918278
git clone --depth 1 --no-tags https://github.com/freecores/video_stream_scaler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918306
git clone --depth 1 --no-tags https://github.com/lajanugen/8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24528876
git clone --depth 1 --no-tags https://github.com/zhangly/azpr_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22668727
git clone --depth 1 --no-tags https://github.com/freecores/can.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917064
git clone --depth 1 --no-tags https://github.com/freecores/apbi2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21916969
git clone --depth 1 --no-tags https://github.com/freecores/mcs-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917568
git clone --depth 1 --no-tags https://github.com/freecores/turbo8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918210
git clone --depth 1 --no-tags https://github.com/freecores/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917412
git clone --depth 1 --no-tags https://github.com/lajanugen/Modular-Exponentiation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24445388
git clone --depth 1 --no-tags https://github.com/freecores/jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917478
git clone --depth 1 --no-tags https://github.com/CospanDesign/nysa-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22774414
git clone --depth 1 --no-tags https://github.com/Archstacker/Y86-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24457254
git clone --depth 1 --no-tags https://github.com/freecores/uart16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918219
git clone --depth 1 --no-tags https://github.com/dhrosa/ws2812-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24007388
git clone --depth 1 --no-tags https://github.com/tmolteno/TART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20430511
git clone --depth 1 --no-tags https://github.com/freecores/dvb_s2_ldpc_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917226
git clone --depth 1 --no-tags https://github.com/freecores/embedded_risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917243
git clone --depth 1 --no-tags https://github.com/fpga-logi/logi-pong-chu-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21372898
git clone --depth 1 --no-tags https://github.com/freecores/ha1588.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917374
git clone --depth 1 --no-tags https://github.com/sdasgup3/parallel-processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23772265
git clone --depth 1 --no-tags https://github.com/AdriaanSwan/Verilog-I2C-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22535911
git clone --depth 1 --no-tags https://github.com/pkorolov/zynq-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22765455
git clone --depth 1 --no-tags https://github.com/HarmonInstruments/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23547415
git clone --depth 1 --no-tags https://github.com/freecores/axi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917002
git clone --depth 1 --no-tags https://github.com/freecores/y80e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918398
git clone --depth 1 --no-tags https://github.com/thekroko/ili9341_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23116715
git clone --depth 1 --no-tags https://github.com/freecores/ddr3_sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917155
git clone --depth 1 --no-tags https://github.com/freecores/theia_gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918179
git clone --depth 1 --no-tags https://github.com/freecores/wb_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918342
git clone --depth 1 --no-tags https://github.com/freecores/mips_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917597
git clone --depth 1 --no-tags https://github.com/freecores/zx_ula.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918416
git clone --depth 1 --no-tags https://github.com/freecores/ps2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917872
git clone --depth 1 --no-tags https://github.com/freecores/1000base-x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21916855
git clone --depth 1 --no-tags https://github.com/grantae/mips32r1_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23131269
git clone --depth 1 --no-tags https://github.com/freecores/video_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918307
git clone --depth 1 --no-tags https://github.com/freecores/double_fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917211
git clone --depth 1 --no-tags https://github.com/cfelton/test_jpeg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25342781
git clone --depth 1 --no-tags https://github.com/Gifts/descrypt-ztex-bruteforcer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22182719
git clone --depth 1 --no-tags https://github.com/freecores/sha3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918028
git clone --depth 1 --no-tags https://github.com/warclab/dyract.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21282890
git clone --depth 1 --no-tags https://github.com/freecores/uart2spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918223
git clone --depth 1 --no-tags https://github.com/andykarpov/radio-86rk-wxeda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23609890
git clone --depth 1 --no-tags https://github.com/freecores/mmu180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917621
git clone --depth 1 --no-tags https://github.com/fighter212/ahb2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22366309
git clone --depth 1 --no-tags https://github.com/freecores/usbhostslave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918268
git clone --depth 1 --no-tags https://github.com/freecores/pci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917789
git clone --depth 1 --no-tags https://github.com/freecores/nova.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917681
git clone --depth 1 --no-tags https://github.com/freecores/pid_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917830
git clone --depth 1 --no-tags https://github.com/freecores/robust_axi2ahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917932
git clone --depth 1 --no-tags https://github.com/freecores/reed_solomon_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917910
git clone --depth 1 --no-tags https://github.com/nimazad/Ethernet-communication-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24178751
git clone --depth 1 --no-tags https://github.com/freecores/tiny_aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918188
git clone --depth 1 --no-tags https://github.com/freecores/mac_layer_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917546
git clone --depth 1 --no-tags https://github.com/freecores/mmuart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917622
git clone --depth 1 --no-tags https://github.com/emeb/adsb_cape.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21867835
git clone --depth 1 --no-tags https://github.com/freecores/fpga-median.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917319
