Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /u/j/t/jtong/ChampSim/ipc1_public/server_009.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3194917 heartbeat IPC: 3.12997 cumulative IPC: 3.12997 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6382638 heartbeat IPC: 3.13704 cumulative IPC: 3.1335 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9585282 heartbeat IPC: 3.12242 cumulative IPC: 3.1298 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12784229 heartbeat IPC: 3.12603 cumulative IPC: 3.12886 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16040317 heartbeat IPC: 3.07117 cumulative IPC: 3.11715 (Simulation time: 0 hr 2 min 2 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16040318 (Simulation time: 0 hr 2 min 2 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 33099997 heartbeat IPC: 0.586178 cumulative IPC: 0.586177 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 54695599 heartbeat IPC: 0.463057 cumulative IPC: 0.517394 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 63972958 heartbeat IPC: 1.07789 cumulative IPC: 0.625878 (Simulation time: 0 hr 3 min 37 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 73389610 heartbeat IPC: 1.06195 cumulative IPC: 0.69748 (Simulation time: 0 hr 3 min 58 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 82660801 heartbeat IPC: 1.07861 cumulative IPC: 0.75052 (Simulation time: 0 hr 4 min 15 sec) 
Finished CPU 0 instructions: 50000000 cycles: 66620484 cumulative IPC: 0.75052 (Simulation time: 0 hr 4 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.75052 instructions: 50000000 cycles: 66620484
L1D TOTAL     ACCESS:   22298479  HIT:   17718006  MISS:    4580473
L1D LOAD      ACCESS:    8950789  HIT:    6676983  MISS:    2273806
L1D RFO       ACCESS:    4603126  HIT:    4498451  MISS:     104675
L1D PREFETCH  ACCESS:    8744564  HIT:    6542572  MISS:    2201992
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   17770101  ISSUED:   17532110  USEFUL:     268252  USELESS:    2434547
L1D AVERAGE MISS LATENCY: 20.399 cycles
L1I TOTAL     ACCESS:   11114282  HIT:    9859096  MISS:    1255186
L1I LOAD      ACCESS:   10580373  HIT:    9751520  MISS:     828853
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     533909  HIT:     107576  MISS:     426333
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    3495091  ISSUED:    3495091  USEFUL:     661322  USELESS:     420869
L1I AVERAGE MISS LATENCY: 23.7148 cycles
L2C TOTAL     ACCESS:    7563445  HIT:    6470244  MISS:    1093201
L2C LOAD      ACCESS:    2759563  HIT:    2367419  MISS:     392144
L2C RFO       ACCESS:     103563  HIT:      64277  MISS:      39286
L2C PREFETCH  ACCESS:    4443474  HIT:    3782977  MISS:     660497
L2C WRITEBACK ACCESS:     256845  HIT:     255571  MISS:       1274
L2C PREFETCH  REQUESTED:    9311602  ISSUED:    9304028  USEFUL:     104219  USELESS:    1264372
L2C AVERAGE MISS LATENCY: 46.2959 cycles
LLC TOTAL     ACCESS:    2522376  HIT:    2359954  MISS:     162422
LLC LOAD      ACCESS:     391801  HIT:     362239  MISS:      29562
LLC RFO       ACCESS:      39278  HIT:      30048  MISS:       9230
LLC PREFETCH  ACCESS:    1956152  HIT:    1832927  MISS:     123225
LLC WRITEBACK ACCESS:     135145  HIT:     134740  MISS:        405
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      37350  USELESS:     191220
LLC AVERAGE MISS LATENCY: 166.807 cycles
Major fault: 0 Minor fault: 6357
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      31198  ROW_BUFFER_MISS:     130809
 DBUS_CONGESTED:      68329
 WQ ROW_BUFFER_HIT:       9282  ROW_BUFFER_MISS:      40408  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4713% MPKI: 1.11484 Average ROB Occupancy at Mispredict: 80.7832

Branch types
NOT_BRANCH: 39456620 78.9132%
BRANCH_DIRECT_JUMP: 445350 0.8907%
BRANCH_INDIRECT: 131149 0.262298%
BRANCH_CONDITIONAL: 8130198 16.2604%
BRANCH_DIRECT_CALL: 732485 1.46497%
BRANCH_INDIRECT_CALL: 172369 0.344738%
BRANCH_RETURN: 931558 1.86312%
BRANCH_OTHER: 0 0%

