Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/TFLipFlopCounter_Lab3/Counter_TestBench_isim_beh.exe -prj C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/TFLipFlopCounter_Lab3/Counter_TestBench_beh.prj work.Counter_TestBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/TFLipFlopCounter_Lab3/T_FF.vhd" into library work
Parsing VHDL file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/TFLipFlopCounter_Lab3/Counter_TFF_Based.vhd" into library work
Parsing VHDL file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/TFLipFlopCounter_Lab3/Counter_TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity T_FF [t_ff_default]
Compiling architecture structure of entity Counter_TFF_Based [counter_tff_based_default]
Compiling architecture behavior of entity counter_testbench
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/TFLipFlopCounter_Lab3/Counter_TestBench_isim_beh.exe
Fuse Memory Usage: 30256 KB
Fuse CPU Usage: 437 ms
