$date
	Thu Sep 15 10:02:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1b_tb $end
$var wire 1 ! s $end
$var wire 1 " Cout $end
$var reg 1 # Cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module q1b $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 ! s $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
0#
1%
#30
1"
0!
1#
#40
0"
1!
0#
0%
1$
#50
1"
0!
1#
#60
0#
1%
#70
1!
1#
#80
