{
  "module_name": "pinctrl-imx50.c",
  "hash_id": "3c7837e7d959e4cce992efcce60a22c3491f8ee40a1d4c22ebb42162c8d4c3a1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx50.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-imx.h\"\n\nenum imx50_pads {\n\tMX50_PAD_RESERVE0 = 0,\n\tMX50_PAD_RESERVE1 = 1,\n\tMX50_PAD_RESERVE2 = 2,\n\tMX50_PAD_RESERVE3 = 3,\n\tMX50_PAD_RESERVE4 = 4,\n\tMX50_PAD_RESERVE5 = 5,\n\tMX50_PAD_RESERVE6 = 6,\n\tMX50_PAD_RESERVE7 = 7,\n\tMX50_PAD_KEY_COL0 = 8,\n\tMX50_PAD_KEY_ROW0 = 9,\n\tMX50_PAD_KEY_COL1 = 10,\n\tMX50_PAD_KEY_ROW1 = 11,\n\tMX50_PAD_KEY_COL2 = 12,\n\tMX50_PAD_KEY_ROW2 = 13,\n\tMX50_PAD_KEY_COL3 = 14,\n\tMX50_PAD_KEY_ROW3 = 15,\n\tMX50_PAD_I2C1_SCL = 16,\n\tMX50_PAD_I2C1_SDA = 17,\n\tMX50_PAD_I2C2_SCL = 18,\n\tMX50_PAD_I2C2_SDA = 19,\n\tMX50_PAD_I2C3_SCL = 20,\n\tMX50_PAD_I2C3_SDA = 21,\n\tMX50_PAD_PWM1 = 22,\n\tMX50_PAD_PWM2 = 23,\n\tMX50_PAD_0WIRE = 24,\n\tMX50_PAD_EPITO = 25,\n\tMX50_PAD_WDOG = 26,\n\tMX50_PAD_SSI_TXFS = 27,\n\tMX50_PAD_SSI_TXC = 28,\n\tMX50_PAD_SSI_TXD = 29,\n\tMX50_PAD_SSI_RXD = 30,\n\tMX50_PAD_SSI_RXF = 31,\n\tMX50_PAD_SSI_RXC = 32,\n\tMX50_PAD_UART1_TXD = 33,\n\tMX50_PAD_UART1_RXD = 34,\n\tMX50_PAD_UART1_CTS = 35,\n\tMX50_PAD_UART1_RTS = 36,\n\tMX50_PAD_UART2_TXD = 37,\n\tMX50_PAD_UART2_RXD = 38,\n\tMX50_PAD_UART2_CTS = 39,\n\tMX50_PAD_UART2_RTS = 40,\n\tMX50_PAD_UART3_TXD = 41,\n\tMX50_PAD_UART3_RXD = 42,\n\tMX50_PAD_UART4_TXD = 43,\n\tMX50_PAD_UART4_RXD = 44,\n\tMX50_PAD_CSPI_CLK = 45,\n\tMX50_PAD_CSPI_MOSI = 46,\n\tMX50_PAD_CSPI_MISO = 47,\n\tMX50_PAD_CSPI_SS0 = 48,\n\tMX50_PAD_ECSPI1_CLK = 49,\n\tMX50_PAD_ECSPI1_MOSI = 50,\n\tMX50_PAD_ECSPI1_MISO = 51,\n\tMX50_PAD_ECSPI1_SS0 = 52,\n\tMX50_PAD_ECSPI2_CLK = 53,\n\tMX50_PAD_ECSPI2_MOSI = 54,\n\tMX50_PAD_ECSPI2_MISO = 55,\n\tMX50_PAD_ECSPI2_SS0 = 56,\n\tMX50_PAD_SD1_CLK = 57,\n\tMX50_PAD_SD1_CMD = 58,\n\tMX50_PAD_SD1_D0 = 59,\n\tMX50_PAD_SD1_D1 = 60,\n\tMX50_PAD_SD1_D2 = 61,\n\tMX50_PAD_SD1_D3 = 62,\n\tMX50_PAD_SD2_CLK = 63,\n\tMX50_PAD_SD2_CMD = 64,\n\tMX50_PAD_SD2_D0 = 65,\n\tMX50_PAD_SD2_D1 = 66,\n\tMX50_PAD_SD2_D2 = 67,\n\tMX50_PAD_SD2_D3 = 68,\n\tMX50_PAD_SD2_D4 = 69,\n\tMX50_PAD_SD2_D5 = 70,\n\tMX50_PAD_SD2_D6 = 71,\n\tMX50_PAD_SD2_D7 = 72,\n\tMX50_PAD_SD2_WP = 73,\n\tMX50_PAD_SD2_CD = 74,\n\tMX50_PAD_DISP_D0 = 75,\n\tMX50_PAD_DISP_D1 = 76,\n\tMX50_PAD_DISP_D2 = 77,\n\tMX50_PAD_DISP_D3 = 78,\n\tMX50_PAD_DISP_D4 = 79,\n\tMX50_PAD_DISP_D5 = 80,\n\tMX50_PAD_DISP_D6 = 81,\n\tMX50_PAD_DISP_D7 = 82,\n\tMX50_PAD_DISP_WR = 83,\n\tMX50_PAD_DISP_RD = 84,\n\tMX50_PAD_DISP_RS = 85,\n\tMX50_PAD_DISP_CS = 86,\n\tMX50_PAD_DISP_BUSY = 87,\n\tMX50_PAD_DISP_RESET = 88,\n\tMX50_PAD_SD3_CLK = 89,\n\tMX50_PAD_SD3_CMD = 90,\n\tMX50_PAD_SD3_D0 = 91,\n\tMX50_PAD_SD3_D1 = 92,\n\tMX50_PAD_SD3_D2 = 93,\n\tMX50_PAD_SD3_D3 = 94,\n\tMX50_PAD_SD3_D4 = 95,\n\tMX50_PAD_SD3_D5 = 96,\n\tMX50_PAD_SD3_D6 = 97,\n\tMX50_PAD_SD3_D7 = 98,\n\tMX50_PAD_SD3_WP = 99,\n\tMX50_PAD_DISP_D8 = 100,\n\tMX50_PAD_DISP_D9 = 101,\n\tMX50_PAD_DISP_D10 = 102,\n\tMX50_PAD_DISP_D11 = 103,\n\tMX50_PAD_DISP_D12 = 104,\n\tMX50_PAD_DISP_D13 = 105,\n\tMX50_PAD_DISP_D14 = 106,\n\tMX50_PAD_DISP_D15 = 107,\n\tMX50_PAD_EPDC_D0 = 108,\n\tMX50_PAD_EPDC_D1 = 109,\n\tMX50_PAD_EPDC_D2 = 110,\n\tMX50_PAD_EPDC_D3 = 111,\n\tMX50_PAD_EPDC_D4 = 112,\n\tMX50_PAD_EPDC_D5 = 113,\n\tMX50_PAD_EPDC_D6 = 114,\n\tMX50_PAD_EPDC_D7 = 115,\n\tMX50_PAD_EPDC_D8 = 116,\n\tMX50_PAD_EPDC_D9 = 117,\n\tMX50_PAD_EPDC_D10 = 118,\n\tMX50_PAD_EPDC_D11 = 119,\n\tMX50_PAD_EPDC_D12 = 120,\n\tMX50_PAD_EPDC_D13 = 121,\n\tMX50_PAD_EPDC_D14 = 122,\n\tMX50_PAD_EPDC_D15 = 123,\n\tMX50_PAD_EPDC_GDCLK = 124,\n\tMX50_PAD_EPDC_GDSP = 125,\n\tMX50_PAD_EPDC_GDOE = 126,\n\tMX50_PAD_EPDC_GDRL = 127,\n\tMX50_PAD_EPDC_SDCLK = 128,\n\tMX50_PAD_EPDC_SDOEZ = 129,\n\tMX50_PAD_EPDC_SDOED = 130,\n\tMX50_PAD_EPDC_SDOE = 131,\n\tMX50_PAD_EPDC_SDLE = 132,\n\tMX50_PAD_EPDC_SDCLKN = 133,\n\tMX50_PAD_EPDC_SDSHR = 134,\n\tMX50_PAD_EPDC_PWRCOM = 135,\n\tMX50_PAD_EPDC_PWRSTAT = 136,\n\tMX50_PAD_EPDC_PWRCTRL0 = 137,\n\tMX50_PAD_EPDC_PWRCTRL1 = 138,\n\tMX50_PAD_EPDC_PWRCTRL2 = 139,\n\tMX50_PAD_EPDC_PWRCTRL3 = 140,\n\tMX50_PAD_EPDC_VCOM0 = 141,\n\tMX50_PAD_EPDC_VCOM1 = 142,\n\tMX50_PAD_EPDC_BDR0 = 143,\n\tMX50_PAD_EPDC_BDR1 = 144,\n\tMX50_PAD_EPDC_SDCE0 = 145,\n\tMX50_PAD_EPDC_SDCE1 = 146,\n\tMX50_PAD_EPDC_SDCE2 = 147,\n\tMX50_PAD_EPDC_SDCE3 = 148,\n\tMX50_PAD_EPDC_SDCE4 = 149,\n\tMX50_PAD_EPDC_SDCE5 = 150,\n\tMX50_PAD_EIM_DA0 = 151,\n\tMX50_PAD_EIM_DA1 = 152,\n\tMX50_PAD_EIM_DA2 = 153,\n\tMX50_PAD_EIM_DA3 = 154,\n\tMX50_PAD_EIM_DA4 = 155,\n\tMX50_PAD_EIM_DA5 = 156,\n\tMX50_PAD_EIM_DA6 = 157,\n\tMX50_PAD_EIM_DA7 = 158,\n\tMX50_PAD_EIM_DA8 = 159,\n\tMX50_PAD_EIM_DA9 = 160,\n\tMX50_PAD_EIM_DA10 = 161,\n\tMX50_PAD_EIM_DA11 = 162,\n\tMX50_PAD_EIM_DA12 = 163,\n\tMX50_PAD_EIM_DA13 = 164,\n\tMX50_PAD_EIM_DA14 = 165,\n\tMX50_PAD_EIM_DA15 = 166,\n\tMX50_PAD_EIM_CS2 = 167,\n\tMX50_PAD_EIM_CS1 = 168,\n\tMX50_PAD_EIM_CS0 = 169,\n\tMX50_PAD_EIM_EB0 = 170,\n\tMX50_PAD_EIM_EB1 = 171,\n\tMX50_PAD_EIM_WAIT = 172,\n\tMX50_PAD_EIM_BCLK = 173,\n\tMX50_PAD_EIM_RDY = 174,\n\tMX50_PAD_EIM_OE = 175,\n\tMX50_PAD_EIM_RW = 176,\n\tMX50_PAD_EIM_LBA = 177,\n\tMX50_PAD_EIM_CRE = 178,\n};\n\n \nstatic const struct pinctrl_pin_desc imx50_pinctrl_pads[] = {\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE0),\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE1),\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE2),\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE3),\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE4),\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE5),\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE6),\n\tIMX_PINCTRL_PIN(MX50_PAD_RESERVE7),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_COL0),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_ROW0),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_COL1),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_ROW1),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_COL2),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_ROW2),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_COL3),\n\tIMX_PINCTRL_PIN(MX50_PAD_KEY_ROW3),\n\tIMX_PINCTRL_PIN(MX50_PAD_I2C1_SCL),\n\tIMX_PINCTRL_PIN(MX50_PAD_I2C1_SDA),\n\tIMX_PINCTRL_PIN(MX50_PAD_I2C2_SCL),\n\tIMX_PINCTRL_PIN(MX50_PAD_I2C2_SDA),\n\tIMX_PINCTRL_PIN(MX50_PAD_I2C3_SCL),\n\tIMX_PINCTRL_PIN(MX50_PAD_I2C3_SDA),\n\tIMX_PINCTRL_PIN(MX50_PAD_PWM1),\n\tIMX_PINCTRL_PIN(MX50_PAD_PWM2),\n\tIMX_PINCTRL_PIN(MX50_PAD_0WIRE),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPITO),\n\tIMX_PINCTRL_PIN(MX50_PAD_WDOG),\n\tIMX_PINCTRL_PIN(MX50_PAD_SSI_TXFS),\n\tIMX_PINCTRL_PIN(MX50_PAD_SSI_TXC),\n\tIMX_PINCTRL_PIN(MX50_PAD_SSI_TXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_SSI_RXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_SSI_RXF),\n\tIMX_PINCTRL_PIN(MX50_PAD_SSI_RXC),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART1_TXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART1_RXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART1_CTS),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART1_RTS),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART2_TXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART2_RXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART2_CTS),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART2_RTS),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART3_TXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART3_RXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART4_TXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_UART4_RXD),\n\tIMX_PINCTRL_PIN(MX50_PAD_CSPI_CLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_CSPI_MOSI),\n\tIMX_PINCTRL_PIN(MX50_PAD_CSPI_MISO),\n\tIMX_PINCTRL_PIN(MX50_PAD_CSPI_SS0),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI1_CLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI1_MOSI),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI1_MISO),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI1_SS0),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI2_CLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI2_MOSI),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI2_MISO),\n\tIMX_PINCTRL_PIN(MX50_PAD_ECSPI2_SS0),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD1_CLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD1_CMD),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD1_D0),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD1_D1),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD1_D2),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD1_D3),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_CLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_CMD),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D0),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D1),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D2),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D3),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D4),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D5),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D6),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_D7),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_WP),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD2_CD),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D0),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D1),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D2),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D3),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D4),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D5),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D6),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D7),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_WR),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_RD),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_RS),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_CS),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_BUSY),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_RESET),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_CLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_CMD),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D0),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D1),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D2),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D3),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D4),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D5),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D6),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_D7),\n\tIMX_PINCTRL_PIN(MX50_PAD_SD3_WP),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D8),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D9),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D10),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D11),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D12),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D13),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D14),\n\tIMX_PINCTRL_PIN(MX50_PAD_DISP_D15),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D2),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D3),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D4),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D5),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D6),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D7),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D8),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D9),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D10),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D11),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D12),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D13),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D14),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_D15),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_GDCLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_GDSP),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_GDOE),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_GDRL),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDOEZ),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDOED),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDOE),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDLE),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCLKN),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDSHR),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_PWRCOM),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_PWRSTAT),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_PWRCTRL0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_PWRCTRL1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_PWRCTRL2),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_PWRCTRL3),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_VCOM0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_VCOM1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_BDR0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_BDR1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCE0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCE1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCE2),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCE3),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCE4),\n\tIMX_PINCTRL_PIN(MX50_PAD_EPDC_SDCE5),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA2),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA3),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA4),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA5),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA6),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA7),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA8),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA9),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA10),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA11),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA12),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA13),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA14),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_DA15),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_CS2),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_CS1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_CS0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_EB0),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_EB1),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_WAIT),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_BCLK),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_RDY),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_OE),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_RW),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_LBA),\n\tIMX_PINCTRL_PIN(MX50_PAD_EIM_CRE),\n};\n\nstatic const struct imx_pinctrl_soc_info imx50_pinctrl_info = {\n\t.pins = imx50_pinctrl_pads,\n\t.npins = ARRAY_SIZE(imx50_pinctrl_pads),\n\t.gpr_compatible = \"fsl,imx50-iomuxc-gpr\",\n};\n\nstatic const struct of_device_id imx50_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx50-iomuxc\", },\n\t{   }\n};\n\nstatic int imx50_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn imx_pinctrl_probe(pdev, &imx50_pinctrl_info);\n}\n\nstatic struct platform_driver imx50_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"imx50-pinctrl\",\n\t\t.of_match_table = imx50_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = imx50_pinctrl_probe,\n};\n\nstatic int __init imx50_pinctrl_init(void)\n{\n\treturn platform_driver_register(&imx50_pinctrl_driver);\n}\narch_initcall(imx50_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}