Timing Analyzer report for dvp_capture
Mon Jan 02 21:15:29 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'
 15. Slow 1200mV 85C Model Setup: 'sdram_clock'
 16. Slow 1200mV 85C Model Setup: 'DVP_PCLK'
 17. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'DVP_PCLK'
 22. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'
 26. Slow 1200mV 85C Model Hold: 'sdram_clock'
 27. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Recovery: 'DVP_PCLK'
 29. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'DVP_PCLK'
 32. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 85C Model Metastability Summary
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'
 44. Slow 1200mV 0C Model Setup: 'sdram_clock'
 45. Slow 1200mV 0C Model Setup: 'DVP_PCLK'
 46. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 51. Slow 1200mV 0C Model Hold: 'DVP_PCLK'
 52. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'
 55. Slow 1200mV 0C Model Hold: 'sdram_clock'
 56. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Recovery: 'DVP_PCLK'
 58. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 59. Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Removal: 'DVP_PCLK'
 61. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 62. Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 64. Slow 1200mV 0C Model Metastability Summary
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'
 72. Fast 1200mV 0C Model Setup: 'sdram_clock'
 73. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 74. Fast 1200mV 0C Model Setup: 'DVP_PCLK'
 75. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 76. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Hold: 'DVP_PCLK'
 79. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 80. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 82. Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'
 83. Fast 1200mV 0C Model Hold: 'sdram_clock'
 84. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 85. Fast 1200mV 0C Model Recovery: 'DVP_PCLK'
 86. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 87. Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Removal: 'DVP_PCLK'
 89. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 92. Fast 1200mV 0C Model Metastability Summary
 93. Multicorner Timing Analysis Summary
 94. Board Trace Model Assignments
 95. Input Transition Times
 96. Signal Integrity Metrics (Slow 1200mv 0c Model)
 97. Signal Integrity Metrics (Slow 1200mv 85c Model)
 98. Signal Integrity Metrics (Fast 1200mv 0c Model)
 99. Setup Transfers
100. Hold Transfers
101. Recovery Transfers
102. Removal Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths Summary
106. Clock Status Summary
107. Unconstrained Input Ports
108. Unconstrained Output Ports
109. Unconstrained Input Ports
110. Unconstrained Output Ports
111. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; dvp_capture                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.2%      ;
;     Processor 3            ;  10.5%      ;
;     Processor 4            ;   5.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                      ;
+--------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                  ; Status ; Read at                  ;
+--------------------------------------------------------------------------------+--------+--------------------------+
; c4e_dvp_core/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Mon Jan 02 21:15:25 2023 ;
; c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon Jan 02 21:15:25 2023 ;
; c4e_dvp_core/synthesis/submodules/peridot_cam.sdc                              ; OK     ; Mon Jan 02 21:15:25 2023 ;
; peridot_air.sdc                                                                ; OK     ; Mon Jan 02 21:15:25 2023 ;
+--------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-------------------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type              ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                         ; Source                                           ; Targets                                            ;
+------------------------------------------------+-------------------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base              ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { CLOCK_50 }                                       ;
; DVP_PCLK                                       ; Base              ; 10.416 ; 96.0 MHz  ; 0.000  ; 5.208  ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { DVP_PCLK }                                       ;
; sdram_clock                                    ; Virtual Generated ; 10.000 ; 100.0 MHz ; 9.821  ; 14.821 ;            ; 1         ; 1           ;        ; 3.154  ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; sdrclk_out_clock                               ; Virtual Generated ; 10.000 ; 100.0 MHz ; 6.667  ; 11.667 ;            ; 1         ; 1           ;        ;        ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 10.000 ; 100.0 MHz ; -3.333 ; 1.667  ; 50.00      ; 1         ; 2           ; -120.0 ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[1] } ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated         ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[2] } ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated         ; 41.666 ; 24.0 MHz  ; 0.000  ; 20.833 ; 50.00      ; 25        ; 12          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[3] } ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 39.682 ; 25.2 MHz  ; 0.000  ; 19.841 ; 50.00      ; 125       ; 63          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 7.936  ; 126.0 MHz ; 0.000  ; 3.968  ; 50.00      ; 25        ; 63          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-------------------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 83.39 MHz  ; 83.39 MHz       ; u0|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 96.6 MHz   ; 96.6 MHz        ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 111.63 MHz ; 111.63 MHz      ; u0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 173.64 MHz ; 173.64 MHz      ; DVP_PCLK                                       ;      ;
; 349.28 MHz ; 349.28 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.042  ; 0.000         ;
; sdrclk_out_clock                               ; 2.044  ; 0.000         ;
; sdram_clock                                    ; 3.140  ; 0.000         ;
; DVP_PCLK                                       ; 4.657  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 5.073  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 28.008 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 29.330 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.423 ; 0.000         ;
; DVP_PCLK                                       ; 0.439 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; sdrclk_out_clock                               ; 2.635 ; 0.000         ;
; sdram_clock                                    ; 4.632 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.774  ; 0.000         ;
; DVP_PCLK                                       ; 7.740  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.605 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 36.399 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; DVP_PCLK                                       ; 1.148 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.193 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.963 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 4.194 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.685  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.698  ; 0.000         ;
; DVP_PCLK                                       ; 4.828  ; 0.000         ;
; CLOCK_50                                       ; 9.832  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 19.372 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.716 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.042 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.716      ;
; 1.093 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.665      ;
; 1.175 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.581      ;
; 1.214 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.560      ;
; 1.252 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.519      ;
; 1.265 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.509      ;
; 1.268 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.508      ;
; 1.303 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.468      ;
; 1.319 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.457      ;
; 1.330 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.446      ;
; 1.347 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.425      ;
; 1.351 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.562      ;
; 1.351 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.562      ;
; 1.351 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.562      ;
; 1.351 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.562      ;
; 1.351 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.562      ;
; 1.351 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.562      ;
; 1.351 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.562      ;
; 1.372 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.565      ;
; 1.372 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.565      ;
; 1.372 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.565      ;
; 1.372 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.565      ;
; 1.372 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.565      ;
; 1.372 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.565      ;
; 1.372 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.565      ;
; 1.373 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.401      ;
; 1.381 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.395      ;
; 1.385 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.384      ;
; 1.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.373      ;
; 1.410 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.347      ;
; 1.424 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.350      ;
; 1.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.306      ;
; 1.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.441      ;
; 1.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.441      ;
; 1.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.441      ;
; 1.463 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.311      ;
; 1.472 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 8.423      ;
; 1.472 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 8.423      ;
; 1.479 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.444      ;
; 1.479 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.444      ;
; 1.479 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.444      ;
; 1.482 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.288      ;
; 1.483 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.275      ;
; 1.487 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.289      ;
; 1.493 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.426      ;
; 1.493 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.426      ;
; 1.497 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.275      ;
; 1.503 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.255      ;
; 1.506 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.266      ;
; 1.516 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 8.380      ;
; 1.524 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.232      ;
; 1.534 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.224      ;
; 1.536 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.382      ;
; 1.537 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.383      ;
; 1.538 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.238      ;
; 1.541 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.382      ;
; 1.576 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.361      ;
; 1.576 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.361      ;
; 1.576 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.361      ;
; 1.576 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.361      ;
; 1.576 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.361      ;
; 1.576 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.361      ;
; 1.576 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 8.361      ;
; 1.580 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.191      ;
; 1.581 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.177      ;
; 1.582 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.191      ;
; 1.585 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 8.146      ;
; 1.585 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.171      ;
; 1.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.297      ;
; 1.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.297      ;
; 1.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.297      ;
; 1.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.297      ;
; 1.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.297      ;
; 1.611 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.307      ;
; 1.616 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.288      ;
; 1.616 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.140      ;
; 1.616 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.307      ;
; 1.618 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.300      ;
; 1.618 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.300      ;
; 1.618 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.300      ;
; 1.618 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.300      ;
; 1.618 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.300      ;
; 1.620 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.150      ;
; 1.620 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.154      ;
; 1.621 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 8.110      ;
; 1.631 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.140      ;
; 1.636 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.139      ;
; 1.637 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.291      ;
; 1.638 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 8.254      ;
; 1.642 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.132      ;
; 1.655 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.263      ;
; 1.657 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.119      ;
; 1.659 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.257      ;
; 1.660 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.112      ;
; 1.660 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.263      ;
; 1.682 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.076      ;
; 1.683 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.240      ;
; 1.683 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.240      ;
; 1.683 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.240      ;
; 1.691 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.233      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'                                                                                                                                  ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.044 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.631      ; 6.587      ;
; 6.867 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.631      ; 6.764      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_clock'                                                                                                                                             ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.140 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.279     ; 4.812      ;
; 3.140 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.279     ; 4.812      ;
; 3.142 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.277     ; 4.812      ;
; 3.150 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.269     ; 4.812      ;
; 3.445 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.277     ; 4.509      ;
; 3.447 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.275     ; 4.509      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.449 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.305     ; 4.477      ;
; 3.450 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.272     ; 4.509      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.477      ;
; 3.454 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.477      ;
; 3.454 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.477      ;
; 3.454 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.477      ;
; 3.455 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.477      ;
; 3.455 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.457 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.297     ; 4.477      ;
; 3.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.296     ; 4.477      ;
; 3.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.296     ; 4.477      ;
; 3.458 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.296     ; 4.477      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.294     ; 4.477      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.294     ; 4.477      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.262     ; 4.509      ;
; 3.460 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.262     ; 4.509      ;
; 3.461 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.293     ; 4.477      ;
; 3.461 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.293     ; 4.477      ;
; 3.461 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.293     ; 4.477      ;
; 3.462 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.292     ; 4.477      ;
; 3.463 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.291     ; 4.477      ;
; 3.463 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.291     ; 4.477      ;
; 3.768 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.310     ; 4.153      ;
; 3.768 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.310     ; 4.153      ;
; 3.770 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.308     ; 4.153      ;
; 3.770 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.308     ; 4.153      ;
; 3.770 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.308     ; 4.153      ;
; 3.771 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.307     ; 4.153      ;
; 3.774 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.304     ; 4.153      ;
; 3.774 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.304     ; 4.153      ;
; 3.776 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.153      ;
; 3.776 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.302     ; 4.153      ;
; 3.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.301     ; 4.153      ;
; 3.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.301     ; 4.153      ;
; 3.777 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.301     ; 4.153      ;
; 3.778 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.300     ; 4.153      ;
; 3.779 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.153      ;
; 3.779 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.299     ; 4.153      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.657 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.688      ;
; 4.658 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.687      ;
; 4.734 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 5.149      ;
; 4.735 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 5.148      ;
; 4.750 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 5.133      ;
; 4.751 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 5.132      ;
; 4.760 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.585      ;
; 4.761 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.584      ;
; 4.793 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.552      ;
; 4.794 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.551      ;
; 4.837 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.508      ;
; 4.838 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.507      ;
; 4.912 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.433      ;
; 4.989 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.894      ;
; 5.005 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.878      ;
; 5.015 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.330      ;
; 5.016 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.329      ;
; 5.017 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.328      ;
; 5.018 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.327      ;
; 5.018 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.327      ;
; 5.048 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.297      ;
; 5.067 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.278      ;
; 5.068 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.277      ;
; 5.092 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.253      ;
; 5.095 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.788      ;
; 5.095 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.788      ;
; 5.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.772      ;
; 5.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.772      ;
; 5.121 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.224      ;
; 5.121 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.224      ;
; 5.154 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.191      ;
; 5.154 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.191      ;
; 5.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.159      ;
; 5.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.158      ;
; 5.198 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.147      ;
; 5.198 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.147      ;
; 5.258 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.087      ;
; 5.271 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.074      ;
; 5.273 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.072      ;
; 5.274 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.071      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.312 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 5.024      ;
; 5.317 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.028      ;
; 5.318 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.027      ;
; 5.322 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 5.023      ;
; 5.335 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.548      ;
; 5.344 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.993      ;
; 5.344 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.993      ;
; 5.344 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.993      ;
; 5.344 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.993      ;
; 5.344 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.993      ;
; 5.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.989      ;
; 5.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.989      ;
; 5.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.989      ;
; 5.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.989      ;
; 5.348 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.989      ;
; 5.351 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.534     ; 4.532      ;
; 5.354 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.991      ;
; 5.355 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.990      ;
; 5.361 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.984      ;
; 5.377 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.968      ;
; 5.377 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.968      ;
; 5.379 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.079     ; 4.959      ;
; 5.380 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.079     ; 4.958      ;
; 5.389 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.066      ; 5.094      ;
; 5.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.947      ;
; 5.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.947      ;
; 5.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.947      ;
; 5.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.947      ;
; 5.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.080     ; 4.947      ;
; 5.390 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.066      ; 5.093      ;
; 5.394 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.951      ;
; 5.428 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.917      ;
; 5.428 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.917      ;
; 5.431 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.058      ; 5.044      ;
; 5.431 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.058      ; 5.044      ;
; 5.431 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.058      ; 5.044      ;
; 5.431 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.058      ; 5.044      ;
; 5.431 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.058      ; 5.044      ;
; 5.438 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.907      ;
; 5.441 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 4.904      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
; 5.482 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 4.854      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.073 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.104     ; 2.302      ;
; 5.136 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.115     ; 2.100      ;
; 5.222 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.101     ; 2.156      ;
; 5.300 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.105     ; 2.399      ;
; 5.370 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.106     ; 2.003      ;
; 5.390 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.105     ; 1.984      ;
; 5.421 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.107     ; 1.951      ;
; 5.429 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.115     ; 2.263      ;
; 5.512 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.104     ; 2.188      ;
; 5.513 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.103     ; 2.188      ;
; 5.575 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.105     ; 2.124      ;
; 5.742 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 2.110      ;
; 5.743 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 2.109      ;
; 5.754 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.109     ; 1.941      ;
; 5.757 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.084     ; 2.096      ;
; 5.798 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.084     ; 2.055      ;
; 5.811 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.084     ; 2.042      ;
; 5.845 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.016      ;
; 5.846 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.015      ;
; 5.846 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.015      ;
; 5.851 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.010      ;
; 5.852 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.009      ;
; 5.852 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.009      ;
; 5.852 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.009      ;
; 5.852 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.009      ;
; 6.013 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.120     ; 1.218      ;
; 6.024 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.120     ; 1.207      ;
; 6.071 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.684      ;
; 6.075 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.181     ; 1.681      ;
; 6.075 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.781      ;
; 6.078 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.778      ;
; 6.078 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.778      ;
; 6.079 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.181     ; 1.677      ;
; 6.080 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.675      ;
; 6.080 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 1.772      ;
; 6.080 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.776      ;
; 6.080 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.776      ;
; 6.080 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.776      ;
; 6.085 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 1.767      ;
; 6.085 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 1.767      ;
; 6.090 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.766      ;
; 6.091 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.765      ;
; 6.109 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.181     ; 1.647      ;
; 6.109 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.646      ;
; 6.112 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.643      ;
; 6.113 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.642      ;
; 6.115 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.640      ;
; 6.115 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.181     ; 1.641      ;
; 6.118 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.637      ;
; 6.120 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.635      ;
; 6.121 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.634      ;
; 6.123 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.632      ;
; 6.123 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.632      ;
; 6.246 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.509      ;
; 6.261 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.494      ;
; 6.270 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.485      ;
; 6.283 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.472      ;
; 6.293 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.181     ; 1.463      ;
; 6.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.461      ;
; 6.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.459      ;
; 6.323 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.432      ;
; 6.326 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.429      ;
; 6.328 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.427      ;
; 6.330 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.425      ;
; 6.330 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.425      ;
; 6.331 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.424      ;
; 6.333 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.422      ;
; 6.368 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.182     ; 1.387      ;
; 6.387 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.120     ; 1.300      ;
; 6.394 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.462      ;
; 6.398 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.079     ; 1.460      ;
; 6.400 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.079     ; 1.458      ;
; 6.401 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.079     ; 1.457      ;
; 6.405 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.079     ; 1.453      ;
; 6.415 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.120     ; 1.272      ;
; 6.497 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.358      ;
; 6.610 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.245      ;
; 6.662 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.193      ;
; 6.667 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.188      ;
; 6.668 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.187      ;
; 6.669 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.186      ;
; 6.670 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.185      ;
; 6.786 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.069      ;
; 6.786 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.069      ;
; 6.787 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.068      ;
; 6.787 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.068      ;
; 6.787 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.068      ;
; 6.787 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.069      ;
; 6.787 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.069      ;
; 6.788 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.067      ;
; 6.788 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.067      ;
; 6.788 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.067      ;
; 6.788 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.067      ;
; 6.788 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.067      ;
; 6.788 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.081     ; 1.068      ;
; 6.789 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.066      ;
; 6.789 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.066      ;
; 6.789 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.066      ;
; 6.789 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.066      ;
; 6.789 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.082     ; 1.066      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 28.008 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.912     ;
; 28.008 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.912     ;
; 28.008 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.912     ;
; 28.008 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.912     ;
; 28.008 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.912     ;
; 28.008 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.912     ;
; 28.008 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.912     ;
; 28.016 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.904     ;
; 28.016 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.904     ;
; 28.016 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.904     ;
; 28.016 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.904     ;
; 28.016 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.904     ;
; 28.016 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.904     ;
; 28.016 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.904     ;
; 28.052 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.870     ;
; 28.052 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.870     ;
; 28.052 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.870     ;
; 28.052 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.870     ;
; 28.052 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.870     ;
; 28.052 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.870     ;
; 28.052 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.870     ;
; 28.060 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.862     ;
; 28.060 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.862     ;
; 28.060 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.862     ;
; 28.060 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.862     ;
; 28.060 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.862     ;
; 28.060 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.862     ;
; 28.060 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.862     ;
; 28.217 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.703     ;
; 28.217 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.703     ;
; 28.217 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.703     ;
; 28.217 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.703     ;
; 28.217 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.703     ;
; 28.217 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.703     ;
; 28.217 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.703     ;
; 28.261 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.661     ;
; 28.261 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.661     ;
; 28.261 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.661     ;
; 28.261 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.661     ;
; 28.261 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.661     ;
; 28.261 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.661     ;
; 28.261 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.661     ;
; 28.351 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.569     ;
; 28.351 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.569     ;
; 28.351 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.569     ;
; 28.351 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.569     ;
; 28.351 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.569     ;
; 28.351 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.569     ;
; 28.351 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.569     ;
; 28.395 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.527     ;
; 28.395 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.527     ;
; 28.395 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.527     ;
; 28.395 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.527     ;
; 28.395 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.527     ;
; 28.395 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.527     ;
; 28.395 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.527     ;
; 28.482 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.440     ;
; 28.482 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.440     ;
; 28.482 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.440     ;
; 28.482 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.440     ;
; 28.482 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.440     ;
; 28.482 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.440     ;
; 28.482 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.440     ;
; 28.490 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.432     ;
; 28.490 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.432     ;
; 28.490 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.432     ;
; 28.490 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.432     ;
; 28.490 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.432     ;
; 28.490 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.432     ;
; 28.490 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.432     ;
; 28.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.288     ;
; 28.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.288     ;
; 28.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.288     ;
; 28.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.288     ;
; 28.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.288     ;
; 28.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.288     ;
; 28.642 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.288     ;
; 28.650 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.280     ;
; 28.650 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.280     ;
; 28.650 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.280     ;
; 28.650 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.280     ;
; 28.650 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.280     ;
; 28.650 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.280     ;
; 28.650 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 11.280     ;
; 28.691 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.231     ;
; 28.691 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.231     ;
; 28.691 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.231     ;
; 28.691 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.231     ;
; 28.691 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.231     ;
; 28.691 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.231     ;
; 28.691 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.231     ;
; 28.709 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.220     ;
; 28.709 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.220     ;
; 28.709 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.220     ;
; 28.709 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.220     ;
; 28.709 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.220     ;
; 28.709 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.220     ;
; 28.709 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.220     ;
; 28.717 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.212     ;
; 28.717 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.212     ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 29.330 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 10.274     ;
; 29.452 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 10.152     ;
; 29.694 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 9.907      ;
; 29.718 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 9.886      ;
; 29.816 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 9.785      ;
; 29.840 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 9.764      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.851 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.047      ; 9.879      ;
; 29.964 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 9.640      ;
; 30.106 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 9.498      ;
; 30.134 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 9.461      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.149 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.578      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.150 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.577      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.157 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.570      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.158 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.569      ;
; 30.165 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 9.430      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.178 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.549      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.179 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.044      ; 9.548      ;
; 30.260 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 9.354      ;
; 30.328 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 9.273      ;
; 30.331 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 9.283      ;
; 30.352 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 9.252      ;
; 30.393 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 9.221      ;
; 30.406 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 9.207      ;
; 30.424 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 9.189      ;
; 30.464 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 9.150      ;
; 30.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 9.131      ;
; 30.494 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.079     ; 9.110      ;
; 30.539 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 9.074      ;
; 30.543 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 9.058      ;
; 30.548 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 9.053      ;
; 30.557 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.070     ; 9.056      ;
; 30.611 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 9.003      ;
; 30.623 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 8.991      ;
; 30.665 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 8.936      ;
; 30.670 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 8.931      ;
; 30.699 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 8.903      ;
; 30.730 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.081     ; 8.872      ;
; 30.744 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 8.870      ;
; 30.756 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 8.858      ;
; 30.828 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 8.767      ;
; 30.859 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.088     ; 8.736      ;
; 30.920 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 8.681      ;
; 30.924 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.069     ; 8.690      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.423 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.151      ;
; 0.427 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.155      ;
; 0.430 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.158      ;
; 0.430 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.158      ;
; 0.431 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[4]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.159      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[6]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.163      ;
; 0.436 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[7]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.164      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.101                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.101                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[2]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[2]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[0]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[0]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[1]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[1]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.011                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.011                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                                                                                 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|stored_channel[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_esc                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|sent_channel_char                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                                                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                                                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[1]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[1]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                             ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.439 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.174      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.475 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.210      ;
; 0.500 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.502 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.239      ;
; 0.510 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.803      ;
; 0.527 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.822      ;
; 0.533 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.826      ;
; 0.533 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.534      ; 1.280      ;
; 0.535 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.270      ;
; 0.593 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.342      ;
; 0.606 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.341      ;
; 0.624 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.917      ;
; 0.643 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.378      ;
; 0.653 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.388      ;
; 0.675 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.968      ;
; 0.697 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.082      ; 0.991      ;
; 0.702 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.995      ;
; 0.704 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 0.997      ;
; 0.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.017      ;
; 0.731 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.023      ;
; 0.741 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.034      ;
; 0.744 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.037      ;
; 0.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.050      ;
; 0.760 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.506      ;
; 0.761 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.495      ;
; 0.762 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.513      ;
; 0.765 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.534      ; 1.511      ;
; 0.767 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.060      ;
; 0.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.068      ;
; 0.776 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.069      ;
; 0.787 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.536      ;
; 0.791 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.537      ;
; 0.792 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.541      ;
; 0.792 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.085      ;
; 0.793 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.087      ;
; 0.798 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.532      ;
; 0.800 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.093      ;
; 0.800 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.093      ;
; 0.801 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.547      ;
; 0.805 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.551      ;
; 0.805 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.554      ;
; 0.818 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.564      ;
; 0.818 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.552      ;
; 0.829 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.563      ;
; 0.833 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.582      ;
; 0.868 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.602      ;
; 0.869 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.615      ;
; 0.889 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.182      ;
; 0.900 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.038      ; 1.192      ;
; 0.904 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.197      ;
; 0.907 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.200      ;
; 0.924 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.217      ;
; 0.925 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.218      ;
; 0.928 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.221      ;
; 0.934 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.227      ;
; 0.938 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[1]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.660      ; 1.852      ;
; 0.949 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.684      ;
; 0.971 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.705      ;
; 0.979 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.395     ; 0.796      ;
; 0.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.729      ;
; 0.994 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.743      ;
; 1.000 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.293      ;
; 1.003 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.288      ;
; 1.006 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.290      ;
; 1.008 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.492      ; 1.754      ;
; 1.035 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.320      ;
; 1.039 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[2]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.645      ; 1.938      ;
; 1.041 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.325      ;
; 1.042 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.334      ;
; 1.045 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.779      ;
; 1.049 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[3]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.656      ; 1.959      ;
; 1.049 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.333      ;
; 1.054 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.347      ;
; 1.059 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[0]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.660      ; 1.973      ;
; 1.061 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.481      ; 1.796      ;
; 1.064 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.348      ;
; 1.075 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.359      ;
; 1.098 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.391      ;
; 1.104 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.495      ; 1.853      ;
; 1.122 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.480      ; 1.856      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.452 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                            ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                      ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.786      ;
; 0.500 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[28]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[0]                                                                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[14]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[7]                                                                                   ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[18]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                               ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                               ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[12]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[26]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[0]                                                                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[10]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[2]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.797      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scan_in_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[4]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[4]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[2]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[2]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[2]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[3]                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[6]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[6]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.509 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[1]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[2]                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.513 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[1]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.806      ;
; 0.533 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.182      ;
; 0.550 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.199      ;
; 0.551 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.200      ;
; 0.575 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[3]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.224      ;
; 0.588 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.238      ;
; 0.589 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.238      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.246      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.249      ;
; 0.614 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.263      ;
; 0.621 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.270      ;
; 0.624 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]       ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.918      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.975      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.975      ;
; 0.681 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.975      ;
; 0.683 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.683 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.684 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.976      ;
; 0.685 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.686 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.978      ;
; 0.695 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.989      ;
; 0.696 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.991      ;
; 0.698 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.700 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.707 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                  ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.711 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.712 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.714 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.720 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.015      ;
; 0.725 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.019      ;
; 0.740 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[9]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.742 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.746 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.751 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.045      ;
; 0.752 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.754 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.762 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[2]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[2]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[2]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.779 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.781 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.783 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.787 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.808 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[9]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.808 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.809 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.102      ;
; 0.810 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.811 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.812 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.105      ;
; 0.814 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.108      ;
; 0.815 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.109      ;
; 0.818 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.112      ;
; 0.818 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.112      ;
; 0.818 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.112      ;
; 0.821 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.115      ;
; 0.824 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.118      ;
; 0.828 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.121      ;
; 0.847 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.140      ;
; 0.872 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.522      ;
; 0.887 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.180      ;
; 0.888 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.538      ;
; 0.890 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.184      ;
; 0.893 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.187      ;
; 0.896 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[3]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.546      ;
; 0.905 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[7]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[7]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.198      ;
; 0.920 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.214      ;
; 0.920 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.570      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.464 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.500 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.556 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.850      ;
; 0.556 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.850      ;
; 0.557 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.851      ;
; 0.557 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.851      ;
; 0.558 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.852      ;
; 0.558 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.852      ;
; 0.560 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.854      ;
; 0.639 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.933      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.644 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.938      ;
; 0.738 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.032      ;
; 0.740 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.816 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.228      ;
; 0.824 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.236      ;
; 0.825 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.237      ;
; 0.826 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.238      ;
; 0.826 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.238      ;
; 0.862 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.274      ;
; 0.872 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.181      ; 1.283      ;
; 0.893 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.305      ;
; 0.895 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.307      ;
; 0.913 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.325      ;
; 0.914 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.326      ;
; 0.940 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.234      ;
; 0.967 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.379      ;
; 0.977 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.122      ;
; 0.982 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.394      ;
; 0.983 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.395      ;
; 0.990 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.135      ;
; 0.998 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.293      ;
; 1.001 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.413      ;
; 1.028 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.173      ;
; 1.040 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.336      ;
; 1.045 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.341      ;
; 1.046 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.342      ;
; 1.048 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.344      ;
; 1.067 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.479      ;
; 1.068 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.213      ;
; 1.069 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.481      ;
; 1.076 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.488      ;
; 1.078 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.490      ;
; 1.080 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.492      ;
; 1.082 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.494      ;
; 1.084 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.496      ;
; 1.090 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.502      ;
; 1.090 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.181      ; 1.501      ;
; 1.091 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.503      ;
; 1.093 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.505      ;
; 1.096 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.181      ; 1.507      ;
; 1.104 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.181      ; 1.515      ;
; 1.110 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.522      ;
; 1.112 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.181      ; 1.523      ;
; 1.324 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.619      ;
; 1.325 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.620      ;
; 1.332 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.623      ;
; 1.333 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.624      ;
; 1.338 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.629      ;
; 1.349 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.644      ;
; 1.349 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.644      ;
; 1.349 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.644      ;
; 1.350 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.645      ;
; 1.351 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.646      ;
; 1.354 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.649      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.635 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.877      ; 6.512      ;
; 7.460 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.877      ; 6.337      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_clock'                                                                                                                                              ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.632 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 3.617      ;
; 4.632 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 3.617      ;
; 4.633 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.103      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.634 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 3.617      ;
; 4.636 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.100      ; 3.617      ;
; 4.636 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.100      ; 3.617      ;
; 4.639 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.097      ; 3.617      ;
; 4.640 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.096      ; 3.617      ;
; 4.640 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.096      ; 3.617      ;
; 4.641 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.095      ; 3.617      ;
; 4.642 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.094      ; 3.617      ;
; 4.642 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.094      ; 3.617      ;
; 5.031 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.112      ; 4.024      ;
; 5.031 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.112      ; 4.024      ;
; 5.032 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.111      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.033 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.110      ; 4.024      ;
; 5.035 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.108      ; 4.024      ;
; 5.035 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.108      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.036 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.107      ; 4.024      ;
; 5.038 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.105      ; 4.024      ;
; 5.038 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.105      ; 4.024      ;
; 5.039 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 4.024      ;
; 5.039 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.104      ; 4.024      ;
; 5.040 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.103      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.041 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.102      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.044 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.099      ; 4.024      ;
; 5.055 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.140      ; 4.076      ;
; 5.055 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.140      ; 4.076      ;
; 5.064 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.131      ; 4.076      ;
; 5.067 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.128      ; 4.076      ;
; 5.069 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.126      ; 4.076      ;
; 5.289 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.133      ; 4.303      ;
; 5.296 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.126      ; 4.303      ;
; 5.298 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.124      ; 4.303      ;
; 5.298 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.124      ; 4.303      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[24]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[23]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[22]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[21]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[20]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[19]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[18]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[17]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[16]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[15]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[14]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[13]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burst_stalled               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 5.112      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[12]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[11]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[10]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[9]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[8]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[7]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[6]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[5]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[4]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[3]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[2]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[5] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[3] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[4] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 4.799 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[6] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 5.088      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[0]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[1]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[2]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[3]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[4]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[5]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[6]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[7]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[8]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[9]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[10]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[11]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[12]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[13]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[14]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[15]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.015 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_DONE                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.808      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[0]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[1]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[2]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[3]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_SETUP                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[4]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_LOOP                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.807      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.787      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[9]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[10]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[11]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[12]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[13]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[14]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.781      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.781      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.781      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.781      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.781      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.781      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.204     ; 4.781      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[15]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[16]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[17]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[18]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[19]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[20]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[21]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[22]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[23]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.016 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[24]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.207     ; 4.778      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[14]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[10]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[11]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[12]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[13]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[15]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[16]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[17]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[18]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[19]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[20]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[21]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[22]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[23]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.017 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[24]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.208     ; 4.776      ;
; 5.026 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_lstart_reg[1]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.796      ;
; 5.026 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_lstart_reg[2]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.796      ;
; 5.026 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.796      ;
; 5.026 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.796      ;
; 5.026 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.796      ;
; 5.028 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 4.795      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.740 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[2]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.096     ; 2.581      ;
; 7.740 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[0]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.096     ; 2.581      ;
; 7.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[4]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 2.590      ;
; 7.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[6]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 2.590      ;
; 7.763 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[7]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 2.590      ;
; 7.783 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.076     ; 2.558      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 7.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 2.482      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.109 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.082     ; 2.226      ;
; 8.154 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[5]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 2.191      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.162 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.180      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.179      ;
; 8.178 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.083     ; 2.156      ;
; 8.178 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[8]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.083     ; 2.156      ;
; 8.260 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.401      ; 2.558      ;
; 8.598 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.361      ; 2.180      ;
; 8.598 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.361      ; 2.180      ;
; 8.751 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.585      ;
; 8.751 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.585      ;
; 8.751 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.585      ;
; 8.751 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.585      ;
; 8.751 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.585      ;
; 8.751 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.081     ; 1.585      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.605 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 5.299      ;
; 34.615 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.301      ;
; 34.615 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.301      ;
; 34.615 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.301      ;
; 34.615 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.301      ;
; 34.615 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.301      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.118     ; 5.265      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.118     ; 5.265      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.118     ; 5.265      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.118     ; 5.265      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.290      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 5.288      ;
; 34.618 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.118     ; 5.265      ;
; 34.621 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.116     ; 5.264      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.622 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 5.283      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.654 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.254      ;
; 34.660 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 5.247      ;
; 34.661 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.247      ;
; 34.661 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.247      ;
; 34.661 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.247      ;
; 34.661 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.247      ;
; 34.661 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.247      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 4.805      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 4.805      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[24]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 4.805      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.098     ; 4.804      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 4.805      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 4.805      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.806      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|dout_reg                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.810      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[24]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 4.805      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 4.809      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][113]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 4.809      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10]                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 4.809      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 4.809      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 4.809      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 4.809      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_waitrequest                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 4.809      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|continuous_reg                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.806      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqena_reg                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.806      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.806      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.806      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|read_latency_shift_reg[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.807      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.806      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.810      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 4.810      ;
; 35.099 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.096     ; 4.806      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                          ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 36.399 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 3.201      ;
; 36.399 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 3.201      ;
; 36.399 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 3.201      ;
; 36.399 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 3.201      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.713 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.888      ;
; 36.745 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.856      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.748 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.850      ;
; 36.761 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.086     ; 2.836      ;
; 36.761 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.086     ; 2.836      ;
; 36.761 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 2.839      ;
; 36.761 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 2.839      ;
; 36.761 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 2.839      ;
; 36.761 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.083     ; 2.839      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.125 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.476      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.151 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.085     ; 2.447      ;
; 37.159 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.086     ; 2.438      ;
; 37.159 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.086     ; 2.438      ;
; 37.163 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.082     ; 2.438      ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.148 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.441      ;
; 1.148 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.081      ; 1.441      ;
; 1.270 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.542      ; 2.024      ;
; 1.270 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.542      ; 2.024      ;
; 1.586 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.583      ; 2.381      ;
; 1.712 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 2.003      ;
; 1.712 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[8]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 2.003      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.724 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.024      ;
; 1.728 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[5]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.090      ; 2.030      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.039      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.067      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 1.983 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.089      ; 2.284      ;
; 2.082 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[4]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.087      ; 2.381      ;
; 2.082 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[6]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[7]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.099      ; 2.393      ;
; 2.090 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[2]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.066      ; 2.368      ;
; 2.090 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[0]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.066      ; 2.368      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[10]                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[3]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[8]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[9]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.487      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.623 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 2.376      ;
; 1.701 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 2.357      ;
; 1.982 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.639      ;
; 1.996 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 2.654      ;
; 2.016 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 2.671      ;
; 2.083 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[4]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.376      ;
; 2.083 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[7]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.376      ;
; 2.083 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[5]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.376      ;
; 2.083 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[6]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.376      ;
; 2.083 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[1]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.376      ;
; 2.083 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[2]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.376      ;
; 2.307 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.116      ;
; 2.307 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.116      ;
; 2.307 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.116      ;
; 2.307 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.116      ;
; 2.307 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.116      ;
; 2.307 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.597      ; 3.116      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.629      ;
; 2.355 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.522      ; 3.089      ;
; 2.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.703      ;
; 2.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.703      ;
; 2.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.703      ;
; 2.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.703      ;
; 2.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.703      ;
; 2.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.703      ;
; 2.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.744      ;
; 2.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.744      ;
; 2.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.744      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_8d9:rdfull_reg|dffe14a[0]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[10]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.501 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.791      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.542 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.808      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.793 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.077      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.082      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
; 2.794 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.078      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                          ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.963 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.252      ;
; 1.963 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.252      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.976 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.265      ;
; 1.979 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.271      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.305 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.597      ;
; 2.308 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.597      ;
; 2.308 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.597      ;
; 2.310 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.602      ;
; 2.310 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.602      ;
; 2.310 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.602      ;
; 2.310 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.602      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.317 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.606      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.341 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.634      ;
; 2.681 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.973      ;
; 2.681 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.973      ;
; 2.681 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.973      ;
; 2.681 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.973      ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.194 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[16]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[9]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.479      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][28]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][31]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[31]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][19]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 4.474      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][25]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[25]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[25]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[29]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 4.478      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdatavalid                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.475      ;
; 4.195 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[16]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.480      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[3]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.480      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.480      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.480      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.480      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.478      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[28]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[28]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[12]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[12]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][22]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[22]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][3]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[25]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
; 4.196 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 4.477      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
Worst Case Available Settling Time: 12.676 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 88.84 MHz  ; 88.84 MHz       ; u0|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 102.19 MHz ; 102.19 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 117.19 MHz ; 117.19 MHz      ; u0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 183.32 MHz ; 183.32 MHz      ; DVP_PCLK                                       ;      ;
; 367.92 MHz ; 367.92 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.467  ; 0.000         ;
; sdrclk_out_clock                               ; 2.245  ; 0.000         ;
; sdram_clock                                    ; 3.675  ; 0.000         ;
; DVP_PCLK                                       ; 4.961  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 5.218  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 28.744 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 29.896 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.384 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
; DVP_PCLK                                       ; 0.401 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.416 ; 0.000         ;
; sdrclk_out_clock                               ; 2.503 ; 0.000         ;
; sdram_clock                                    ; 4.345 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 5.034  ; 0.000         ;
; DVP_PCLK                                       ; 7.918  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.981 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 36.612 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; DVP_PCLK                                       ; 1.053 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.102 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.759 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 3.771 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.683  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.672  ; 0.000         ;
; DVP_PCLK                                       ; 4.885  ; 0.000         ;
; CLOCK_50                                       ; 9.835  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 19.391 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.715 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.467 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 8.304      ;
; 1.522 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.250      ;
; 1.597 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 8.172      ;
; 1.606 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.177      ;
; 1.661 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.123      ;
; 1.679 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.103      ;
; 1.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.062      ;
; 1.734 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.049      ;
; 1.736 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.045      ;
; 1.737 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.046      ;
; 1.760 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.023      ;
; 1.776 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.008      ;
; 1.792 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.992      ;
; 1.809 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 7.971      ;
; 1.814 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 7.957      ;
; 1.815 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.969      ;
; 1.846 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.064      ;
; 1.846 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.064      ;
; 1.846 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.064      ;
; 1.851 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.930      ;
; 1.853 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 7.918      ;
; 1.867 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.914      ;
; 1.872 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.053      ;
; 1.872 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.053      ;
; 1.872 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.053      ;
; 1.872 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.053      ;
; 1.872 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.053      ;
; 1.872 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.053      ;
; 1.872 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.053      ;
; 1.889 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.894      ;
; 1.890 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.896      ;
; 1.890 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.891      ;
; 1.895 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.036      ;
; 1.901 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.882      ;
; 1.908 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 7.864      ;
; 1.912 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.020      ;
; 1.917 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.014      ;
; 1.934 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.998      ;
; 1.935 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 7.834      ;
; 1.941 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 7.829      ;
; 1.943 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.966      ;
; 1.943 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.966      ;
; 1.953 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.830      ;
; 1.956 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.828      ;
; 1.965 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.817      ;
; 1.968 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.962      ;
; 1.968 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.962      ;
; 1.968 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.962      ;
; 1.983 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 7.786      ;
; 1.986 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.930      ;
; 1.986 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 7.921      ;
; 1.990 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 7.782      ;
; 1.994 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 7.951      ;
; 1.994 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 7.951      ;
; 1.994 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 7.951      ;
; 1.994 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 7.951      ;
; 1.994 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 7.951      ;
; 1.994 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 7.951      ;
; 1.994 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 7.951      ;
; 1.996 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 7.775      ;
; 2.012 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.919      ;
; 2.018 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.767      ;
; 2.019 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 7.731      ;
; 2.019 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.769      ;
; 2.020 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.763      ;
; 2.026 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.756      ;
; 2.029 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.903      ;
; 2.031 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.750      ;
; 2.057 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 7.693      ;
; 2.063 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.722      ;
; 2.065 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[16]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.864      ;
; 2.065 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[20]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.864      ;
; 2.068 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.715      ;
; 2.071 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 7.701      ;
; 2.071 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 7.697      ;
; 2.074 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.707      ;
; 2.084 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.699      ;
; 2.095 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 7.685      ;
; 2.099 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[31]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.684      ;
; 2.101 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.693      ;
; 2.102 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 7.695      ;
; 2.107 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 7.676      ;
; 2.108 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.828      ;
; 2.108 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[22]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.819      ;
; 2.121 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 7.785      ;
; 2.125 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[27]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.783      ;
; 2.125 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[24]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.783      ;
; 2.125 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[25]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.783      ;
; 2.125 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[26]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.783      ;
; 2.125 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.783      ;
; 2.129 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.655      ;
; 2.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 7.772      ;
; 2.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[2]                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 7.772      ;
; 2.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[3]                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 7.772      ;
; 2.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[4]                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 7.772      ;
; 2.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[5]                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 7.772      ;
; 2.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[6]                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 7.772      ;
; 2.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.652      ;
; 2.134 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.654      ;
; 2.136 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 7.635      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.245 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.080      ; 5.835      ;
; 7.037 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.080      ; 6.043      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                              ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.675 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.375     ; 4.181      ;
; 3.675 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.375     ; 4.181      ;
; 3.679 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.371     ; 4.181      ;
; 3.683 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.367     ; 4.181      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.931 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.906      ;
; 3.934 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.906      ;
; 3.934 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.906      ;
; 3.934 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.371     ; 3.926      ;
; 3.935 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.390     ; 3.906      ;
; 3.935 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.390     ; 3.906      ;
; 3.936 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.369     ; 3.926      ;
; 3.936 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.389     ; 3.906      ;
; 3.937 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.906      ;
; 3.937 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.906      ;
; 3.937 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.368     ; 3.926      ;
; 3.938 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.387     ; 3.906      ;
; 3.938 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.387     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.940 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.385     ; 3.906      ;
; 3.941 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.384     ; 3.906      ;
; 3.941 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.384     ; 3.906      ;
; 3.943 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.382     ; 3.906      ;
; 3.943 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.382     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.944 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.381     ; 3.906      ;
; 3.946 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.379     ; 3.906      ;
; 3.946 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.379     ; 3.906      ;
; 3.947 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.358     ; 3.926      ;
; 3.947 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.358     ; 3.926      ;
; 4.222 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.397     ; 3.612      ;
; 4.222 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.397     ; 3.612      ;
; 4.223 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.396     ; 3.612      ;
; 4.224 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.395     ; 3.612      ;
; 4.224 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.395     ; 3.612      ;
; 4.225 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.394     ; 3.612      ;
; 4.228 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.612      ;
; 4.228 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.391     ; 3.612      ;
; 4.230 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.389     ; 3.612      ;
; 4.230 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.389     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.231 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.388     ; 3.612      ;
; 4.233 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.386     ; 3.612      ;
; 4.233 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; -0.386     ; 3.612      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.961 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.393      ;
; 4.962 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.392      ;
; 5.046 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.308      ;
; 5.047 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.307      ;
; 5.080 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.844      ;
; 5.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.273      ;
; 5.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.843      ;
; 5.082 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.272      ;
; 5.096 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.828      ;
; 5.097 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.827      ;
; 5.211 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.143      ;
; 5.222 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.132      ;
; 5.223 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.131      ;
; 5.289 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.065      ;
; 5.290 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.064      ;
; 5.296 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.058      ;
; 5.330 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.594      ;
; 5.331 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 5.023      ;
; 5.346 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.578      ;
; 5.369 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.985      ;
; 5.370 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.984      ;
; 5.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.980      ;
; 5.375 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.979      ;
; 5.386 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.968      ;
; 5.387 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.967      ;
; 5.408 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.516      ;
; 5.409 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.945      ;
; 5.409 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.515      ;
; 5.410 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.944      ;
; 5.424 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.500      ;
; 5.425 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.499      ;
; 5.472 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.882      ;
; 5.496 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.858      ;
; 5.497 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.857      ;
; 5.520 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.834      ;
; 5.521 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.833      ;
; 5.524 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.830      ;
; 5.550 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.804      ;
; 5.551 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.803      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.595 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.750      ;
; 5.609 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.745      ;
; 5.613 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.734      ;
; 5.613 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.734      ;
; 5.613 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.734      ;
; 5.613 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.734      ;
; 5.613 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.734      ;
; 5.619 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.735      ;
; 5.636 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.718      ;
; 5.642 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.070     ; 4.706      ;
; 5.643 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.070     ; 4.705      ;
; 5.643 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.281      ;
; 5.644 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.710      ;
; 5.646 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.069      ; 4.841      ;
; 5.647 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.069      ; 4.840      ;
; 5.659 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.494     ; 4.265      ;
; 5.677 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.062      ; 4.803      ;
; 5.677 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.062      ; 4.803      ;
; 5.677 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.062      ; 4.803      ;
; 5.677 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.062      ; 4.803      ;
; 5.677 ; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.062      ; 4.803      ;
; 5.685 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.662      ;
; 5.685 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.662      ;
; 5.685 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.662      ;
; 5.685 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.662      ;
; 5.685 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.662      ;
; 5.697 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.657      ;
; 5.698 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.656      ;
; 5.706 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.648      ;
; 5.707 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.647      ;
; 5.714 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.640      ;
; 5.715 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.639      ;
; 5.746 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.608      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]         ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.758 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.073     ; 4.587      ;
; 5.770 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 4.584      ;
; 5.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.572      ;
; 5.775 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.071     ; 4.572      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.218 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.100     ; 2.203      ;
; 5.285 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.103     ; 2.015      ;
; 5.366 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.098     ; 2.057      ;
; 5.424 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.101     ; 2.286      ;
; 5.509 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.101     ; 1.911      ;
; 5.518 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.101     ; 1.902      ;
; 5.552 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.103     ; 2.157      ;
; 5.593 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.104     ; 1.824      ;
; 5.621 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.101     ; 2.089      ;
; 5.622 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.100     ; 2.089      ;
; 5.694 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.101     ; 2.016      ;
; 5.859 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.003      ;
; 5.860 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 2.002      ;
; 5.884 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 1.978      ;
; 5.892 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.106     ; 1.813      ;
; 5.912 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 1.950      ;
; 5.925 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 1.937      ;
; 5.936 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.934      ;
; 5.936 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.934      ;
; 5.936 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.934      ;
; 5.949 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.921      ;
; 5.949 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.921      ;
; 5.949 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.921      ;
; 5.949 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.921      ;
; 5.949 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.068     ; 1.921      ;
; 6.159 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.108     ; 1.136      ;
; 6.166 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.611      ;
; 6.166 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.698      ;
; 6.170 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.694      ;
; 6.170 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.694      ;
; 6.171 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.693      ;
; 6.172 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.692      ;
; 6.172 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.692      ;
; 6.174 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.604      ;
; 6.174 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.690      ;
; 6.175 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 1.687      ;
; 6.175 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.689      ;
; 6.176 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.602      ;
; 6.180 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.597      ;
; 6.180 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 1.682      ;
; 6.180 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.076     ; 1.682      ;
; 6.187 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.108     ; 1.108      ;
; 6.212 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.566      ;
; 6.213 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.565      ;
; 6.216 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.562      ;
; 6.216 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.562      ;
; 6.216 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.562      ;
; 6.217 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.561      ;
; 6.219 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.559      ;
; 6.221 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.557      ;
; 6.223 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.554      ;
; 6.229 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.548      ;
; 6.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.547      ;
; 6.343 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.435      ;
; 6.352 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.426      ;
; 6.353 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.424      ;
; 6.370 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.407      ;
; 6.413 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.365      ;
; 6.416 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.361      ;
; 6.416 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.362      ;
; 6.421 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.357      ;
; 6.422 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.356      ;
; 6.461 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.317      ;
; 6.473 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.072     ; 1.393      ;
; 6.475 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.072     ; 1.391      ;
; 6.476 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.072     ; 1.390      ;
; 6.477 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.301      ;
; 6.477 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.301      ;
; 6.478 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.300      ;
; 6.478 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.160     ; 1.300      ;
; 6.480 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.161     ; 1.297      ;
; 6.480 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.072     ; 1.386      ;
; 6.484 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.108     ; 1.220      ;
; 6.527 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 1.338      ;
; 6.540 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.108     ; 1.164      ;
; 6.622 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 1.243      ;
; 6.742 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 1.123      ;
; 6.791 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 1.074      ;
; 6.794 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 1.070      ;
; 6.797 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 1.068      ;
; 6.798 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 1.067      ;
; 6.798 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 1.067      ;
; 6.895 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 0.969      ;
; 6.895 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 0.969      ;
; 6.895 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.970      ;
; 6.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.969      ;
; 6.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 0.968      ;
; 6.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.969      ;
; 6.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.969      ;
; 6.897 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.968      ;
; 6.897 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.968      ;
; 6.897 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.968      ;
; 6.897 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.968      ;
; 6.897 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.968      ;
; 6.898 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.967      ;
; 6.898 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.967      ;
; 6.898 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.967      ;
; 6.898 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.074     ; 0.966      ;
; 6.898 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.967      ;
; 6.898 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.073     ; 0.967      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 28.744 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.186     ;
; 28.744 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.186     ;
; 28.744 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.186     ;
; 28.744 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.186     ;
; 28.744 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.186     ;
; 28.744 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.186     ;
; 28.744 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.186     ;
; 28.748 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.182     ;
; 28.748 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.182     ;
; 28.748 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.182     ;
; 28.748 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.182     ;
; 28.748 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.182     ;
; 28.748 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.182     ;
; 28.748 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.182     ;
; 28.775 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.157     ;
; 28.775 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.157     ;
; 28.775 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.157     ;
; 28.775 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.157     ;
; 28.775 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.157     ;
; 28.775 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.157     ;
; 28.775 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.157     ;
; 28.779 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.153     ;
; 28.779 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.153     ;
; 28.779 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.153     ;
; 28.779 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.153     ;
; 28.779 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.153     ;
; 28.779 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.153     ;
; 28.779 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 11.153     ;
; 28.918 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.012     ;
; 28.918 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.012     ;
; 28.918 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.012     ;
; 28.918 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.012     ;
; 28.918 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.012     ;
; 28.918 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.012     ;
; 28.918 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 11.012     ;
; 28.949 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.983     ;
; 28.949 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.983     ;
; 28.949 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.983     ;
; 28.949 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.983     ;
; 28.949 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.983     ;
; 28.949 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.983     ;
; 28.949 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.983     ;
; 29.000 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.932     ;
; 29.000 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.932     ;
; 29.000 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.932     ;
; 29.000 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.932     ;
; 29.000 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.932     ;
; 29.000 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.932     ;
; 29.000 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.932     ;
; 29.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.928     ;
; 29.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.928     ;
; 29.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.928     ;
; 29.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.928     ;
; 29.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.928     ;
; 29.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.928     ;
; 29.004 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.928     ;
; 29.044 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 10.886     ;
; 29.044 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 10.886     ;
; 29.044 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 10.886     ;
; 29.044 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 10.886     ;
; 29.044 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 10.886     ;
; 29.044 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 10.886     ;
; 29.044 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 10.886     ;
; 29.075 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.857     ;
; 29.075 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.857     ;
; 29.075 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.857     ;
; 29.075 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.857     ;
; 29.075 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.857     ;
; 29.075 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.857     ;
; 29.075 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.857     ;
; 29.174 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.758     ;
; 29.174 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.758     ;
; 29.174 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.758     ;
; 29.174 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.758     ;
; 29.174 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.758     ;
; 29.174 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.758     ;
; 29.174 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.758     ;
; 29.300 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.632     ;
; 29.300 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.632     ;
; 29.300 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.632     ;
; 29.300 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.632     ;
; 29.300 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.632     ;
; 29.300 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.632     ;
; 29.300 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 10.632     ;
; 29.350 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.590     ;
; 29.350 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.590     ;
; 29.350 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.590     ;
; 29.350 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.590     ;
; 29.350 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.590     ;
; 29.350 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.590     ;
; 29.350 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.590     ;
; 29.354 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.586     ;
; 29.354 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.586     ;
; 29.354 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.586     ;
; 29.354 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.586     ;
; 29.354 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.586     ;
; 29.354 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.586     ;
; 29.354 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 10.586     ;
; 29.416 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 10.523     ;
; 29.416 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 10.523     ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 29.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 9.720      ;
; 30.040 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 9.576      ;
; 30.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 9.385      ;
; 30.261 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 9.350      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.301 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.060      ; 9.443      ;
; 30.375 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 9.241      ;
; 30.405 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 9.206      ;
; 30.513 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 9.103      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.605 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.135      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.606 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.134      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.607 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.133      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.616 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.124      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.617 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.056      ; 9.123      ;
; 30.623 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 8.993      ;
; 30.786 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 8.822      ;
; 30.826 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 8.782      ;
; 30.829 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.796      ;
; 30.848 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 8.768      ;
; 30.850 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.775      ;
; 30.878 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 8.733      ;
; 30.919 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.706      ;
; 30.940 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.685      ;
; 30.958 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.068     ; 8.658      ;
; 30.981 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.062     ; 8.641      ;
; 30.988 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 8.623      ;
; 30.996 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.062     ; 8.626      ;
; 30.997 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 8.614      ;
; 31.006 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 8.605      ;
; 31.071 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.062     ; 8.551      ;
; 31.086 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.062     ; 8.536      ;
; 31.141 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 8.470      ;
; 31.142 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.483      ;
; 31.150 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 8.461      ;
; 31.152 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.473      ;
; 31.232 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.393      ;
; 31.242 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.383      ;
; 31.326 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.072     ; 8.286      ;
; 31.341 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 8.270      ;
; 31.366 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.072     ; 8.246      ;
; 31.373 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.252      ;
; 31.394 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.059     ; 8.231      ;
; 31.431 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.076     ; 8.177      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.042      ;
; 0.399 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.047      ;
; 0.399 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.047      ;
; 0.400 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.048      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                                                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                                                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][93]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                             ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_DATA_WAIT                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][78]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                          ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|init_done                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|init_done                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.101                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.101                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[2]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[2]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[0]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[0]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[1]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[1]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.011                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.011                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                                                                                 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[3]                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[3]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[1]                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[1]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[2]                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[2]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                                 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                            ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                         ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                             ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                           ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                         ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.456 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.725      ;
; 0.457 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.725      ;
; 0.465 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.733      ;
; 0.466 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.734      ;
; 0.469 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]                                                                                                                                                    ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[0]                                                                                                                                                        ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[7]                                                                                        ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                                                                                       ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[26]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[18]                                                                                       ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[28]                                                                                       ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[12]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[14]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[2]                                                                                       ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[0]                                                                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.740      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.419 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.075      ;
; 0.449 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.105      ;
; 0.454 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.494      ; 1.143      ;
; 0.470 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.739      ;
; 0.480 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.748      ;
; 0.483 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.139      ;
; 0.490 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.760      ;
; 0.494 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.762      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.164      ;
; 0.578 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.845      ;
; 0.596 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.265      ;
; 0.612 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.268      ;
; 0.624 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.891      ;
; 0.637 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.904      ;
; 0.639 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.906      ;
; 0.641 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.297      ;
; 0.644 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.302      ;
; 0.652 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 0.918      ;
; 0.667 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.935      ;
; 0.673 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 0.939      ;
; 0.682 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.494      ; 1.371      ;
; 0.690 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.957      ;
; 0.693 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 0.960      ;
; 0.696 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.351      ;
; 0.698 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.363      ;
; 0.700 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.369      ;
; 0.714 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.982      ;
; 0.719 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.987      ;
; 0.722 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 0.990      ;
; 0.726 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.391      ;
; 0.728 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.397      ;
; 0.729 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.384      ;
; 0.729 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.398      ;
; 0.736 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.004      ;
; 0.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.403      ;
; 0.738 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.006      ;
; 0.739 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.007      ;
; 0.743 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.412      ;
; 0.744 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.409      ;
; 0.748 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.016      ;
; 0.749 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.404      ;
; 0.749 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.017      ;
; 0.752 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.417      ;
; 0.761 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.430      ;
; 0.768 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.423      ;
; 0.800 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.455      ;
; 0.804 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.469      ;
; 0.830 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.098      ;
; 0.834 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.102      ;
; 0.835 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.103      ;
; 0.842 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.110      ;
; 0.843 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.111      ;
; 0.846 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.012      ; 1.088      ;
; 0.848 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[1]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.593      ; 1.671      ;
; 0.849 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.117      ;
; 0.851 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.119      ;
; 0.892 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.548      ;
; 0.894 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.065      ; 1.154      ;
; 0.898 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.064      ; 1.157      ;
; 0.910 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.565      ;
; 0.919 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.375     ; 0.739      ;
; 0.925 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.065      ; 1.185      ;
; 0.926 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.193      ;
; 0.927 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.596      ;
; 0.928 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.593      ;
; 0.930 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.064      ; 1.189      ;
; 0.931 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.198      ;
; 0.935 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.435      ; 1.600      ;
; 0.936 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.064      ; 1.195      ;
; 0.944 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[2]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.579      ; 1.753      ;
; 0.951 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.064      ; 1.210      ;
; 0.952 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[3]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.590      ; 1.772      ;
; 0.956 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[0]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.593      ; 1.779      ;
; 0.958 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.064      ; 1.217      ;
; 0.971 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.426      ; 1.627      ;
; 0.976 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.631      ;
; 0.982 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.250      ;
; 1.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.439      ; 1.682      ;
; 1.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.073      ; 1.281      ;
; 1.022 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.425      ; 1.677      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scan_in_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[2]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[3]                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[4]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[4]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[2]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[2]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[6]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[6]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[1]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[2]                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.480 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[1]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.505 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.080      ;
; 0.518 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.093      ;
; 0.519 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.094      ;
; 0.539 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[3]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.114      ;
; 0.550 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.125      ;
; 0.553 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.128      ;
; 0.559 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.134      ;
; 0.562 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.137      ;
; 0.576 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.151      ;
; 0.578 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]       ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.583 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.158      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.604 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.872      ;
; 0.604 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.872      ;
; 0.605 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.607 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.620 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.889      ;
; 0.622 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.891      ;
; 0.623 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.892      ;
; 0.624 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.627 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.628 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.630 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.633 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.633 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.634 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.902      ;
; 0.641 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.910      ;
; 0.644 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.655 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                  ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.661 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.929      ;
; 0.688 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[9]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.692 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.698 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.705 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.710 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[2]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[2]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[2]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.722 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.727 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.741 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.743 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.011      ;
; 0.743 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.011      ;
; 0.744 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.012      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.013      ;
; 0.746 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.014      ;
; 0.765 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.034      ;
; 0.766 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.035      ;
; 0.768 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[9]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.036      ;
; 0.769 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.038      ;
; 0.769 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.038      ;
; 0.770 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.039      ;
; 0.770 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.038      ;
; 0.772 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.040      ;
; 0.773 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.041      ;
; 0.800 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.068      ;
; 0.807 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.382      ;
; 0.807 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.076      ;
; 0.813 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.082      ;
; 0.813 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.082      ;
; 0.816 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.391      ;
; 0.826 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[1]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.098      ;
; 0.831 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[3]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.406      ;
; 0.839 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[7]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[7]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.106      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.416 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.510 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.778      ;
; 0.511 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.779      ;
; 0.511 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.779      ;
; 0.512 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.780      ;
; 0.513 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.781      ;
; 0.513 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.781      ;
; 0.514 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.782      ;
; 0.596 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.601 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.686 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.689 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.960      ;
; 0.739 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.113      ;
; 0.744 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.117      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.118      ;
; 0.745 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.118      ;
; 0.748 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.121      ;
; 0.764 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.137      ;
; 0.772 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.145      ;
; 0.789 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.163      ;
; 0.791 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.164      ;
; 0.817 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.191      ;
; 0.818 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.192      ;
; 0.858 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.127      ;
; 0.859 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.233      ;
; 0.872 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.245      ;
; 0.879 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.253      ;
; 0.895 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.023      ;
; 0.896 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.269      ;
; 0.899 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.168      ;
; 0.912 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.040      ;
; 0.922 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.191      ;
; 0.926 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.195      ;
; 0.927 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.196      ;
; 0.930 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.199      ;
; 0.945 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.319      ;
; 0.956 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.329      ;
; 0.958 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.332      ;
; 0.960 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.333      ;
; 0.961 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.089      ;
; 0.962 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.335      ;
; 0.965 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.338      ;
; 0.965 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.093      ;
; 0.966 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.339      ;
; 0.966 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.340      ;
; 0.967 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.340      ;
; 0.968 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.341      ;
; 0.971 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.344      ;
; 0.972 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.345      ;
; 0.988 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.361      ;
; 0.989 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.362      ;
; 0.991 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.161      ; 1.365      ;
; 1.178 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.445      ;
; 1.179 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.446      ;
; 1.182 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.447      ;
; 1.182 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.447      ;
; 1.188 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.453      ;
; 1.199 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.467      ;
; 1.199 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.467      ;
; 1.200 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.468      ;
; 1.201 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.469      ;
; 1.201 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.469      ;
; 1.205 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.473      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.503 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.295      ; 5.798      ;
; 7.299 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.295      ; 5.594      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                               ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.345 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.194      ;
; 4.345 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.194      ;
; 4.347 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.194      ;
; 4.347 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.348 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.194      ;
; 4.350 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.194      ;
; 4.350 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.194      ;
; 4.353 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.040     ; 3.194      ;
; 4.354 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.194      ;
; 4.354 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.194      ;
; 4.355 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.042     ; 3.194      ;
; 4.356 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.043     ; 3.194      ;
; 4.356 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.043     ; 3.194      ;
; 4.718 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.026     ; 3.573      ;
; 4.718 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.026     ; 3.573      ;
; 4.720 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.028     ; 3.573      ;
; 4.720 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.028     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.721 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.029     ; 3.573      ;
; 4.723 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.031     ; 3.573      ;
; 4.723 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.031     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.724 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.032     ; 3.573      ;
; 4.726 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.573      ;
; 4.726 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.034     ; 3.573      ;
; 4.727 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.573      ;
; 4.727 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.035     ; 3.573      ;
; 4.728 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.036     ; 3.573      ;
; 4.729 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.573      ;
; 4.729 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.037     ; 3.573      ;
; 4.730 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.038     ; 3.573      ;
; 4.730 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.038     ; 3.573      ;
; 4.732 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.006     ; 3.607      ;
; 4.732 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.006     ; 3.607      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.733 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.041     ; 3.573      ;
; 4.742 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.016     ; 3.607      ;
; 4.743 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.017     ; 3.607      ;
; 4.745 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.019     ; 3.607      ;
; 4.908 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.015     ; 3.774      ;
; 4.912 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.019     ; 3.774      ;
; 4.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.022     ; 3.774      ;
; 4.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; -0.022     ; 3.774      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[24]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[23]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[22]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[21]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[20]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[19]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[18]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[17]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[16]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[15]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[14]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[13]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.034 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burst_stalled                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.863      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[12]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[11]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[10]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[9]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[8]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[7]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[6]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[5]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[4]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[3]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[2]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.058 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|burstcount_register_lint[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.840      ;
; 5.282 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_begintransfer            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.617      ;
; 5.282 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|first_burst_stalled          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.617      ;
; 5.282 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.622      ;
; 5.282 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_beginbursttransfer       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.617      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[12]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[11]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[10]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[9]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[8]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[7]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[6]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[5]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[4]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[3]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.316 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[2]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.582      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[22]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[20]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[19]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[18]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[17]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[16]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[15]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[14]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.338 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[13]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.562      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[0]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[1]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[2]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[3]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[0]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[1]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[2]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[3]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[4]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[5]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[6]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[7]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[8]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[9]                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[10]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[11]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[12]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[13]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[14]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[15]                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_SETUP                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[4]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_LOOP                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_DONE                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.372 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.472      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 4.452      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[9]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.442      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[10]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.442      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[11]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.442      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[12]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.442      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[13]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.442      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[14]                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.442      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[14]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 4.443      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[2]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.447      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.447      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.447      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.447      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.447      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.444      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.444      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[9]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 4.443      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[10]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 4.443      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[11]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 4.443      ;
; 5.373 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[12]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 4.443      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.918 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[2]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.086     ; 2.414      ;
; 7.918 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[0]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.086     ; 2.414      ;
; 7.933 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[4]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.057     ; 2.428      ;
; 7.933 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[6]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.057     ; 2.428      ;
; 7.933 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[7]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.057     ; 2.428      ;
; 7.942 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.067     ; 2.409      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.013 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.065     ; 2.340      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.263 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.074     ; 2.081      ;
; 8.310 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[5]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.064     ; 2.044      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.319 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.033      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.066     ; 2.031      ;
; 8.332 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.011      ;
; 8.332 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[8]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.075     ; 2.011      ;
; 8.389 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.380      ; 2.409      ;
; 8.725 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.340      ; 2.033      ;
; 8.725 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.340      ; 2.033      ;
; 8.919 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 1.427      ;
; 8.919 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 1.427      ;
; 8.919 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 1.427      ;
; 8.919 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 1.427      ;
; 8.919 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 1.427      ;
; 8.919 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.072     ; 1.427      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.981 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.932      ;
; 34.986 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.937      ;
; 34.986 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.937      ;
; 34.986 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.937      ;
; 34.986 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.937      ;
; 34.986 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.937      ;
; 34.991 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.106     ; 4.905      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.921      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.923      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.923      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.923      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.923      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.923      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.109     ; 4.900      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.109     ; 4.900      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.109     ; 4.900      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.923      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.109     ; 4.900      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.923      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.920      ;
; 34.993 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.109     ; 4.900      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 34.997 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.916      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.030 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.885      ;
; 35.037 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.878      ;
; 35.037 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.878      ;
; 35.037 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.878      ;
; 35.037 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.877      ;
; 35.037 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.878      ;
; 35.037 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.878      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][4]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][14]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][27]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][29]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][21]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.443 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 4.472      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.470      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|dout_reg                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.474      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.474      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.474      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.474      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.474      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirqena_reg                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.470      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|scanena_reg                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 4.470      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.474      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 4.474      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.473      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.473      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[20]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.473      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.473      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.473      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.473      ;
; 35.444 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.473      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                          ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 36.612 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.997      ;
; 36.612 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.997      ;
; 36.612 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.997      ;
; 36.612 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.997      ;
; 36.962 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.647      ;
; 36.962 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.647      ;
; 36.962 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.647      ;
; 36.962 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.647      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.965 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.646      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 36.990 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.620      ;
; 37.001 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.609      ;
; 37.004 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.605      ;
; 37.004 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.605      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.315 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.073     ; 2.296      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.340 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.270      ;
; 37.351 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.074     ; 2.259      ;
; 37.354 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.255      ;
; 37.354 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.075     ; 2.255      ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.053 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.072      ; 1.320      ;
; 1.127 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.501      ; 1.823      ;
; 1.127 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.501      ; 1.823      ;
; 1.392 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.544      ; 2.131      ;
; 1.533 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.070      ; 1.798      ;
; 1.533 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[8]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.070      ; 1.798      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[5]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 1.824      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.549 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.823      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.561 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.079      ; 1.835      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.580 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.071      ; 1.846      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.777 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.080      ; 2.052      ;
; 1.859 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.077      ; 2.131      ;
; 1.871 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[4]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.154      ;
; 1.871 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[6]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.154      ;
; 1.871 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[7]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.088      ; 2.154      ;
; 1.874 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[2]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.058      ; 2.127      ;
; 1.874 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[0]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.058      ; 2.127      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[10]                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[3]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[8]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[9]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.102 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[0]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.370      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.436 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 2.131      ;
; 1.551 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~portb_address_reg0                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 2.135      ;
; 1.799 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~portb_address_reg0                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.355      ; 2.384      ;
; 1.815 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~portb_address_reg0                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.356      ; 2.401      ;
; 1.832 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.352      ; 2.414      ;
; 1.864 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[4]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.131      ;
; 1.864 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[7]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.131      ;
; 1.864 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[5]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.131      ;
; 1.864 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[6]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.131      ;
; 1.864 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[1]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.131      ;
; 1.864 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[2]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.131      ;
; 2.049 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 2.803      ;
; 2.049 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 2.803      ;
; 2.049 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 2.803      ;
; 2.049 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 2.803      ;
; 2.049 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 2.803      ;
; 2.049 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 2.803      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.349      ;
; 2.093 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 2.777      ;
; 2.150 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.426      ;
; 2.150 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.426      ;
; 2.150 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.426      ;
; 2.150 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.426      ;
; 2.150 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.426      ;
; 2.150 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.426      ;
; 2.192 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.466      ;
; 2.192 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.466      ;
; 2.192 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.466      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_8d9:rdfull_reg|dffe14a[0]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[10]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.244 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.509      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.284 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.527      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[18]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[21]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[17]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[19]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[23]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[22]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[20]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.509 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[16]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.761      ;
; 2.510 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.774      ;
; 2.510 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.774      ;
; 2.510 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.774      ;
; 2.510 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.774      ;
; 2.511 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.774      ;
; 2.511 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.760      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                          ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.759 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.025      ;
; 1.759 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.025      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.769 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.036      ;
; 1.771 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.038      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 1.798 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.066      ;
; 2.065 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.331      ;
; 2.065 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.331      ;
; 2.065 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.331      ;
; 2.065 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.331      ;
; 2.094 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.360      ;
; 2.094 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.360      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.104 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.371      ;
; 2.106 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.373      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.133 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.401      ;
; 2.400 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.666      ;
; 2.400 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.666      ;
; 2.400 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.666      ;
; 2.400 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.666      ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[9]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.028      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][25]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[25]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[25]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.027      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[25]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.027      ;
; 3.771 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdatavalid                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.026      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|read_latency_shift_reg[0]             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 4.030      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[3]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 4.030      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 4.030      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 4.030      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 4.030      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.028      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.028      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 4.029      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.028      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.028      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.028      ;
; 3.772 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 4.028      ;
; 3.773 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[2]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.040      ;
; 3.773 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[1]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.040      ;
; 3.773 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[3]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.040      ;
; 3.773 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[0]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.040      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 4.027      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 4.027      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 4.027      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 4.027      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 4.027      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 4.027      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[16]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[16]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 4.028      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[8]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[8]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 4.029      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.041      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][28]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 4.027      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[28]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[28]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[12]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[12]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 4.026      ;
; 3.774 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.042      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
Worst Case Available Settling Time: 13.227 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 2.863  ; 0.000         ;
; sdrclk_out_clock                               ; 3.543  ; 0.000         ;
; sdram_clock                                    ; 5.748  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 6.690  ; 0.000         ;
; DVP_PCLK                                       ; 7.853  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.859 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 35.091 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.150 ; 0.000         ;
; DVP_PCLK                                       ; 0.154 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.192 ; 0.000         ;
; sdrclk_out_clock                               ; 1.232 ; 0.000         ;
; sdram_clock                                    ; 2.804 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 7.627  ; 0.000         ;
; DVP_PCLK                                       ; 9.177  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 37.446 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 38.175 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; DVP_PCLK                                       ; 0.489 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.508 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.845 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 1.873 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 3.765  ; 0.000         ;
; DVP_PCLK                                       ; 4.289  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.734  ; 0.000         ;
; CLOCK_50                                       ; 9.423  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 19.578 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.795 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.863 ; SDR_DQ[12]                                                                                                                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[12]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.312     ; 0.901      ;
; 2.863 ; SDR_DQ[11]                                                                                                                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[11]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.312     ; 0.901      ;
; 2.864 ; SDR_DQ[5]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[5]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.311     ; 0.901      ;
; 2.864 ; SDR_DQ[6]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[6]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.311     ; 0.901      ;
; 2.865 ; SDR_DQ[13]                                                                                                                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[13]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.310     ; 0.901      ;
; 2.865 ; SDR_DQ[10]                                                                                                                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[10]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.310     ; 0.901      ;
; 2.866 ; SDR_DQ[9]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[9]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.866 ; SDR_DQ[8]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[8]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.866 ; SDR_DQ[15]                                                                                                                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[15]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.866 ; SDR_DQ[14]                                                                                                                                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[14]                                                                                                                     ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.309     ; 0.901      ;
; 2.868 ; SDR_DQ[7]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[7]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.307     ; 0.901      ;
; 2.868 ; SDR_DQ[4]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[4]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.307     ; 0.901      ;
; 2.868 ; SDR_DQ[3]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[3]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.307     ; 0.901      ;
; 2.869 ; SDR_DQ[2]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[2]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.306     ; 0.901      ;
; 2.870 ; SDR_DQ[1]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[1]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.305     ; 0.901      ;
; 2.870 ; SDR_DQ[0]                                                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[0]                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.179        ; -0.305     ; 0.901      ;
; 5.911 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.971      ;
; 5.914 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.969      ;
; 5.965 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.915      ;
; 6.011 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.878      ;
; 6.014 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.876      ;
; 6.047 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.842      ;
; 6.049 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.840      ;
; 6.050 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.840      ;
; 6.052 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.838      ;
; 6.065 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.822      ;
; 6.092 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.797      ;
; 6.095 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.795      ;
; 6.101 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.786      ;
; 6.103 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.784      ;
; 6.104 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.785      ;
; 6.107 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.783      ;
; 6.123 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.766      ;
; 6.133 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.747      ;
; 6.135 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.747      ;
; 6.136 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.746      ;
; 6.138 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.745      ;
; 6.146 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.741      ;
; 6.158 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.731      ;
; 6.158 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[32]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.729      ;
; 6.161 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.720      ;
; 6.161 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.729      ;
; 6.164 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.718      ;
; 6.188 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 3.682      ;
; 6.189 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.691      ;
; 6.198 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.685      ;
; 6.201 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.747      ;
; 6.212 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[35]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.675      ;
; 6.215 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[41]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.664      ;
; 6.215 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.673      ;
; 6.218 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.671      ;
; 6.221 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.669      ;
; 6.229 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.654      ;
; 6.230 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.643      ;
; 6.230 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.643      ;
; 6.231 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.719      ;
; 6.233 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.654      ;
; 6.236 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.655      ;
; 6.236 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.653      ;
; 6.237 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.654      ;
; 6.243 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 3.627      ;
; 6.248 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.644      ;
; 6.251 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.637      ;
; 6.257 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.679      ;
; 6.257 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.679      ;
; 6.257 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.679      ;
; 6.257 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[31]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.632      ;
; 6.260 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[31]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.630      ;
; 6.261 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.635      ;
; 6.263 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.680      ;
; 6.263 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[2]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.680      ;
; 6.263 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[5]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.680      ;
; 6.263 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[1]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.680      ;
; 6.263 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.680      ;
; 6.263 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[6]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.680      ;
; 6.263 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[4]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.680      ;
; 6.269 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.618      ;
; 6.271 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.616      ;
; 6.272 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[29]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.615      ;
; 6.272 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.678      ;
; 6.272 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.678      ;
; 6.272 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.678      ;
; 6.272 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.617      ;
; 6.274 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.615      ;
; 6.279 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.610      ;
; 6.282 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[27]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.599      ;
; 6.282 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[33]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.608      ;
; 6.284 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.598      ;
; 6.285 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[27]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.597      ;
; 6.287 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[39]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.596      ;
; 6.288 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.589      ;
; 6.296 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.586      ;
; 6.296 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[37]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.592      ;
; 6.297 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.592      ;
; 6.298 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[28]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.583      ;
; 6.298 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[34]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.592      ;
; 6.299 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][95]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[3]               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.649      ;
; 6.299 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[42]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.584      ;
; 6.300 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[30]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.590      ;
; 6.301 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[28]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.581      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 3.543 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 1.926      ; 3.383      ;
; 8.533 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 1.926      ; 3.393      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                              ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 5.748 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.076      ; 2.559      ;
; 5.748 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.076      ; 2.559      ;
; 5.752 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.080      ; 2.559      ;
; 5.752 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.080      ; 2.559      ;
; 5.909 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.060      ; 2.382      ;
; 5.910 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.061      ; 2.382      ;
; 5.910 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.061      ; 2.382      ;
; 5.910 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.061      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.913 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.064      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.915 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.382      ;
; 5.916 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.067      ; 2.382      ;
; 5.916 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.067      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.918 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.382      ;
; 5.919 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.382      ;
; 5.919 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.382      ;
; 5.920 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.382      ;
; 5.920 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.382      ;
; 5.921 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.072      ; 2.382      ;
; 5.921 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.072      ; 2.382      ;
; 5.923 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.078      ; 2.386      ;
; 5.924 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.079      ; 2.386      ;
; 5.925 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.080      ; 2.386      ;
; 5.929 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.084      ; 2.386      ;
; 5.929 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.084      ; 2.386      ;
; 6.075 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.063      ; 2.219      ;
; 6.075 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.063      ; 2.219      ;
; 6.077 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.065      ; 2.219      ;
; 6.077 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.065      ; 2.219      ;
; 6.077 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.065      ; 2.219      ;
; 6.078 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.066      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.080 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.068      ; 2.219      ;
; 6.081 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.219      ;
; 6.081 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.069      ; 2.219      ;
; 6.082 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.219      ;
; 6.082 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.070      ; 2.219      ;
; 6.083 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.219      ;
; 6.083 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.821        ; 0.071      ; 2.219      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.690 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.054     ; 0.990      ;
; 6.723 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.055     ; 0.907      ;
; 6.760 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.052     ; 0.922      ;
; 6.783 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.059     ; 0.892      ;
; 6.796 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.054     ; 1.025      ;
; 6.821 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.056     ; 0.857      ;
; 6.850 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.056     ; 0.828      ;
; 6.856 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.055     ; 0.965      ;
; 6.899 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.055     ; 0.921      ;
; 6.909 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.055     ; 0.911      ;
; 6.910 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.053     ; 0.912      ;
; 6.938 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.040     ; 0.945      ;
; 6.940 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.040     ; 0.943      ;
; 6.944 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.060     ; 0.871      ;
; 6.955 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.039     ; 0.929      ;
; 6.962 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.039     ; 0.922      ;
; 6.969 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.039     ; 0.915      ;
; 6.992 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.898      ;
; 6.992 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.898      ;
; 6.992 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.898      ;
; 6.996 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.894      ;
; 6.996 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.894      ;
; 6.996 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.894      ;
; 6.996 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.894      ;
; 6.996 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.033     ; 0.894      ;
; 7.085 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.800      ;
; 7.088 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.797      ;
; 7.089 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.796      ;
; 7.090 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.795      ;
; 7.091 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.794      ;
; 7.091 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.794      ;
; 7.092 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.040     ; 0.791      ;
; 7.098 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.040     ; 0.785      ;
; 7.098 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.040     ; 0.785      ;
; 7.100 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.785      ;
; 7.102 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.038     ; 0.783      ;
; 7.104 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.733      ;
; 7.106 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.731      ;
; 7.106 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.731      ;
; 7.112 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.725      ;
; 7.112 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.725      ;
; 7.113 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.724      ;
; 7.114 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.723      ;
; 7.114 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.723      ;
; 7.114 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 0.724      ;
; 7.115 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.722      ;
; 7.115 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.722      ;
; 7.115 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.060     ; 0.510      ;
; 7.116 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.721      ;
; 7.116 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.721      ;
; 7.118 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.719      ;
; 7.120 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.060     ; 0.505      ;
; 7.121 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.716      ;
; 7.185 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 0.653      ;
; 7.191 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.646      ;
; 7.191 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.646      ;
; 7.200 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 0.638      ;
; 7.201 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.636      ;
; 7.202 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 0.636      ;
; 7.203 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.634      ;
; 7.212 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.625      ;
; 7.213 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.624      ;
; 7.214 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.623      ;
; 7.214 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.085     ; 0.624      ;
; 7.216 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.621      ;
; 7.230 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.607      ;
; 7.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.606      ;
; 7.244 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.086     ; 0.593      ;
; 7.247 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.640      ;
; 7.249 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.638      ;
; 7.249 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.638      ;
; 7.251 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.636      ;
; 7.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.632      ;
; 7.280 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.060     ; 0.536      ;
; 7.291 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.060     ; 0.525      ;
; 7.295 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.592      ;
; 7.357 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.529      ;
; 7.373 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.513      ;
; 7.375 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.511      ;
; 7.376 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.510      ;
; 7.376 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.511      ;
; 7.377 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.509      ;
; 7.436 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.450      ;
; 7.437 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.449      ;
; 7.437 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.449      ;
; 7.437 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.036     ; 0.450      ;
; 7.437 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.449      ;
; 7.438 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.448      ;
; 7.438 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.448      ;
; 7.438 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.448      ;
; 7.438 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.448      ;
; 7.438 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.448      ;
; 7.438 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.448      ;
; 7.438 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.448      ;
; 7.439 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.447      ;
; 7.439 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.447      ;
; 7.439 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.447      ;
; 7.439 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.447      ;
; 7.440 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.446      ;
; 7.440 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 7.936        ; -0.037     ; 0.446      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.853 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.524      ;
; 7.854 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.523      ;
; 7.889 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.488      ;
; 7.890 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.487      ;
; 7.960 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.417      ;
; 7.969 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.408      ;
; 7.970 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.407      ;
; 7.970 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.407      ;
; 7.971 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.406      ;
; 7.989 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.193      ;
; 7.990 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.192      ;
; 7.994 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.188      ;
; 7.995 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.187      ;
; 7.996 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.381      ;
; 8.023 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.354      ;
; 8.024 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.353      ;
; 8.056 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.321      ;
; 8.057 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.320      ;
; 8.059 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.318      ;
; 8.060 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.317      ;
; 8.069 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.308      ;
; 8.070 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.307      ;
; 8.076 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.301      ;
; 8.077 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.300      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.079 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.288      ;
; 8.096 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.086      ;
; 8.101 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.081      ;
; 8.103 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.265      ;
; 8.103 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.265      ;
; 8.103 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.265      ;
; 8.103 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.265      ;
; 8.103 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.265      ;
; 8.117 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.260      ;
; 8.117 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.251      ;
; 8.117 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.251      ;
; 8.117 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.251      ;
; 8.117 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.251      ;
; 8.117 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.251      ;
; 8.125 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.252      ;
; 8.126 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.251      ;
; 8.132 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.245      ;
; 8.133 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.244      ;
; 8.139 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.238      ;
; 8.140 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.237      ;
; 8.140 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.237      ;
; 8.141 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.236      ;
; 8.153 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.224      ;
; 8.159 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.023      ;
; 8.160 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.022      ;
; 8.163 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                        ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.214      ;
; 8.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.018      ;
; 8.165 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.221     ; 2.017      ;
; 8.176 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.201      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                               ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 2.190      ;
; 8.188 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.382      ;
; 8.188 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.145      ; 2.382      ;
; 8.190 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.148      ; 2.383      ;
; 8.192 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.151      ; 2.384      ;
; 8.192 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.151      ; 2.384      ;
; 8.194 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.154      ; 2.385      ;
; 8.194 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.183      ;
; 8.195 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.026     ; 2.182      ;
; 8.200 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.168      ;
; 8.201 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.167      ;
; 8.201 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.167      ;
; 8.201 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.167      ;
; 8.201 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.167      ;
; 8.201 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.167      ;
; 8.209 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.159      ;
; 8.209 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.159      ;
; 8.209 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.159      ;
; 8.209 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.159      ;
; 8.209 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.035     ; 2.159      ;
; 8.212 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0 ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.153      ; 2.366      ;
; 8.212 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_we_reg       ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.153      ; 2.366      ;
; 8.214 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.156      ; 2.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.859 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.091      ;
; 34.859 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.091      ;
; 34.859 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.091      ;
; 34.859 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.091      ;
; 34.859 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.091      ;
; 34.859 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.091      ;
; 34.859 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.091      ;
; 34.860 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.090      ;
; 34.860 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.090      ;
; 34.860 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.090      ;
; 34.860 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.090      ;
; 34.860 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.090      ;
; 34.860 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.090      ;
; 34.860 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.090      ;
; 34.870 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.083      ;
; 34.870 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.083      ;
; 34.870 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.083      ;
; 34.870 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.083      ;
; 34.870 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.083      ;
; 34.870 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.083      ;
; 34.870 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.083      ;
; 34.871 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.082      ;
; 34.871 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.082      ;
; 34.871 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.082      ;
; 34.871 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.082      ;
; 34.871 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.082      ;
; 34.871 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.082      ;
; 34.871 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 5.082      ;
; 34.946 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.004      ;
; 34.946 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.004      ;
; 34.946 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.004      ;
; 34.946 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.004      ;
; 34.946 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.004      ;
; 34.946 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.004      ;
; 34.946 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 5.004      ;
; 34.957 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.996      ;
; 34.957 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.996      ;
; 34.957 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.996      ;
; 34.957 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.996      ;
; 34.957 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.996      ;
; 34.957 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.996      ;
; 34.957 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.996      ;
; 35.003 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 4.947      ;
; 35.003 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 4.947      ;
; 35.003 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 4.947      ;
; 35.003 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 4.947      ;
; 35.003 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 4.947      ;
; 35.003 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 4.947      ;
; 35.003 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 4.947      ;
; 35.014 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.939      ;
; 35.014 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.939      ;
; 35.014 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.939      ;
; 35.014 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.939      ;
; 35.014 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.939      ;
; 35.014 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.939      ;
; 35.014 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.939      ;
; 35.030 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.923      ;
; 35.030 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.923      ;
; 35.030 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.923      ;
; 35.030 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.923      ;
; 35.030 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.923      ;
; 35.030 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.923      ;
; 35.030 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.923      ;
; 35.031 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.922      ;
; 35.031 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.922      ;
; 35.031 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.922      ;
; 35.031 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.922      ;
; 35.031 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.922      ;
; 35.031 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.922      ;
; 35.031 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.922      ;
; 35.117 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.836      ;
; 35.117 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.836      ;
; 35.117 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.836      ;
; 35.117 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.836      ;
; 35.117 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.836      ;
; 35.117 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.836      ;
; 35.117 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 4.836      ;
; 35.120 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.835      ;
; 35.120 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.835      ;
; 35.120 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.835      ;
; 35.120 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.835      ;
; 35.120 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.835      ;
; 35.120 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.835      ;
; 35.120 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.835      ;
; 35.121 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.834      ;
; 35.121 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.834      ;
; 35.121 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.834      ;
; 35.121 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.834      ;
; 35.121 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.834      ;
; 35.121 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.834      ;
; 35.121 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 4.834      ;
; 35.144 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.810      ;
; 35.144 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.810      ;
; 35.144 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.810      ;
; 35.144 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.810      ;
; 35.144 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.810      ;
; 35.144 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.810      ;
; 35.144 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.810      ;
; 35.145 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.809      ;
; 35.145 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4] ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 4.809      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 35.091 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 4.544      ;
; 35.138 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 4.497      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.165 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[0]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.004      ; 4.508      ;
; 35.228 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 4.404      ;
; 35.247 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 4.388      ;
; 35.275 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 4.357      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[3]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.286 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[5]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.383      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.290 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[4]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.379      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[7]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.291 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[6]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.378      ;
; 35.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 4.341      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.312 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[2]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.357      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.314 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7] ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|gout_reg[1]                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.000      ; 4.355      ;
; 35.331 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 4.304      ;
; 35.468 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 4.164      ;
; 35.487 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 4.148      ;
; 35.487 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 4.148      ;
; 35.537 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.035     ; 4.097      ;
; 35.603 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 4.029      ;
; 35.603 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 4.029      ;
; 35.622 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.035     ; 4.012      ;
; 35.624 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 4.008      ;
; 35.642 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.030     ; 3.997      ;
; 35.643 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 3.992      ;
; 35.650 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 3.982      ;
; 35.650 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 3.982      ;
; 35.664 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.030     ; 3.975      ;
; 35.700 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.031     ; 3.938      ;
; 35.700 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.031     ; 3.938      ;
; 35.757 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 3.875      ;
; 35.790 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.030     ; 3.849      ;
; 35.793 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.030     ; 3.846      ;
; 35.804 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 3.828      ;
; 35.811 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.030     ; 3.828      ;
; 35.814 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.036     ; 3.819      ;
; 35.815 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.030     ; 3.824      ;
; 35.843 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 3.789      ;
; 35.843 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 3.789      ;
; 35.851 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.035     ; 3.783      ;
; 35.851 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.031     ; 3.787      ;
; 35.851 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.031     ; 3.787      ;
; 35.889 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.034     ; 3.746      ;
; 35.894 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.030     ; 3.745      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.150 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[1]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[2]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[3]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[5]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[6]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[7]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|rd_ptr[4]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.159 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|outdata_reg[2]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.483      ;
; 0.161 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|wr_ptr[6]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.484      ;
; 0.166 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|wr_ptr[0]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|wr_ptr[7]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[2]                                                                                                                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.489      ;
; 0.170 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[6]                                                                                                                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.492      ;
; 0.171 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[0]                                                                                                                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.493      ;
; 0.171 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[3]                                                                                                                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.493      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[8]                                                                                                                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.502      ;
; 0.183 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|wr_ptr[4]                                                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[1]                                                                                                                                                              ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~porta_address_reg0                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.506      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[3]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000001                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_next.010000000                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_count[2]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|ack_refresh_request                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000100000                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000100                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|refresh_request                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[0]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[1]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entries[1]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|rd_address                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|wr_address                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][95]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                                                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[2]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_cmd[1]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|init_done                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|init_done                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.101                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.101                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.101                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[2]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[2]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[0]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[0]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[1]                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_count[1]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_next.000                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.011                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.011                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.000                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_begintransfer                                                                                            ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|end_begintransfer                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                                                                                 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_EXTRA                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[3]                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[3]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[1]                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[1]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[2]                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[2]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[0]                                                                    ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|byteenable[0]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR3                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR2                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_ADDR1                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE2                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.GET_SIZE1                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                       ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|received_esc                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.485      ;
; 0.164 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.495      ;
; 0.174 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.505      ;
; 0.184 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.515      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.316      ;
; 0.200 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.320      ;
; 0.206 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.221      ; 0.513      ;
; 0.208 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.328      ;
; 0.215 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.337      ;
; 0.247 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.585      ;
; 0.251 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.371      ;
; 0.254 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.585      ;
; 0.265 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.596      ;
; 0.266 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.387      ;
; 0.269 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.600      ;
; 0.272 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.602      ;
; 0.272 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.611      ;
; 0.274 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.612      ;
; 0.279 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.221      ; 0.586      ;
; 0.285 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.617      ;
; 0.293 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.629      ;
; 0.295 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.630      ;
; 0.296 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.627      ;
; 0.297 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.418      ;
; 0.301 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.639      ;
; 0.302 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.637      ;
; 0.302 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.640      ;
; 0.302 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.640      ;
; 0.303 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.641      ;
; 0.308 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.650      ;
; 0.320 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.650      ;
; 0.320 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.445      ;
; 0.333 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.453      ;
; 0.336 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.666      ;
; 0.336 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.457      ;
; 0.342 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.677      ;
; 0.342 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.463      ;
; 0.347 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.040      ; 0.491      ;
; 0.389 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; -0.157     ; 0.316      ;
; 0.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.510      ;
; 0.392 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.513      ;
; 0.394 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.515      ;
; 0.402 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.733      ;
; 0.405 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.735      ;
; 0.410 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.748      ;
; 0.416 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.535      ;
; 0.417 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.027      ; 0.528      ;
; 0.419 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.754      ;
; 0.420 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.026      ; 0.530      ;
; 0.420 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.541      ;
; 0.426 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.231      ; 0.761      ;
; 0.431 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.227      ; 0.762      ;
; 0.433 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.763      ;
; 0.434 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.027      ; 0.545      ;
; 0.437 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.026      ; 0.547      ;
; 0.438 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.026      ; 0.548      ;
; 0.440 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[1]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.304      ; 0.848      ;
; 0.440 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.226      ; 0.770      ;
; 0.444 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.026      ; 0.554      ;
; 0.447 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.567      ;
; 0.451 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.026      ; 0.561      ;
; 0.459 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~porta_address_reg0    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.234      ; 0.797      ;
; 0.471 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.592      ;
; 0.491 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.037      ; 0.612      ;
; 0.492 ; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[2]                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~porta_datain_reg0     ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.296      ; 0.892      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                     ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                      ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                      ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|irqreq_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][114]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][83]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                          ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                      ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_STOP                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                            ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|txdara_reg[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_IDLE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                          ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|ready_reg                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                              ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|waitreq_reg                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_WAIT                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_HOLD                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                               ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET0                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                    ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|execution_reg                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[28]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[12]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[0]                                                                                                                                                   ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[18]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[18]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]                                                                                                                                               ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                             ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[7]                                                                                   ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[19]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[19]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[26]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                               ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                               ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[0]                                                                                                                                                  ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                                                        ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[14]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[10]                                                                                 ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[2]                                                                                  ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                                                              ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|mem[0][83]                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[17]                                                                     ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_DONE                                                                                                                     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|iostart_req_reg                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.323      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scan_in_reg                                                  ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[4]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[4]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg        ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[2]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[3]                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[2]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[2]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[6]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[6]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[1]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[2]                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|validdelay_reg[1]                                           ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.213 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.494      ;
; 0.213 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.494      ;
; 0.214 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.495      ;
; 0.221 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[3]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.502      ;
; 0.225 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.507      ;
; 0.228 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.509      ;
; 0.230 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.511      ;
; 0.232 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.513      ;
; 0.236 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.517      ;
; 0.240 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a9~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.521      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]       ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[9]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[9]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[5]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                  ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.281 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[9]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[7]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[9]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[5]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[2]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[8]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[2]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[2]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[6]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.314 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                    ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                   ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[1]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[6]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[8]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[5]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[4]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[9]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.332 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.454      ;
; 0.333 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.335 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[8]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qout_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.337 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_in_reg[7]       ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|y_hold_reg[7]                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.340 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[7]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.356 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[4]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.638      ;
; 0.358 ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[7]                                            ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.640      ;
; 0.362 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[6]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qout_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12]                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.365 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qout_reg[0]                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.192 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.227 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.348      ;
; 0.228 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.350      ;
; 0.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.352      ;
; 0.233 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.354      ;
; 0.251 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.484      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.484      ;
; 0.296 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.484      ;
; 0.297 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.485      ;
; 0.297 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.085      ; 0.484      ;
; 0.297 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.310 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.498      ;
; 0.315 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.503      ;
; 0.324 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.512      ;
; 0.324 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.512      ;
; 0.330 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.518      ;
; 0.332 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.520      ;
; 0.349 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.537      ;
; 0.358 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.546      ;
; 0.359 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.547      ;
; 0.362 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.483      ;
; 0.366 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.085      ; 0.553      ;
; 0.377 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.499      ;
; 0.398 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.458      ;
; 0.401 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.461      ;
; 0.406 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.594      ;
; 0.408 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.596      ;
; 0.408 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.596      ;
; 0.408 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.596      ;
; 0.409 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.597      ;
; 0.409 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.597      ;
; 0.409 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.597      ;
; 0.409 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.531      ;
; 0.410 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.598      ;
; 0.410 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.598      ;
; 0.410 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.598      ;
; 0.412 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.600      ;
; 0.412 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.085      ; 0.599      ;
; 0.413 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.535      ;
; 0.414 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.536      ;
; 0.415 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.475      ;
; 0.416 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.538      ;
; 0.417 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.605      ;
; 0.418 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.606      ;
; 0.420 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.086      ; 0.608      ;
; 0.436 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.496      ;
; 0.545 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.664      ;
; 0.546 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.665      ;
; 0.548 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.666      ;
; 0.548 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.666      ;
; 0.553 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.673      ;
; 0.553 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.671      ;
; 0.553 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.673      ;
; 0.554 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.674      ;
; 0.555 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.675      ;
; 0.555 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.675      ;
; 0.558 ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.678      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 1.232 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 2.046      ; 3.278      ;
; 6.221 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 2.046      ; 3.267      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                               ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 2.804 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 1.950      ;
; 2.804 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 1.950      ;
; 2.805 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 1.950      ;
; 2.805 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 1.950      ;
; 2.806 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 1.950      ;
; 2.806 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.807 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.262      ; 1.950      ;
; 2.809 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 1.950      ;
; 2.809 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 1.950      ;
; 2.809 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 1.950      ;
; 2.810 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.259      ; 1.950      ;
; 2.811 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 1.950      ;
; 2.811 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 1.950      ;
; 2.996 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.266      ; 2.143      ;
; 2.996 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.266      ; 2.143      ;
; 2.997 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 2.143      ;
; 2.997 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.265      ; 2.143      ;
; 2.998 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 2.143      ;
; 2.998 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.264      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 2.999 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.263      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.001 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.261      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.002 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.260      ; 2.143      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.277      ; 2.161      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.277      ; 2.161      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.259      ; 2.143      ;
; 3.003 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.259      ; 2.143      ;
; 3.004 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 2.143      ;
; 3.004 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.258      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.255      ; 2.143      ;
; 3.007 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.273      ; 2.161      ;
; 3.008 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.272      ; 2.161      ;
; 3.009 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.271      ; 2.161      ;
; 3.187 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.273      ; 2.341      ;
; 3.187 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.273      ; 2.341      ;
; 3.190 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.270      ; 2.341      ;
; 3.190 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.179       ; 0.270      ; 2.341      ;
+-------+-----------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.627 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_DONE                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.276      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[0]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[1]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[2]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[3]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[3]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[4]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[5]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[6]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[7]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[8]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[9]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[10]                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[11]                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[12]                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[13]                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[14]                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|chunkcount_reg[15]                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_SETUP                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[4]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_LOOP                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|write_reg                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.275      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 2.266      ;
; 7.628 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[7]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 2.259      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[9]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[10]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[11]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[12]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[13]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[14]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[14]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[2]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.261      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[3]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.261      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[4]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.261      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[5]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.261      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[6]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.261      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[8]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 2.258      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[9]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[10]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[11]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[12]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[13]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[15]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[15]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[16]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[16]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[17]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[17]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[18]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[18]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[19]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[19]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[20]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[20]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[21]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[21]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[22]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[22]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[23]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[23]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[24]                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.256      ;
; 7.629 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[24]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 2.257      ;
; 7.635 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[0]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.268      ;
; 7.635 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[1]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.268      ;
; 7.635 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|fsync_in_reg[2]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.268      ;
; 7.635 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[0]                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.268      ;
; 7.635 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|exec_in_reg[1]                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.268      ;
; 7.635 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_IDLE                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.268      ;
; 7.635 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|done_reg                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.268      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_lstart_reg[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.266      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_lstart_reg[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.266      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.DATA_READ                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[2]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[3]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[4]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[5]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[6]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[7]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[8]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.267      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.266      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.266      ;
; 7.636 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.266      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[24] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[23] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[22] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[21] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[20] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[19] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[18] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[17] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[16] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
; 7.665 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.265      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[2]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.045     ; 1.181      ;
; 9.177 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[0]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.045     ; 1.181      ;
; 9.178 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[4]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.024     ; 1.201      ;
; 9.178 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[6]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.024     ; 1.201      ;
; 9.178 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[7]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.024     ; 1.201      ;
; 9.193 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.030     ; 1.180      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.242 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.027     ; 1.134      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.363 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.028     ; 1.012      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.371 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.029     ; 1.003      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.374 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.037     ; 0.992      ;
; 9.377 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[5]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.033     ; 0.993      ;
; 9.387 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.164      ; 1.180      ;
; 9.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.038     ; 0.975      ;
; 9.390 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[8]                                           ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.038     ; 0.975      ;
; 9.550 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.150      ; 1.003      ;
; 9.550 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; 0.150      ; 1.003      ;
; 9.664 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.703      ;
; 9.664 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.703      ;
; 9.664 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.703      ;
; 9.664 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.703      ;
; 9.664 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.703      ;
; 9.664 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 10.416       ; -0.036     ; 0.703      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.501      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.501      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.501      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.501      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.496      ;
; 37.446 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.501      ;
; 37.452 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.487      ;
; 37.452 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.487      ;
; 37.452 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.487      ;
; 37.452 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.487      ;
; 37.452 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.487      ;
; 37.452 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.487      ;
; 37.452 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.487      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.491      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 2.475      ;
; 37.453 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.489      ;
; 37.454 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 2.472      ;
; 37.454 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 2.472      ;
; 37.454 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 2.472      ;
; 37.454 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 2.472      ;
; 37.454 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 2.472      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.461 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.482      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.473 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.471      ;
; 37.479 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.464      ;
; 37.481 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.464      ;
; 37.481 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.464      ;
; 37.481 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.464      ;
; 37.481 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.464      ;
; 37.481 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.464      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 2.272      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.275      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|dout_reg                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[16]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16]                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_write                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][113]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][113]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[8]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18]                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10]                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11]                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_waitrequest                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 2.277      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[0]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.276      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
; 37.669 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.274      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                          ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 38.175 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.455      ;
; 38.175 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.455      ;
; 38.175 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.455      ;
; 38.175 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.455      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.330 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.302      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.342 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.289      ;
; 38.343 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.288      ;
; 38.348 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.283      ;
; 38.348 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.283      ;
; 38.376 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.254      ;
; 38.376 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.254      ;
; 38.376 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.254      ;
; 38.376 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.039     ; 1.254      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.531 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.037     ; 1.101      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.543 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.088      ;
; 38.544 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.087      ;
; 38.549 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.082      ;
; 38.549 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; -0.038     ; 1.082      ;
+--------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DVP_PCLK'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.489 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.036      ; 0.609      ;
; 0.544 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.230      ; 0.858      ;
; 0.544 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.230      ; 0.858      ;
; 0.675 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.244      ; 1.003      ;
; 0.721 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[3]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.034      ; 0.839      ;
; 0.721 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[8]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.034      ; 0.839      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[4]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[11]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[12]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[10]                                                  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[8]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[7]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[5]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[2]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[3]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[1]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[0]                                                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[1]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[10]                                          ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[9]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.035      ; 0.842      ;
; 0.728 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[5]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.039      ; 0.851      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[9]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[8]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.730 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[10] ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.044      ; 0.858      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[4]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[2]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[5]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[6]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[1]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[0]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.733 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe20a[3]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.045      ; 0.862      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.839 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.046      ; 0.969      ;
; 0.876 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19|dffe21a[7]  ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.043      ; 1.003      ;
; 0.891 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[4]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.048      ; 1.023      ;
; 0.891 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[6]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.048      ; 1.023      ;
; 0.891 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[7]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.048      ; 1.023      ;
; 0.900 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[2]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.027      ; 1.011      ;
; 0.900 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|delayed_wrptr_g[0]                                           ; DVP_PCLK     ; DVP_PCLK    ; 0.000        ; 0.027      ; 1.011      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[10]                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[3]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[8]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[9]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[0]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.628      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.694 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.002      ;
; 0.716 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a2~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.005      ;
; 0.845 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 1.135      ;
; 0.855 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a0~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 1.146      ;
; 0.862 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.150      ;
; 0.882 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[4]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[7]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[5]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[6]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[1]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|rdptr_g[2]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.002      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 0.986 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.113      ;
; 1.025 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.155      ;
; 1.025 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.155      ;
; 1.025 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.155      ;
; 1.025 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.155      ;
; 1.025 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.155      ;
; 1.025 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.155      ;
; 1.039 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.370      ;
; 1.039 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.370      ;
; 1.039 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.370      ;
; 1.039 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.370      ;
; 1.039 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.370      ;
; 1.039 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.370      ;
; 1.052 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.180      ;
; 1.052 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.180      ;
; 1.052 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.180      ;
; 1.055 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|command[4]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 1.350      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_8d9:rdfull_reg|dffe14a[0]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[10]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.081 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.199      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.111 ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                           ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[0]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[1]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[2]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[3]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[4]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[5]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[6]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[8]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[9]                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[10]                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.233 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[11]                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.355      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.349      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.349      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[19]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.349      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.349      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.349      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.355      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[1]                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.355      ;
; 1.234 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[2]                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.355      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                          ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.845 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.965      ;
; 0.848 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.857 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.958 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.078      ;
; 0.961 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.080      ;
; 0.961 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.080      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.964 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.084      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.970 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.090      ;
; 0.988 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.107      ;
; 0.988 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.107      ;
; 0.988 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.107      ;
; 0.988 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[1] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.107      ;
; 1.101 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.220      ;
; 1.101 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.220      ;
; 1.101 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.220      ;
; 1.101 ; c4e_dvp_core:u2|peridot_vga:vga|cdb_reset_reg[0] ; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.220      ;
+-------+--------------------------------------------------+------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[16]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[16]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[9]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[30]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[31]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[15]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[22]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[14]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[12]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[2]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.993      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[1]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.993      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[3]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.993      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_led:led|data_out[0]                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.993      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fsync_in_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.990      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[28]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[28]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[28]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[12]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[12]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|done_in_reg[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][22]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[22]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[22]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[22]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[6]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[7]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][23]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[23]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[23]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[23]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][15]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[15]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[15]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[15]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][19]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][3]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.987      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[9]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.992      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[1]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[29]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[5]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.994      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_io_reg.STATE_IO_SET1                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 1.988      ;
; 1.873 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.989      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.988      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.988      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.988      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.988      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.988      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.988      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[24]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.993      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator|av_readdata_pre[8]                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.994      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[8]                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.994      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.990      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.990      ;
; 1.874 ; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 1.990      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
Worst Case Available Settling Time: 16.833 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 1.042  ; 0.150 ; 4.774    ; 0.489   ; 3.683               ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  DVP_PCLK                                       ; 4.657  ; 0.154 ; 7.740    ; 0.489   ; 4.289               ;
;  sdram_clock                                    ; 3.140  ; 2.804 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 2.044  ; 1.232 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; 1.042  ; 0.150 ; 4.774    ; 0.508   ; 4.672               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 28.008 ; 0.186 ; 34.605   ; 1.873   ; 19.715              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 29.330 ; 0.186 ; 36.399   ; 0.845   ; 19.372              ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 5.073  ; 0.192 ; N/A      ; N/A     ; 3.683               ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  DVP_PCLK                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sdram_clock                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WSLED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------+
; Input Transition Times                                         ;
+-------------+--------------+-----------------+-----------------+
; Pin         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------+--------------+-----------------+-----------------+
; EPCS_DATA0  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_C  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_D  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_PCLK    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_VSYNC   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_HREF    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[4] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[5] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[6] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[7] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; WSLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; WSLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; DVP_XCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_CLOCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; WSLED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; USER_LED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDR_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; DVP_SCCB_C     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DVP_SCCB_D     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GROVE1_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GROVE2_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; RESERVED_GND1  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 1323     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; DVP_PCLK                                       ; 11       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1        ; 1        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 66688    ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 136      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 47       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 16363    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 42021    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 95       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 1323     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; DVP_PCLK                                       ; 11       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1        ; 1        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 66688    ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 136      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; DVP_PCLK                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 47       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 16363    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 42021    ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 95       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 63       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; DVP_PCLK                                       ; 2        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1067     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 93       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 424      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; DVP_PCLK                                       ; DVP_PCLK                                       ; 63       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; DVP_PCLK                                       ; 2        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1067     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 93       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 424      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
;                                                ; sdram_clock                                    ; Virtual   ; Constrained ;
;                                                ; sdrclk_out_clock                               ; Virtual   ; Constrained ;
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; DVP_PCLK                                       ; DVP_PCLK                                       ; Base      ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DVP_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_HREF    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_VSYNC   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; DVP_SCCB_C     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_SCCB_D     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_XCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DVP_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_DATA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_HREF    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_VSYNC   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; DVP_SCCB_C     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_SCCB_D     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DVP_XCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 02 21:15:23 2023
Info: Command: quartus_sta dvp_capture -c dvp_capture
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_puh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a* 
    Info (332165): Entity peridot_vga
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|cdb_reset_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_fstart_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_lstart_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_topaddr_reg[*]}]
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/peridot_cam.sdc'
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -120.00 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[1]} {u0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[2]} {u0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[3]} {u0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 63 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.042               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.044               0.000 sdrclk_out_clock 
    Info (332119):     3.140               0.000 sdram_clock 
    Info (332119):     4.657               0.000 DVP_PCLK 
    Info (332119):     5.073               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    28.008               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    29.330               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.423               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.439               0.000 DVP_PCLK 
    Info (332119):     0.452               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.452               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.464               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.635               0.000 sdrclk_out_clock 
    Info (332119):     4.632               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 4.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.774               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.740               0.000 DVP_PCLK 
    Info (332119):    34.605               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.399               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.148               0.000 DVP_PCLK 
    Info (332119):     1.193               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.963               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.194               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.685               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.698               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.828               0.000 DVP_PCLK 
    Info (332119):     9.832               0.000 CLOCK_50 
    Info (332119):    19.372               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.716               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
    Info (332114): Worst Case Available Settling Time: 12.676 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.467               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.245               0.000 sdrclk_out_clock 
    Info (332119):     3.675               0.000 sdram_clock 
    Info (332119):     4.961               0.000 DVP_PCLK 
    Info (332119):     5.218               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    28.744               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    29.896               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 DVP_PCLK 
    Info (332119):     0.401               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.416               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.503               0.000 sdrclk_out_clock 
    Info (332119):     4.345               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 5.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.034               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.918               0.000 DVP_PCLK 
    Info (332119):    34.981               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.612               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.053               0.000 DVP_PCLK 
    Info (332119):     1.102               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.759               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.771               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.683               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.672               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.885               0.000 DVP_PCLK 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    19.391               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.715               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
    Info (332114): Worst Case Available Settling Time: 13.227 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.863               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.543               0.000 sdrclk_out_clock 
    Info (332119):     5.748               0.000 sdram_clock 
    Info (332119):     6.690               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.853               0.000 DVP_PCLK 
    Info (332119):    34.859               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    35.091               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.154               0.000 DVP_PCLK 
    Info (332119):     0.186               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.192               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.232               0.000 sdrclk_out_clock 
    Info (332119):     2.804               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 7.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.627               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.177               0.000 DVP_PCLK 
    Info (332119):    37.446               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    38.175               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 DVP_PCLK 
    Info (332119):     0.508               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.845               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.873               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.765               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.289               0.000 DVP_PCLK 
    Info (332119):     4.734               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    19.578               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.795               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
    Info (332114): Worst Case Available Settling Time: 16.833 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Mon Jan 02 21:15:29 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


