(ns rtl.hdl
  "HDL modeling: Verilog/VHDL AST, port/signal types, basic parsing.
  Restored from kami-rtl's `hdl` module (kami-engine/kami-rtl/src/lib.rs,
  deleted PR #82). AST nodes are plain EDN maps/keywords rather than Rust
  enums — e.g. an `RtlExpr` is `{:kind :literal :value n}` /
  `{:kind :signal :name s}` / `{:kind :binary-op :op :and :lhs .. :rhs ..}` /
  etc., matching the original enum's variants 1:1."
  (:require [clojure.string :as str]))

(defn bit-range [msb lsb] {:msb msb :lsb lsb})
(defn bit-range-width [{:keys [msb lsb]}] (inc (- msb lsb)))
(defn bit-range-single [] (bit-range 0 0))

(def port-directions #{:input :output :inout})
(def signal-types #{:wire :reg :logic})
(def clock-edges #{:posedge :negedge})
(def binary-operators #{:and :or :xor :add :sub :mul :shl :shr :eq :neq :lt :gt})
(def unary-operators #{:not :negate :reduction-and :reduction-or})

(defn rtl-port [{:keys [name direction width signal-type]}]
  {:name name :direction direction :width width :signal-type signal-type})

(defn rtl-instance [{:keys [module-name instance-name port-connections]}]
  {:module-name module-name :instance-name instance-name :port-connections port-connections})

(defn reset-spec [signal active-low] {:signal signal :active-low active-low})

;; AlwaysBlock variants
(defn combinational-block [sensitivity body] {:kind :combinational :sensitivity sensitivity :body body})
(defn sequential-block [clock clock-edge reset body]
  {:kind :sequential :clock clock :clock-edge clock-edge :reset reset :body body})

;; RtlStatement variants
(defn assign-stmt [target value] {:kind :assign :target target :value value})
(defn if-stmt [condition then-body else-body] {:kind :if :condition condition :then-body then-body :else-body else-body})
(defn case-stmt [selector arms default] {:kind :case :selector selector :arms arms :default default})
(defn for-loop-stmt [var start end step body] {:kind :for-loop :var var :start start :end end :step step :body body})

;; RtlExpr variants
(defn literal-expr [value] {:kind :literal :value value})
(defn signal-expr [name] {:kind :signal :name name})
(defn binary-op-expr [op lhs rhs] {:kind :binary-op :op op :lhs lhs :rhs rhs})
(defn unary-op-expr [op operand] {:kind :unary-op :op op :operand operand})
(defn concat-expr [exprs] {:kind :concat :exprs exprs})
(defn select-expr [signal range] {:kind :select :signal signal :range range})
(defn ternary-expr [condition true-val false-val] {:kind :ternary :condition condition :true-val true-val :false-val false-val})

(defn continuous-assign [target value] {:target target :value value})

(defn rtl-module [{:keys [name ports parameters instances always-blocks assigns]}]
  {:name name :ports ports :parameters parameters
   :instances instances :always-blocks always-blocks :assigns assigns})

(defn parse-verilog
  "Parse a basic Verilog module declaration, extracting module name and
  port list from `module <name>(<port1>, <port2>, ...); ... endmodule`.
  Returns `[:ok [module-name port-names]]` or `[:error msg]`. Intentionally
  minimal — handles the common Verilog-2001 module header pattern only."
  [src]
  (if-let [module-start (str/index-of src "module ")]
    (let [after-module (subs src (+ module-start 7))
          m (re-find #"[(;\s]" after-module)
          name-end (if m (str/index-of after-module m) (count after-module))
          module-name (str/trim (subs after-module 0 name-end))]
      (cond
        (str/blank? module-name)
        [:error "empty module name"]

        :else
        (let [rest-str (subs after-module name-end)
              open-paren (str/index-of rest-str "(")
              close-paren (str/index-of rest-str ")")
              ports (if (and open-paren close-paren (< open-paren close-paren))
                      (->> (str/split (subs rest-str (inc open-paren) close-paren) #",")
                           (map str/trim)
                           (remove str/blank?)
                           vec)
                      [])]
          (if-not (str/includes? src "endmodule")
            [:error "missing 'endmodule'"]
            [:ok [module-name ports]]))))
    [:error "missing 'module' keyword"]))
