#ifndef HSD_ChipAdcReg_hh
#define HSD_ChipAdcReg_hh

#include "Globals.hh"

namespace Pds {
  namespace HSD {

    class ChipAdcReg {
    public:
      void init();
      void setChannels(unsigned);
      void setupDaq (unsigned partition);
      void start();
      void stop ();
      void resetCounts();
      void resetClock (bool);
      void resetDma   ();
      void resetFb    ();
      void resetFbPLL ();
      void setLocalId (unsigned v); // deprecated
      void dump() const;
    public:
      vuint32_t irqEnable;
      vuint32_t irqStatus;
      //      vuint32_t partitionAddr; // deprecated
      uint32_t  rsvd_08;
      vuint32_t dmaFullThr;
      vuint32_t csr; 
      //   CSR
      // [ 0:0]  count reset
      // [ 1:1]  dma size histogram enable (unused)
      // [ 2:2]  dma test pattern enable
      // [ 3:3]  adc sync reset
      // [ 4:4]  dma reset
      // [ 5:5]  fb phy reset
      // [ 6:6]  fb pll reset
      // [ 8:15] trigger bit mask shift
      // [31:31] acqEnable
      //      vuint32_t acqSelect; [ deprecated ]
      uint32_t  rsvd_20;
      //   AcqSelect
      // [12: 0]  rateSel  :   [7:0] eventCode
      // [31:13]  destSel
      vuint32_t control;
      //   Control
      // [7:0] channel enable mask
      // [8:8] interleave
      // [19:16] readout group [ deprecated ]
      // [20]  inhibit
      vuint32_t samples;       //  Must be a multiple of 16 [v1 only]
      vuint32_t prescale;      //  Sample prescaler [v1 only]  [0x020]
      //   Prescale
      //   Values are mapped as follows:
      //  Value    Rate Divisor    Nominal Rate
      //   [0..1]       1           1250 MHz
      //     2          2            625 MHz
      //   [3..5]       5            250 MHz
      //   [6..7]      10            125 MHz
      //   [8..15]     20             62.5 MHz
      //  [16..23]     30             41.7 MHz
      //  [24..31]     40             31.3 MHz
      //  [32..39]     50             25 MHz
      //  [40..47]     60             20.8 MHz
      //  [48..55]     70             17.9 MHz
      //  [56..63]     80             15.6 MHz
      //  Delay (bits 6:31) [units of TimingRef clk]
      vuint32_t offset;        // [0x24] Not implemented
      vuint32_t countEnable;   // [0x28]
      vuint32_t countAcquire;  // [0x2c]
      vuint32_t countInhibit;  // [0x30]
      vuint32_t countRead;     // [0x34]
      vuint32_t countStart;    // [0x38]
      //      vuint32_t countQueue;    // [ deprecated ]
      uint32_t  rsvd_60[1];
      //
      vuint32_t cacheSel;
      vuint32_t cacheState;
      vuint32_t cacheAddr;

      // vuint32_t msgDelay;       // [ deprecated ]
      // vuint32_t headerCnt;      // [ deprecated ]
      // vuint32_t headerFifo;     // [ deprecated ]

      // vuint32_t rsvd_88[4];

      // vuint32_t localId;        // [ deprecated ]
      // vuint32_t upstreamId;     // [ deprecated ]
      // vuint32_t dnstreamId[4];  // [ deprecated ]

      // vuint32_t fullToTrig;     // [ deprecated ]
      //
      //      vuint32_t status;
      //      vuint32_t statusCount[32];
    };
  };
};

#endif
