# CEPARCO-Case-Project Group 5
This is a simulator for a simplified RISC-V processor, μRISCV. The μRISCV processor offers the following subset of RISC-V instructions:
Group 5: LW, SW, AND, OR, ORI, BLT, BGE
Minimum directive: .word
# Project Updates
## Milestone #1
- [x] Program Input
- [x] Error Checking
- [x] Opcode
- [x] Basic GUI  
# Video Demo:
https://drive.google.com/file/d/11MM2coCsVog75gngo4BsEMJZ_NPTL_fR/view?usp=sharing
---
## Milestone 2
- [x] GUI (registers, memory)
- [x] Initial execution draft (step and full execution added)
# Video Demo:
https://drive.google.com/file/d/14tkBBiv5gQm1CpLOTHKn6AXlTAyt5T0J/view?usp=sharing



