# Reading pref.tcl
# do Lab5P1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/ECE2173/Lab5/Part1/myCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:43:18 on Apr 08,2025
# vcom -reportprogress 300 -93 -work work H:/ECE2173/Lab5/Part1/myCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity myCounter
# -- Compiling architecture behav of myCounter
# End time: 08:43:19 on Apr 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.mycounter
# vsim -gui -l msim_transcript work.mycounter 
# Start time: 08:43:25 on Apr 08,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mycounter(behav)
add wave -position end  sim:/mycounter/Q
do ../../Lab5P1.do
# End time: 08:44:27 on Apr 08,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
