Determining the location of the ModelSim executable...

Using: C:\intelFPGA\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ula -c ula --vector_source="D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simul.vwf" --testbench_file="D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim/simul.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jun 17 08:31:06 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ula -c ula --vector_source=D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simul.vwf --testbench_file=D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim/simul.vwf.vt
Info (119004): Automatically selected device EP4CGX15BF14C6 for design ula
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim/" ula -c ula

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jun 17 08:31:08 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim/ ula -c ula
Info (119004): Automatically selected device EP4CGX15BF14C6 for design ula
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file ula.vo in folder "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4730 megabytes
    Info: Processing ended: Mon Jun 17 08:31:09 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim/ula.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/18.1/modelsim_ase/win32aloem/vsim -c -do ula.do

Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do ula.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:10 on Jun 17,2019
# vlog -work work ula.vo 

# -- Compiling module ula

# 
# Top level modules:
# 	ula
# End time: 08:31:10 on Jun 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:10 on Jun 17,2019
# vlog -work work simul.vwf.vt 
# -- Compiling module ula_vlg_vec_tst
# 
# Top level modules:
# 	ula_vlg_vec_tst
# End time: 08:31:10 on Jun 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ula_vlg_vec_tst 
# Start time: 08:31:10 on Jun 17,2019
# Loading work.ula_vlg_vec_tst
# Loading work.ula
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# after#23
# ** Note: $stop    : simul.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /ula_vlg_vec_tst
# Break in Module ula_vlg_vec_tst at simul.vwf.vt line 52

# Stopped at simul.vwf.vt line 52

# End time: 08:31:11 on Jun 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simul.vwf...

Reading D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim/ula.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl11_ula/simulation/qsim/ula_20190617083111.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.