// Seed: 3738385754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_5 = 1;
  type_6(
      1, {id_5 - id_3, id_4 + 1}
  );
  logic id_5;
  assign id_2[1'b0] = 1;
endmodule
