# Compile of demo_Carryincadder.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project post_carrysave
# Compile of demo_CarrySaveAdder.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project post_carryselect
# Compile of demo_carrySelectAdder.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project post_carrylook
# Compile of demo_CLA32bit.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project post_skip
# Compile of demo_CSA.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project post_normal
# Compile of demo_NormalAdder.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project post_ripple
# Compile of demo_RippelCarryAdder.syn.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# reading C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project postsim
# Compile of test_tb.v failed with 1 errors.
# Compile of test_tb.v was successful with warnings.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:19:04 on Nov 05,2022
# Loading work.test_tb
# Loading work.NormalAdder
# Loading work.overflow
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1310
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1311
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1312
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI33_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1313
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.datapath
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/i_0_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 603
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.RippelCarryAdder
# Loading work.Fulladder__0_3
# Loading work.datapath__0_2
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 622
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_5
# Loading work.datapath__0_4
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 641
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_7
# Loading work.datapath__0_6
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 660
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_9
# Loading work.datapath__0_8
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 679
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_11
# Loading work.datapath__0_10
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_4_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 698
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_13
# Loading work.datapath__0_12
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_5_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 717
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_15
# Loading work.datapath__0_14
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_6_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 736
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_17
# Loading work.datapath__0_16
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_7_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 755
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_19
# Loading work.datapath__0_18
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_8_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 774
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_21
# Loading work.datapath__0_20
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_9_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 793
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_23
# Loading work.datapath__0_22
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_10_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 812
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_25
# Loading work.datapath__0_24
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_11_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 831
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_27
# Loading work.datapath__0_26
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_12_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 850
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_29
# Loading work.datapath__0_28
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_13_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 869
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_31
# Loading work.datapath__0_30
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_14_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 888
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_33
# Loading work.datapath__0_32
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_15_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 907
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_35
# Loading work.datapath__0_34
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_16_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 926
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_37
# Loading work.datapath__0_36
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_17_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 945
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_39
# Loading work.datapath__0_38
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_18_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 964
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_41
# Loading work.datapath__0_40
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_19_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 983
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_43
# Loading work.datapath__0_42
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_20_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1002
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_45
# Loading work.datapath__0_44
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_21_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1021
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_47
# Loading work.datapath__0_46
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_22_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1040
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_49
# Loading work.datapath__0_48
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_23_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1059
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_51
# Loading work.datapath__0_50
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_24_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1078
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_53
# Loading work.datapath__0_52
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_25_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1097
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_55
# Loading work.datapath__0_54
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_26_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1116
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_57
# Loading work.datapath__0_56
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_27_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_59
# Loading work.datapath__0_58
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_28_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1154
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_61
# Loading work.datapath__0_60
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_29_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1173
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_63
# Loading work.datapath__0_62
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_30_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1192
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_65
# Loading work.datapath__0_64
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1211
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CarrySaveAdder
# Loading work.Fulladder__0_67
# Loading work.datapath__0_66
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f31/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 14
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_69
# Loading work.datapath__0_68
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f30/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 33
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_71
# Loading work.datapath__0_70
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f29/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 52
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_73
# Loading work.datapath__0_72
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f28/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 71
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_75
# Loading work.datapath__0_74
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f27/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 90
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_77
# Loading work.datapath__0_76
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f26/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 109
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_79
# Loading work.datapath__0_78
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f25/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 128
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_81
# Loading work.datapath__0_80
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f24/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 147
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_83
# Loading work.datapath__0_82
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f23/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 166
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_85
# Loading work.datapath__0_84
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f22/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 185
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_87
# Loading work.datapath__0_86
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f21/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 204
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_89
# Loading work.datapath__0_88
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f20/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 223
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_91
# Loading work.datapath__0_90
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f19/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 242
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_93
# Loading work.datapath__0_92
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f18/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 261
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_95
# Loading work.datapath__0_94
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f17/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 280
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_97
# Loading work.datapath__0_96
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f16/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 299
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_99
# Loading work.datapath__0_98
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f15/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 318
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_101
# Loading work.datapath__0_100
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f14/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 337
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_103
# Loading work.datapath__0_102
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f13/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 356
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_105
# Loading work.datapath__0_104
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f12/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 375
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_107
# Loading work.datapath__0_106
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f11/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 394
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_109
# Loading work.datapath__0_108
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f10/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 413
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_111
# Loading work.datapath__0_110
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f9/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 432
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_113
# Loading work.datapath__0_112
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f8/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 451
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_115
# Loading work.datapath__0_114
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f7/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 470
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_117
# Loading work.datapath__0_116
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f6/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 489
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_119
# Loading work.datapath__0_118
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f5/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 508
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_121
# Loading work.datapath__0_120
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f4/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 527
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_123
# Loading work.datapath__0_122
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f3/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 546
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_125
# Loading work.datapath__0_124
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f2/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 565
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_127
# Loading work.datapath__0_126
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 584
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/f0/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 603
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 622
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 641
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 660
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 679
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_4_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 698
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_5_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 717
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_6_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 736
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_7_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 755
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_8_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 774
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_9_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 793
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_10_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 812
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_11_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 831
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_12_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 850
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_13_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 869
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_14_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 888
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_15_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 907
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_16_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 926
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_17_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 945
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_18_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 964
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_19_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 983
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_20_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1002
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_21_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1021
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_22_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1040
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_23_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1059
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_24_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1078
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_25_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1097
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_26_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1116
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_27_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_28_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1154
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_29_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1173
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_30_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1192
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1211
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/overFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1310
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/overFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1311
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/overFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1312
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI33_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/csaa/overFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1313
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA32bit
# Loading work.CLA4bit__0_14
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 26
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 27
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 28
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 29
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 30
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 31
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 32
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 33
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 34
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 35
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 36
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 37
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 38
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 39
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla7 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 40
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA4bit__0_22
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 61
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 62
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 63
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 64
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 65
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 66
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 67
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 68
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 69
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 70
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 71
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 72
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 73
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 74
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla6 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 75
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA4bit__0_30
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 96
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 97
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 98
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 99
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 100
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 101
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 102
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 103
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 104
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 105
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 106
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 107
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 108
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 109
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla5 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 110
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA4bit__0_38
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 131
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 132
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 133
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 134
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 136
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 137
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 138
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 139
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 140
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 141
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 142
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 143
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 144
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla4 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 145
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA4bit__0_46
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 166
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 167
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 168
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 169
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 170
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 171
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 172
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 173
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 174
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 175
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 176
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 177
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 178
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 179
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla3 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 180
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA4bit__0_54
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 201
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 202
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 203
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 204
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 205
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 206
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 207
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 208
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 209
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 210
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 211
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 212
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 213
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 214
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla2 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 215
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA4bit__0_62
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 236
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 237
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 238
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 239
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 240
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 241
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 242
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 243
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 244
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 245
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 246
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 247
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 248
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 249
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 250
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CLA4bit
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 271
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 272
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 273
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 274
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 275
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI21_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 276
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NAND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 277
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 278
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 279
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 280
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 281
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 282
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 283
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AOI22_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 284
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/cla8 File: ../Sythesis/Oasys/CLA32bit/verilog/demo_CLA32bit.syn.v Line: 285
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1310
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1311
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1312
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI33_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cla/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1313
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Carryincadder
# Loading work.RCA16__0_110
# Loading work.FullAdder__0_109
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 413
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_107
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 394
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_105
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 375
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_103
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 356
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_101
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 337
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_99
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 318
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_97
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 299
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_95
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 280
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_93
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 261
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_91
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 242
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_89
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 223
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_87
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 204
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_85
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 185
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_83
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 166
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_81
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 147
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_79
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 128
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.RCA16
# Loading work.FullAdder__0_49
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1059
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_51
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1078
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_53
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1097
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_55
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1116
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_57
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_59
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1154
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_61
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1173
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_63
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1192
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_65
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1211
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_67
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 14
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_69
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 33
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_71
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 52
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_73
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 71
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_75
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 90
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_77
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 109
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 603
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_5
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/h1 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 708
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/h1 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 709
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1310
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1311
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1312
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI33_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1313
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 936
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_8
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_0_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 735
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_0_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 736
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_11
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_1_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 745
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_1_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 746
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_14
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_2_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 755
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_2_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 756
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_17
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_3_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 765
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_3_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 766
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_20
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_4_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 775
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_4_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 776
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_23
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_5_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 785
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_5_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 786
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_26
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_6_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 795
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_6_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 796
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_29
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_7_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 805
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_7_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 806
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_32
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_8_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 815
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_8_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 816
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_35
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_9_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 825
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_9_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 826
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_38
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_10_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 835
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_10_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 836
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_41
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_11_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 845
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_11_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 846
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_44
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_12_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 855
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_12_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 856
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha__0_47
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_13_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 865
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_13_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 866
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.ha
# ** Error: (vsim-3033) Instantiation of 'XOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_14_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 875
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'AND2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/genblk1_14_h2 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 876
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CSA
# Loading work.RCA8__0_32
# Loading work.FullAdder__0_31
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA7/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 888
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_29
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA6/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 869
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_27
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA5/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 850
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_25
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA4/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 831
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_23
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA3/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 812
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_21
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA2/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 793
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_19
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 774
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_17
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA3/FA8/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 755
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.RCA8__0_49
# Loading work.FullAdder__0_48
# Loading work.datapath__0_47
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA7/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 379
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_46
# Loading work.datapath__0_45
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA6/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 398
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_44
# Loading work.datapath__0_43
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA5/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 417
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_42
# Loading work.datapath__0_41
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA4/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 436
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_40
# Loading work.datapath__0_39
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA3/i_0 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 269
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_38
# Loading work.datapath__0_37
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA2/i_0 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 288
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_36
# Loading work.datapath__0_35
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA1/i_0 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 307
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_34
# Loading work.datapath__0_33
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA2/FA8/i_0 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 326
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.RCA8__0_66
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1211
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1192
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1173
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1154
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1116
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1097
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1078
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.RCA8
# Loading work.FullAdder__0_3
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA7/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 622
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_5
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA6/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 641
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_7
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA5/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 660
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_9
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA4/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 679
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_11
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA3/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 698
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_13
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA2/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 717
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_15
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 736
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 603
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.CSAPropagate
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/CSAP File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 735
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/CSAP File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 736
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/CSAP File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 737
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/CSAP File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 738
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/CSAP File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 739
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.mux_2x1
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/mux File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 85
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1310
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1311
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1312
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI33_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1313
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_adder
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1310
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1311
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1312
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI33_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1313
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.mux_2x1__0_78
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk2_0_MUX File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 31
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.mux_2x1__0_80
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk2_1_MUX File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 40
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.mux_2x1__0_82
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk2_2_MUX File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 49
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.mux_2x1__0_84
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk2_3_MUX File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 58
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.mux_2x1__0_86
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk2_4_MUX File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 67
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.mux_2x1__0_88
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk2_5_MUX File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 76
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk2_6_MUX File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 85
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 920
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 921
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 922
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 923
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 924
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 926
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 927
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 928
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 929
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 930
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 932
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 933
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 934
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 935
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 936
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 938
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 939
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 940
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 941
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 942
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 944
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 945
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 946
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 947
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 948
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 950
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 951
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 952
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 953
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 954
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 956
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 957
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 958
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'XNOR2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 959
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'NOR4_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 960
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit__0_22
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_7_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 793
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_7_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 774
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_7_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 755
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_7_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 736
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit__0_31
# Loading work.Fulladder__0_30
# Loading work.datapath__0_29
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_6_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 189
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_28
# Loading work.datapath__0_27
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_6_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 208
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_26
# Loading work.datapath__0_25
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_6_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 227
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_24
# Loading work.datapath__0_23
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_6_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 246
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit__0_40
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_5_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 964
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_5_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 945
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_5_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 926
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_5_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 907
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit__0_49
# Loading work.Fulladder__0_48
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_4_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 379
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_46
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_4_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 398
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_44
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_4_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 417
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_42
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_4_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 436
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit__0_58
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_3_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_3_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1116
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_3_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1097
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_3_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1078
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit__0_67
# Loading work.Fulladder__0_66
# Loading work.datapath__0_65
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_2_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 569
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_64
# Loading work.datapath__0_63
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_2_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 588
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_62
# Loading work.datapath__0_61
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_2_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 607
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Fulladder__0_60
# Loading work.datapath__0_59
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_2_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/carry_bypass_adder/verilog/demo_carry_bypass_adder.syn.v Line: 626
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit__0_76
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_1_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 90
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_1_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 71
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_1_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 52
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_1_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 33
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carry_bypass_4_bit
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_0_CBPA/genblk1_0_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 679
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_0_CBPA/genblk1_1_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 698
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_0_CBPA/genblk1_2_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 717
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cba/genblk1_0_CBPA/genblk1_3_FA/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 603
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.carrySelectAdder
# Loading work.RCA16__0_94
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 261
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 242
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 223
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 204
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 185
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 166
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 147
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 128
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 109
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 90
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 71
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 52
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 33
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 14
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1211
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1192
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.RCA16__0_127
# Loading work.FullAdder__0_126
# Loading work.datapath__0_125
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 361
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_124
# Loading work.datapath__0_123
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 380
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_122
# Loading work.datapath__0_121
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 399
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_120
# Loading work.datapath__0_119
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 418
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_118
# Loading work.datapath__0_117
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 437
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_116
# Loading work.datapath__0_115
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 456
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_114
# Loading work.datapath__0_113
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 475
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_112
# Loading work.datapath__0_111
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 494
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_110
# Loading work.datapath__0_109
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 513
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_108
# Loading work.datapath__0_107
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 532
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_106
# Loading work.datapath__0_105
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 551
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_104
# Loading work.datapath__0_103
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 570
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_102
# Loading work.datapath__0_101
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 589
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_100
# Loading work.datapath__0_99
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 608
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_98
# Loading work.datapath__0_97
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 627
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.FullAdder__0_96
# Loading work.datapath__0_95
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_1/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 646
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1059
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1078
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1097
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1116
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1154
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1173
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1192
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1211
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 14
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 33
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 52
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 71
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 90
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 109
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'FA_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 603
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_1
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/mux2 File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1055
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1310
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1311
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'INV_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1312
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# ** Error: (vsim-3033) Instantiation of 'OAI33_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/OverFlow File: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v Line: 1313
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_3
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_0_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1081
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_5
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_1_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1090
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_7
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_2_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1099
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_9
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_3_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1108
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_11
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_4_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1117
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_13
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_5_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1126
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_15
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_6_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1135
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_17
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_7_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1144
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_19
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_8_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1153
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_21
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_9_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1162
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_23
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_10_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1171
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_25
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_11_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1180
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_27
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_12_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1189
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_29
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_13_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1198
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1__0_31
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_14_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1207
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Loading work.Mux2x1
# ** Error: (vsim-3033) Instantiation of 'MUX2_X1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/genblk1_15_mux File: ../Sythesis/Oasys/carrySelectAdder/verilog/demo_carrySelectAdder.syn.v Line: 1216
#         Searched libraries:
#             D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/work
# Error loading design
# End time: 17:19:04 on Nov 05,2022, Elapsed time: 0:00:00
# Errors: 487, Warnings: 38
# Compile of test_tb.v was successful with warnings.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of test_tb.v was successful with warnings.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:20:04 on Nov 05,2022
# Loading work.test_tb
# Loading work.NormalAdder
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
# Loading work.datapath
# Loading work.FA_X1
# Loading work.RippelCarryAdder
# Loading work.Fulladder__0_3
# Loading work.datapath__0_2
# Loading work.Fulladder__0_5
# Loading work.datapath__0_4
# Loading work.Fulladder__0_7
# Loading work.datapath__0_6
# Loading work.Fulladder__0_9
# Loading work.datapath__0_8
# Loading work.Fulladder__0_11
# Loading work.datapath__0_10
# Loading work.Fulladder__0_13
# Loading work.datapath__0_12
# Loading work.Fulladder__0_15
# Loading work.datapath__0_14
# Loading work.Fulladder__0_17
# Loading work.datapath__0_16
# Loading work.Fulladder__0_19
# Loading work.datapath__0_18
# Loading work.Fulladder__0_21
# Loading work.datapath__0_20
# Loading work.Fulladder__0_23
# Loading work.datapath__0_22
# Loading work.Fulladder__0_25
# Loading work.datapath__0_24
# Loading work.Fulladder__0_27
# Loading work.datapath__0_26
# Loading work.Fulladder__0_29
# Loading work.datapath__0_28
# Loading work.Fulladder__0_31
# Loading work.datapath__0_30
# Loading work.Fulladder__0_33
# Loading work.datapath__0_32
# Loading work.Fulladder__0_35
# Loading work.datapath__0_34
# Loading work.Fulladder__0_37
# Loading work.datapath__0_36
# Loading work.Fulladder__0_39
# Loading work.datapath__0_38
# Loading work.Fulladder__0_41
# Loading work.datapath__0_40
# Loading work.Fulladder__0_43
# Loading work.datapath__0_42
# Loading work.Fulladder__0_45
# Loading work.datapath__0_44
# Loading work.Fulladder__0_47
# Loading work.datapath__0_46
# Loading work.Fulladder__0_49
# Loading work.datapath__0_48
# Loading work.Fulladder__0_51
# Loading work.datapath__0_50
# Loading work.Fulladder__0_53
# Loading work.datapath__0_52
# Loading work.Fulladder__0_55
# Loading work.datapath__0_54
# Loading work.Fulladder__0_57
# Loading work.datapath__0_56
# Loading work.Fulladder__0_59
# Loading work.datapath__0_58
# Loading work.Fulladder__0_61
# Loading work.datapath__0_60
# Loading work.Fulladder__0_63
# Loading work.datapath__0_62
# Loading work.Fulladder__0_65
# Loading work.datapath__0_64
# Loading work.CarrySaveAdder
# Loading work.Fulladder__0_67
# Loading work.datapath__0_66
# Loading work.Fulladder__0_69
# Loading work.datapath__0_68
# Loading work.Fulladder__0_71
# Loading work.datapath__0_70
# Loading work.Fulladder__0_73
# Loading work.datapath__0_72
# Loading work.Fulladder__0_75
# Loading work.datapath__0_74
# Loading work.Fulladder__0_77
# Loading work.datapath__0_76
# Loading work.Fulladder__0_79
# Loading work.datapath__0_78
# Loading work.Fulladder__0_81
# Loading work.datapath__0_80
# Loading work.Fulladder__0_83
# Loading work.datapath__0_82
# Loading work.Fulladder__0_85
# Loading work.datapath__0_84
# Loading work.Fulladder__0_87
# Loading work.datapath__0_86
# Loading work.Fulladder__0_89
# Loading work.datapath__0_88
# Loading work.Fulladder__0_91
# Loading work.datapath__0_90
# Loading work.Fulladder__0_93
# Loading work.datapath__0_92
# Loading work.Fulladder__0_95
# Loading work.datapath__0_94
# Loading work.Fulladder__0_97
# Loading work.datapath__0_96
# Loading work.Fulladder__0_99
# Loading work.datapath__0_98
# Loading work.Fulladder__0_101
# Loading work.datapath__0_100
# Loading work.Fulladder__0_103
# Loading work.datapath__0_102
# Loading work.Fulladder__0_105
# Loading work.datapath__0_104
# Loading work.Fulladder__0_107
# Loading work.datapath__0_106
# Loading work.Fulladder__0_109
# Loading work.datapath__0_108
# Loading work.Fulladder__0_111
# Loading work.datapath__0_110
# Loading work.Fulladder__0_113
# Loading work.datapath__0_112
# Loading work.Fulladder__0_115
# Loading work.datapath__0_114
# Loading work.Fulladder__0_117
# Loading work.datapath__0_116
# Loading work.Fulladder__0_119
# Loading work.datapath__0_118
# Loading work.Fulladder__0_121
# Loading work.datapath__0_120
# Loading work.Fulladder__0_123
# Loading work.datapath__0_122
# Loading work.Fulladder__0_125
# Loading work.datapath__0_124
# Loading work.Fulladder__0_127
# Loading work.datapath__0_126
# Loading work.Fulladder
# Loading work.CLA32bit
# Loading work.CLA4bit__0_14
# Loading work.OAI21_X1
# Loading work.XOR2_X1
# Loading work.XNOR2_X1
# Loading work.NAND2_X1
# Loading work.AOI22_X1
# Loading work.CLA4bit__0_22
# Loading work.CLA4bit__0_30
# Loading work.CLA4bit__0_38
# Loading work.CLA4bit__0_46
# Loading work.CLA4bit__0_54
# Loading work.CLA4bit__0_62
# Loading work.CLA4bit
# Loading work.Carryincadder
# Loading work.RCA16__0_110
# Loading work.FullAdder__0_109
# Loading work.FullAdder__0_107
# Loading work.FullAdder__0_105
# Loading work.FullAdder__0_103
# Loading work.FullAdder__0_101
# Loading work.FullAdder__0_99
# Loading work.FullAdder__0_97
# Loading work.FullAdder__0_95
# Loading work.FullAdder__0_93
# Loading work.FullAdder__0_91
# Loading work.FullAdder__0_89
# Loading work.FullAdder__0_87
# Loading work.FullAdder__0_85
# Loading work.FullAdder__0_83
# Loading work.FullAdder__0_81
# Loading work.FullAdder__0_79
# Loading work.RCA16
# Loading work.FullAdder__0_49
# Loading work.FullAdder__0_51
# Loading work.FullAdder__0_53
# Loading work.FullAdder__0_55
# Loading work.FullAdder__0_57
# Loading work.FullAdder__0_59
# Loading work.FullAdder__0_61
# Loading work.FullAdder__0_63
# Loading work.FullAdder__0_65
# Loading work.FullAdder__0_67
# Loading work.FullAdder__0_69
# Loading work.FullAdder__0_71
# Loading work.FullAdder__0_73
# Loading work.FullAdder__0_75
# Loading work.FullAdder__0_77
# Loading work.FullAdder
# Loading work.ha__0_5
# Loading work.AND2_X1
# Loading work.OR2_X1
# Loading work.ha__0_8
# Loading work.ha__0_11
# Loading work.ha__0_14
# Loading work.ha__0_17
# Loading work.ha__0_20
# Loading work.ha__0_23
# Loading work.ha__0_26
# Loading work.ha__0_29
# Loading work.ha__0_32
# Loading work.ha__0_35
# Loading work.ha__0_38
# Loading work.ha__0_41
# Loading work.ha__0_44
# Loading work.ha__0_47
# Loading work.ha
# Loading work.CSA
# Loading work.RCA8__0_32
# Loading work.FullAdder__0_31
# Loading work.FullAdder__0_29
# Loading work.FullAdder__0_27
# Loading work.FullAdder__0_25
# Loading work.FullAdder__0_23
# Loading work.FullAdder__0_21
# Loading work.FullAdder__0_19
# Loading work.FullAdder__0_17
# Loading work.RCA8__0_49
# Loading work.FullAdder__0_48
# Loading work.datapath__0_47
# Loading work.FullAdder__0_46
# Loading work.datapath__0_45
# Loading work.FullAdder__0_44
# Loading work.datapath__0_43
# Loading work.FullAdder__0_42
# Loading work.datapath__0_41
# Loading work.FullAdder__0_40
# Loading work.datapath__0_39
# Loading work.FullAdder__0_38
# Loading work.datapath__0_37
# Loading work.FullAdder__0_36
# Loading work.datapath__0_35
# Loading work.FullAdder__0_34
# Loading work.datapath__0_33
# Loading work.RCA8__0_66
# Loading work.RCA8
# Loading work.FullAdder__0_3
# Loading work.FullAdder__0_5
# Loading work.FullAdder__0_7
# Loading work.FullAdder__0_9
# Loading work.FullAdder__0_11
# Loading work.FullAdder__0_13
# Loading work.FullAdder__0_15
# Loading work.CSAPropagate
# Loading work.NOR4_X1
# Loading work.mux_2x1
# Loading work.MUX2_X1
# Loading work.carry_bypass_adder
# Loading work.mux_2x1__0_78
# Loading work.mux_2x1__0_80
# Loading work.mux_2x1__0_82
# Loading work.mux_2x1__0_84
# Loading work.mux_2x1__0_86
# Loading work.mux_2x1__0_88
# Loading work.carry_bypass_4_bit__0_22
# Loading work.carry_bypass_4_bit__0_31
# Loading work.Fulladder__0_30
# Loading work.datapath__0_29
# Loading work.Fulladder__0_28
# Loading work.datapath__0_27
# Loading work.Fulladder__0_26
# Loading work.datapath__0_25
# Loading work.Fulladder__0_24
# Loading work.datapath__0_23
# Loading work.carry_bypass_4_bit__0_40
# Loading work.carry_bypass_4_bit__0_49
# Loading work.Fulladder__0_48
# Loading work.Fulladder__0_46
# Loading work.Fulladder__0_44
# Loading work.Fulladder__0_42
# Loading work.carry_bypass_4_bit__0_58
# Loading work.carry_bypass_4_bit__0_67
# Loading work.Fulladder__0_66
# Loading work.datapath__0_65
# Loading work.Fulladder__0_64
# Loading work.datapath__0_63
# Loading work.Fulladder__0_62
# Loading work.datapath__0_61
# Loading work.Fulladder__0_60
# Loading work.datapath__0_59
# Loading work.carry_bypass_4_bit__0_76
# Loading work.carry_bypass_4_bit
# Loading work.carrySelectAdder
# Loading work.RCA16__0_94
# Loading work.RCA16__0_127
# Loading work.FullAdder__0_126
# Loading work.datapath__0_125
# Loading work.FullAdder__0_124
# Loading work.datapath__0_123
# Loading work.FullAdder__0_122
# Loading work.datapath__0_121
# Loading work.FullAdder__0_120
# Loading work.datapath__0_119
# Loading work.FullAdder__0_118
# Loading work.datapath__0_117
# Loading work.FullAdder__0_116
# Loading work.datapath__0_115
# Loading work.FullAdder__0_114
# Loading work.datapath__0_113
# Loading work.FullAdder__0_112
# Loading work.datapath__0_111
# Loading work.FullAdder__0_110
# Loading work.datapath__0_109
# Loading work.FullAdder__0_108
# Loading work.datapath__0_107
# Loading work.FullAdder__0_106
# Loading work.datapath__0_105
# Loading work.FullAdder__0_104
# Loading work.datapath__0_103
# Loading work.FullAdder__0_102
# Loading work.datapath__0_101
# Loading work.FullAdder__0_100
# Loading work.datapath__0_99
# Loading work.FullAdder__0_98
# Loading work.datapath__0_97
# Loading work.FullAdder__0_96
# Loading work.datapath__0_95
# Loading work.Mux2x1__0_1
# Loading work.Mux2x1__0_3
# Loading work.Mux2x1__0_5
# Loading work.Mux2x1__0_7
# Loading work.Mux2x1__0_9
# Loading work.Mux2x1__0_11
# Loading work.Mux2x1__0_13
# Loading work.Mux2x1__0_15
# Loading work.Mux2x1__0_17
# Loading work.Mux2x1__0_19
# Loading work.Mux2x1__0_21
# Loading work.Mux2x1__0_23
# Loading work.Mux2x1__0_25
# Loading work.Mux2x1__0_27
# Loading work.Mux2x1__0_29
# Loading work.Mux2x1__0_31
# Loading work.Mux2x1
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i_0_0'.  Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/i_0_0 File: ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v Line: 73
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/i_0_0 File: ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v Line: 73
# ** Error: (vsim-3063) Port 'A' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/i_0_0 File: ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v Line: 73
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (33) for port 'p_0'. The port definition is at: ../Sythesis/Oasys/CarrySaveAdder/verilog/demo_CarrySaveAdder.syn.v(597).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/na/i_0_0 File: ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v Line: 73
# ** Warning: (vsim-3722) ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v(73): [TFMPC] - Missing connection for port 'in2'.
# ** Warning: (vsim-3722) ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v(73): [TFMPC] - Missing connection for port 'c_in'.
# ** Warning: (vsim-3722) ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v(73): [TFMPC] - Missing connection for port 'in1'.
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 24
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 24
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 24
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 43
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 43
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 43
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 62
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 62
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 62
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 81
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 81
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 81
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 100
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 100
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 100
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 119
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 119
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 119
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 138
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 138
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 138
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 157
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 157
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 157
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 176
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 176
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 176
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 195
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 195
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 195
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 214
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 214
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 214
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 233
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 233
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 233
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 252
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 252
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 252
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 271
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 271
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 271
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 290
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 290
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 290
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 309
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 309
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA2/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 309
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 371
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 371
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 371
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cia/RCA1/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 527
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 527
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 527
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 527
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA7/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 529
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 529
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 529
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 529
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA6/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 531
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 531
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 531
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 531
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA5/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 533
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 533
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 533
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 533
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA4/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 535
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 535
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 535
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 535
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA3/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 537
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 537
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 537
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 537
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA2/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 539
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 539
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 539
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 539
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 541
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 541
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 541
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 541
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA1/FA8/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'in1' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 720
# ** Error: (vsim-3063) Port 'in2' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 720
# ** Error: (vsim-3063) Port 'c_in' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 720
# ** Error: (vsim-3063) Port 'c_out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8 File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 720
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/RCA4/FA8/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'a' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/mux File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 803
# ** Error: (vsim-3063) Port 'b' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/mux File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 803
# ** Error: (vsim-3063) Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cska/mux File: ../Sythesis/Oasys/CSA/verilog/demo_CSA.syn.v Line: 803
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 176
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 176
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 176
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 195
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 195
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 195
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 214
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 214
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 214
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 233
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 233
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 233
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 252
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 252
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 252
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 271
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 271
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 271
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 290
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 290
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 290
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 309
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 309
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 309
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 371
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 371
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_0_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 371
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_1_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 390
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_2_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 409
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_3_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 428
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_4_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 447
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_5_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 466
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_6_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 485
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_7_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 504
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_8_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 523
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_9_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 542
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_10_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 561
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_11_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 580
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_12_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 599
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_13_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 618
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_14_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 637
# ** Error: (vsim-3063) Port 'B' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'cin' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# ** Error: (vsim-3063) Port 'A' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/cSa/rca16_0/genblk1_15_FA1/i_0 File: ../Sythesis/Oasys/Carryincadder/verilog/demo_Carryincadder.syn.v Line: 656
# Error loading design
# End time: 17:20:04 on Nov 05,2022, Elapsed time: 0:00:00
# Errors: 260, Warnings: 9
# Compile of test_tb.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:22:04 on Nov 05,2022
# Loading work.test_tb
# Loading work.CarrySaveAdder
# Loading work.Fulladder__0_67
# Loading work.datapath__0_66
# Loading work.FA_X1
# Loading work.Fulladder__0_69
# Loading work.datapath__0_68
# Loading work.Fulladder__0_71
# Loading work.datapath__0_70
# Loading work.Fulladder__0_73
# Loading work.datapath__0_72
# Loading work.Fulladder__0_75
# Loading work.datapath__0_74
# Loading work.Fulladder__0_77
# Loading work.datapath__0_76
# Loading work.Fulladder__0_79
# Loading work.datapath__0_78
# Loading work.Fulladder__0_81
# Loading work.datapath__0_80
# Loading work.Fulladder__0_83
# Loading work.datapath__0_82
# Loading work.Fulladder__0_85
# Loading work.datapath__0_84
# Loading work.Fulladder__0_87
# Loading work.datapath__0_86
# Loading work.Fulladder__0_89
# Loading work.datapath__0_88
# Loading work.Fulladder__0_91
# Loading work.datapath__0_90
# Loading work.Fulladder__0_93
# Loading work.datapath__0_92
# Loading work.Fulladder__0_95
# Loading work.datapath__0_94
# Loading work.Fulladder__0_97
# Loading work.datapath__0_96
# Loading work.Fulladder__0_99
# Loading work.datapath__0_98
# Loading work.Fulladder__0_101
# Loading work.datapath__0_100
# Loading work.Fulladder__0_103
# Loading work.datapath__0_102
# Loading work.Fulladder__0_105
# Loading work.datapath__0_104
# Loading work.Fulladder__0_107
# Loading work.datapath__0_106
# Loading work.Fulladder__0_109
# Loading work.datapath__0_108
# Loading work.Fulladder__0_111
# Loading work.datapath__0_110
# Loading work.Fulladder__0_113
# Loading work.datapath__0_112
# Loading work.Fulladder__0_115
# Loading work.datapath__0_114
# Loading work.Fulladder__0_117
# Loading work.datapath__0_116
# Loading work.Fulladder__0_119
# Loading work.datapath__0_118
# Loading work.Fulladder__0_121
# Loading work.datapath__0_120
# Loading work.Fulladder__0_123
# Loading work.datapath__0_122
# Loading work.Fulladder__0_125
# Loading work.datapath__0_124
# Loading work.Fulladder__0_127
# Loading work.datapath__0_126
# Loading work.Fulladder
# Loading work.datapath
# Loading work.RippelCarryAdder
# Loading work.Fulladder__0_3
# Loading work.datapath__0_2
# Loading work.Fulladder__0_5
# Loading work.datapath__0_4
# Loading work.Fulladder__0_7
# Loading work.datapath__0_6
# Loading work.Fulladder__0_9
# Loading work.datapath__0_8
# Loading work.Fulladder__0_11
# Loading work.datapath__0_10
# Loading work.Fulladder__0_13
# Loading work.datapath__0_12
# Loading work.Fulladder__0_15
# Loading work.datapath__0_14
# Loading work.Fulladder__0_17
# Loading work.datapath__0_16
# Loading work.Fulladder__0_19
# Loading work.datapath__0_18
# Loading work.Fulladder__0_21
# Loading work.datapath__0_20
# Loading work.Fulladder__0_23
# Loading work.datapath__0_22
# Loading work.Fulladder__0_25
# Loading work.datapath__0_24
# Loading work.Fulladder__0_27
# Loading work.datapath__0_26
# Loading work.Fulladder__0_29
# Loading work.datapath__0_28
# Loading work.Fulladder__0_31
# Loading work.datapath__0_30
# Loading work.Fulladder__0_33
# Loading work.datapath__0_32
# Loading work.Fulladder__0_35
# Loading work.datapath__0_34
# Loading work.Fulladder__0_37
# Loading work.datapath__0_36
# Loading work.Fulladder__0_39
# Loading work.datapath__0_38
# Loading work.Fulladder__0_41
# Loading work.datapath__0_40
# Loading work.Fulladder__0_43
# Loading work.datapath__0_42
# Loading work.Fulladder__0_45
# Loading work.datapath__0_44
# Loading work.Fulladder__0_47
# Loading work.datapath__0_46
# Loading work.Fulladder__0_49
# Loading work.datapath__0_48
# Loading work.Fulladder__0_51
# Loading work.datapath__0_50
# Loading work.Fulladder__0_53
# Loading work.datapath__0_52
# Loading work.Fulladder__0_55
# Loading work.datapath__0_54
# Loading work.Fulladder__0_57
# Loading work.datapath__0_56
# Loading work.Fulladder__0_59
# Loading work.datapath__0_58
# Loading work.Fulladder__0_61
# Loading work.datapath__0_60
# Loading work.Fulladder__0_63
# Loading work.datapath__0_62
# Loading work.Fulladder__0_65
# Loading work.datapath__0_64
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
run -all
# TestCase#           0, Type           0: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           1: fail Output sum            z Expected sum 2147483648 
# TestCase#           0 ,Type           2: failed with input 2147483647 and          1 and Output -2147483648 and overflow status 1
# TestCase#           0, Type           3: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           4: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           5: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           6: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           7: fail Output sum            z Expected sum 2147483648 
# TestCase#           1, Type           0: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           1: fail Output sum            z Expected sum 2147483647 
# TestCase#           1 ,Type           2: failed with input 4294967295 and 2147483648 and Output  2147483647 and overflow status 1
# TestCase#           1, Type           3: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           4: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           5: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           6: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           7: fail Output sum            z Expected sum 2147483647 
# TestCase#           2, Type           0: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           1: fail Output sum            z Expected sum 2147483646 
# TestCase#           2 ,Type           2: success
# TestCase#           2, Type           3: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           4: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           5: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           6: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           7: fail Output sum            z Expected sum 2147483646 
# TestCase#           3, Type           0: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           1: fail Output sum            z Expected sum 2147483649 
# TestCase#           3 ,Type           2: success
# TestCase#           3, Type           3: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           4: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           5: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           6: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           7: fail Output sum            z Expected sum 2147483649 
# TestCase#           4, Type           0: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           1: fail Output sum            z Expected sum 4294967294 
# TestCase#           4 ,Type           2: success
# TestCase#           4, Type           3: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           4: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           5: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           6: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           7: fail Output sum            z Expected sum 4294967294 
# TestCase#           5, Type           0: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           1: fail Output sum            z Expected sum          0 
# TestCase#           5 ,Type           2: success
# TestCase#           5, Type           3: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           4: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           5: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           6: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           7: fail Output sum            z Expected sum          0 
# TestCase#           6, Type           0: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           1: fail Output sum            z Expected sum     131070 
# TestCase#           6 ,Type           2: success
# TestCase#           6, Type           3: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           4: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           5: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           6: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           7: fail Output sum            z Expected sum     131070 
# TestCase#           7, Type           0: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           1: fail Output sum            z Expected sum   16777215 
# TestCase#           7 ,Type           2: success
# TestCase#           7, Type           3: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           4: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           5: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           6: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           7: fail Output sum            z Expected sum   16777215 
# Finish testbench
# ** Note: $finish    : D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v(156)
#    Time: 8 ns  Iteration: 0  Instance: /test_tb
# 1
# Break in Module test_tb at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v line 156
quit -sim
# End time: 17:22:30 on Nov 05,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 2
# Compile of test_tb.v was successful.
# Compile of NangateOpenCellLibrary.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:23:07 on Nov 05,2022
# Loading work.test_tb
# Loading work.NormalAdder
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
# Loading work.datapath
# Loading work.HA_X1
# Loading work.FA_X1
run -all
# TestCase#           0 ,Type           0: failed with input 2147483647 and          1 and Output -2147483648 and overflow status 1
# TestCase#           0, Type           1: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           2: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           3: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           4: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           5: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           6: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           7: fail Output sum            z Expected sum 2147483648 
# TestCase#           1 ,Type           0: failed with input 4294967295 and 2147483648 and Output  2147483647 and overflow status 1
# TestCase#           1, Type           1: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           2: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           3: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           4: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           5: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           6: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           7: fail Output sum            z Expected sum 2147483647 
# TestCase#           2 ,Type           0: success
# TestCase#           2, Type           1: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           2: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           3: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           4: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           5: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           6: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           7: fail Output sum            z Expected sum 2147483646 
# TestCase#           3 ,Type           0: success
# TestCase#           3, Type           1: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           2: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           3: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           4: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           5: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           6: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           7: fail Output sum            z Expected sum 2147483649 
# TestCase#           4 ,Type           0: success
# TestCase#           4, Type           1: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           2: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           3: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           4: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           5: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           6: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           7: fail Output sum            z Expected sum 4294967294 
# TestCase#           5 ,Type           0: success
# TestCase#           5, Type           1: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           2: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           3: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           4: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           5: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           6: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           7: fail Output sum            z Expected sum          0 
# TestCase#           6 ,Type           0: success
# TestCase#           6, Type           1: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           2: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           3: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           4: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           5: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           6: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           7: fail Output sum            z Expected sum     131070 
# TestCase#           7 ,Type           0: success
# TestCase#           7, Type           1: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           2: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           3: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           4: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           5: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           6: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           7: fail Output sum            z Expected sum   16777215 
# Finish testbench
# ** Note: $finish    : D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v(156)
#    Time: 8 ns  Iteration: 0  Instance: /test_tb
# 1
# Break in Module test_tb at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v line 156
quit -sim
# End time: 17:23:20 on Nov 05,2022, Elapsed time: 0:00:13
# Errors: 0, Warnings: 2
# Compile of test_tb.v was successful.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:23:48 on Nov 05,2022
# Loading work.test_tb
# Loading work.NormalAdder
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
# Loading work.datapath
# Loading work.HA_X1
# Loading work.FA_X1
run -all
# TestCase#           0 ,Type           0: failed with input 2147483647 and          1 and Output -2147483648 and overflow status 1
# TestCase#           0, Type           1: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           2: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           3: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           4: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           5: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           6: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           7: fail Output sum            z Expected sum 2147483648 
# TestCase#           1 ,Type           0: failed with input 4294967295 and 2147483648 and Output  2147483647 and overflow status 1
# TestCase#           1, Type           1: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           2: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           3: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           4: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           5: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           6: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           7: fail Output sum            z Expected sum 2147483647 
# TestCase#           2 ,Type           0: success
# TestCase#           2, Type           1: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           2: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           3: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           4: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           5: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           6: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           7: fail Output sum            z Expected sum 2147483646 
# TestCase#           3 ,Type           0: success
# TestCase#           3, Type           1: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           2: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           3: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           4: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           5: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           6: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           7: fail Output sum            z Expected sum 2147483649 
# TestCase#           4 ,Type           0: success
# TestCase#           4, Type           1: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           2: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           3: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           4: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           5: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           6: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           7: fail Output sum            z Expected sum 4294967294 
# TestCase#           5 ,Type           0: success
# TestCase#           5, Type           1: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           2: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           3: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           4: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           5: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           6: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           7: fail Output sum            z Expected sum          0 
# TestCase#           6 ,Type           0: success
# TestCase#           6, Type           1: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           2: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           3: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           4: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           5: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           6: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           7: fail Output sum            z Expected sum     131070 
# TestCase#           7 ,Type           0: success
# TestCase#           7, Type           1: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           2: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           3: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           4: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           5: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           6: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           7: fail Output sum            z Expected sum   16777215 
# Finish testbench
# ** Note: $finish    : D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v(156)
#    Time: 8 ns  Iteration: 0  Instance: /test_tb
# 1
# Break in Module test_tb at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v line 156
quit -sim
# End time: 17:24:01 on Nov 05,2022, Elapsed time: 0:00:13
# Errors: 0, Warnings: 3
# Compile of test_tb.v was successful with warnings.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:24:33 on Nov 05,2022
# Loading work.test_tb
# Loading work.NormalAdder
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
# Loading work.datapath
# Loading work.HA_X1
# Loading work.FA_X1
# Loading work.RippelCarryAdder
# Loading work.Fulladder__0_1
# Loading work.datapath__0_0
# Loading work.Fulladder__0_3
# Loading work.datapath__0_2
# Loading work.Fulladder__0_5
# Loading work.datapath__0_4
# Loading work.Fulladder__0_7
# Loading work.datapath__0_6
# Loading work.Fulladder__0_9
# Loading work.datapath__0_8
# Loading work.Fulladder__0_11
# Loading work.datapath__0_10
# Loading work.Fulladder__0_13
# Loading work.datapath__0_12
# Loading work.Fulladder__0_15
# Loading work.datapath__0_14
# Loading work.Fulladder__0_17
# Loading work.datapath__0_16
# Loading work.Fulladder__0_19
# Loading work.datapath__0_18
# Loading work.Fulladder__0_21
# Loading work.datapath__0_20
# Loading work.Fulladder__0_23
# Loading work.datapath__0_22
# Loading work.Fulladder__0_25
# Loading work.datapath__0_24
# Loading work.Fulladder__0_27
# Loading work.datapath__0_26
# Loading work.Fulladder__0_29
# Loading work.datapath__0_28
# Loading work.Fulladder__0_31
# Loading work.datapath__0_30
# Loading work.Fulladder__0_33
# Loading work.datapath__0_32
# Loading work.Fulladder__0_35
# Loading work.datapath__0_34
# Loading work.Fulladder__0_37
# Loading work.datapath__0_36
# Loading work.Fulladder__0_39
# Loading work.datapath__0_38
# Loading work.Fulladder__0_41
# Loading work.datapath__0_40
# Loading work.Fulladder__0_43
# Loading work.datapath__0_42
# Loading work.Fulladder__0_45
# Loading work.datapath__0_44
# Loading work.Fulladder__0_47
# Loading work.datapath__0_46
# Loading work.Fulladder__0_49
# Loading work.datapath__0_48
# Loading work.Fulladder__0_51
# Loading work.datapath__0_50
# Loading work.Fulladder__0_53
# Loading work.datapath__0_52
# Loading work.Fulladder__0_55
# Loading work.datapath__0_54
# Loading work.Fulladder__0_57
# Loading work.datapath__0_56
# Loading work.Fulladder__0_59
# Loading work.datapath__0_58
# Loading work.Fulladder__0_61
# Loading work.datapath__0_60
# Loading work.Fulladder
# ** Error (suppressible): (vsim-3389) Port 'in2' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# ** Error (suppressible): (vsim-3389) Port 'c_in' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# ** Error (suppressible): (vsim-3389) Port 'in1' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (2) for port 'p_0'. The port definition is at: ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# Error loading design
# End time: 17:24:33 on Nov 05,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# Compile of test_tb.v was successful.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:25:20 on Nov 05,2022
# Loading work.test_tb
# Loading work.RippelCarryAdder
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
# Loading work.Fulladder__0_1
# Loading work.datapath__0_0
# Loading work.FA_X1
# Loading work.Fulladder__0_3
# Loading work.datapath__0_2
# Loading work.Fulladder__0_5
# Loading work.datapath__0_4
# Loading work.Fulladder__0_7
# Loading work.datapath__0_6
# Loading work.Fulladder__0_9
# Loading work.datapath__0_8
# Loading work.Fulladder__0_11
# Loading work.datapath__0_10
# Loading work.Fulladder__0_13
# Loading work.datapath__0_12
# Loading work.Fulladder__0_15
# Loading work.datapath__0_14
# Loading work.Fulladder__0_17
# Loading work.datapath__0_16
# Loading work.Fulladder__0_19
# Loading work.datapath__0_18
# Loading work.Fulladder__0_21
# Loading work.datapath__0_20
# Loading work.Fulladder__0_23
# Loading work.datapath__0_22
# Loading work.Fulladder__0_25
# Loading work.datapath__0_24
# Loading work.Fulladder__0_27
# Loading work.datapath__0_26
# Loading work.Fulladder__0_29
# Loading work.datapath__0_28
# Loading work.Fulladder__0_31
# Loading work.datapath__0_30
# Loading work.Fulladder__0_33
# Loading work.datapath__0_32
# Loading work.Fulladder__0_35
# Loading work.datapath__0_34
# Loading work.Fulladder__0_37
# Loading work.datapath__0_36
# Loading work.Fulladder__0_39
# Loading work.datapath__0_38
# Loading work.Fulladder__0_41
# Loading work.datapath__0_40
# Loading work.Fulladder__0_43
# Loading work.datapath__0_42
# Loading work.Fulladder__0_45
# Loading work.datapath__0_44
# Loading work.Fulladder__0_47
# Loading work.datapath__0_46
# Loading work.Fulladder__0_49
# Loading work.datapath__0_48
# Loading work.Fulladder__0_51
# Loading work.datapath__0_50
# Loading work.Fulladder__0_53
# Loading work.datapath__0_52
# Loading work.Fulladder__0_55
# Loading work.datapath__0_54
# Loading work.Fulladder__0_57
# Loading work.datapath__0_56
# Loading work.Fulladder__0_59
# Loading work.datapath__0_58
# Loading work.Fulladder__0_61
# Loading work.datapath__0_60
# Loading work.Fulladder
# Loading work.datapath
run -all
# TestCase#           0, Type           0: fail Output sum            z Expected sum 2147483648 
# TestCase#           0 ,Type           1: failed with input 2147483647 and          1 and Output -2147483648 and overflow status 1
# TestCase#           0, Type           2: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           3: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           4: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           5: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           6: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           7: fail Output sum            z Expected sum 2147483648 
# TestCase#           1, Type           0: fail Output sum            z Expected sum 2147483647 
# TestCase#           1 ,Type           1: failed with input 4294967295 and 2147483648 and Output  2147483647 and overflow status 1
# TestCase#           1, Type           2: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           3: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           4: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           5: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           6: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           7: fail Output sum            z Expected sum 2147483647 
# TestCase#           2, Type           0: fail Output sum            z Expected sum 2147483646 
# TestCase#           2 ,Type           1: success
# TestCase#           2, Type           2: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           3: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           4: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           5: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           6: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           7: fail Output sum            z Expected sum 2147483646 
# TestCase#           3, Type           0: fail Output sum            z Expected sum 2147483649 
# TestCase#           3 ,Type           1: success
# TestCase#           3, Type           2: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           3: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           4: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           5: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           6: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           7: fail Output sum            z Expected sum 2147483649 
# TestCase#           4, Type           0: fail Output sum            z Expected sum 4294967294 
# TestCase#           4 ,Type           1: success
# TestCase#           4, Type           2: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           3: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           4: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           5: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           6: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           7: fail Output sum            z Expected sum 4294967294 
# TestCase#           5, Type           0: fail Output sum            z Expected sum          0 
# TestCase#           5 ,Type           1: success
# TestCase#           5, Type           2: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           3: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           4: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           5: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           6: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           7: fail Output sum            z Expected sum          0 
# TestCase#           6, Type           0: fail Output sum            z Expected sum     131070 
# TestCase#           6 ,Type           1: success
# TestCase#           6, Type           2: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           3: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           4: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           5: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           6: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           7: fail Output sum            z Expected sum     131070 
# TestCase#           7, Type           0: fail Output sum            z Expected sum   16777215 
# TestCase#           7 ,Type           1: success
# TestCase#           7, Type           2: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           3: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           4: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           5: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           6: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           7: fail Output sum            z Expected sum   16777215 
# Finish testbench
# ** Note: $finish    : D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v(156)
#    Time: 8 ns  Iteration: 0  Instance: /test_tb
# 1
# Break in Module test_tb at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v line 156
quit -sim
# End time: 17:25:31 on Nov 05,2022, Elapsed time: 0:00:11
# Errors: 0, Warnings: 2
# Compile of test_tb.v was successful.
# Compile of test_tb.v was successful with warnings.
# Compile of test_tb.v was successful with warnings.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:27:12 on Nov 05,2022
# Loading work.test_tb
# Loading work.NormalAdder
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
# Loading work.datapath
# Loading work.HA_X1
# Loading work.FA_X1
# Loading work.RippelCarryAdder
# Loading work.Fulladder__0_1
# Loading work.datapath__0_0
# Loading work.Fulladder__0_3
# Loading work.datapath__0_2
# Loading work.Fulladder__0_5
# Loading work.datapath__0_4
# Loading work.Fulladder__0_7
# Loading work.datapath__0_6
# Loading work.Fulladder__0_9
# Loading work.datapath__0_8
# Loading work.Fulladder__0_11
# Loading work.datapath__0_10
# Loading work.Fulladder__0_13
# Loading work.datapath__0_12
# Loading work.Fulladder__0_15
# Loading work.datapath__0_14
# Loading work.Fulladder__0_17
# Loading work.datapath__0_16
# Loading work.Fulladder__0_19
# Loading work.datapath__0_18
# Loading work.Fulladder__0_21
# Loading work.datapath__0_20
# Loading work.Fulladder__0_23
# Loading work.datapath__0_22
# Loading work.Fulladder__0_25
# Loading work.datapath__0_24
# Loading work.Fulladder__0_27
# Loading work.datapath__0_26
# Loading work.Fulladder__0_29
# Loading work.datapath__0_28
# Loading work.Fulladder__0_31
# Loading work.datapath__0_30
# Loading work.Fulladder__0_33
# Loading work.datapath__0_32
# Loading work.Fulladder__0_35
# Loading work.datapath__0_34
# Loading work.Fulladder__0_37
# Loading work.datapath__0_36
# Loading work.Fulladder__0_39
# Loading work.datapath__0_38
# Loading work.Fulladder__0_41
# Loading work.datapath__0_40
# Loading work.Fulladder__0_43
# Loading work.datapath__0_42
# Loading work.Fulladder__0_45
# Loading work.datapath__0_44
# Loading work.Fulladder__0_47
# Loading work.datapath__0_46
# Loading work.Fulladder__0_49
# Loading work.datapath__0_48
# Loading work.Fulladder__0_51
# Loading work.datapath__0_50
# Loading work.Fulladder__0_53
# Loading work.datapath__0_52
# Loading work.Fulladder__0_55
# Loading work.datapath__0_54
# Loading work.Fulladder__0_57
# Loading work.datapath__0_56
# Loading work.Fulladder__0_59
# Loading work.datapath__0_58
# Loading work.Fulladder__0_61
# Loading work.datapath__0_60
# Loading work.Fulladder
# ** Error (suppressible): (vsim-3389) Port 'in2' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# ** Error (suppressible): (vsim-3389) Port 'c_in' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# ** Error (suppressible): (vsim-3389) Port 'in1' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (2) for port 'p_0'. The port definition is at: ../Sythesis/Oasys/NormalAdder/verilog/demo_NormalAdder.syn.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/rca/genblk1_31_FA/i_0 File: ../Sythesis/Oasys/RippelCarryAdder/verilog/demo_RippelCarryAdder.syn.v Line: 630
# Error loading design
# End time: 17:27:12 on Nov 05,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 5
# Compile of test_tb.v was successful.
vsim -gui work.test_tb
# vsim -gui work.test_tb 
# Start time: 17:28:07 on Nov 05,2022
# Loading work.test_tb
# Loading work.carrySelectAdder
# Loading work.RCA16__0_94
# Loading work.FullAdder__0_93
# Loading work.datapath__0_92
# Loading work.FA_X1
# Loading work.FullAdder__0_91
# Loading work.datapath__0_90
# Loading work.FullAdder__0_89
# Loading work.datapath__0_88
# Loading work.FullAdder__0_87
# Loading work.datapath__0_86
# Loading work.FullAdder__0_85
# Loading work.datapath__0_84
# Loading work.FullAdder__0_83
# Loading work.datapath__0_82
# Loading work.FullAdder__0_81
# Loading work.datapath__0_80
# Loading work.FullAdder__0_79
# Loading work.datapath__0_78
# Loading work.FullAdder__0_77
# Loading work.datapath__0_76
# Loading work.FullAdder__0_75
# Loading work.datapath__0_74
# Loading work.FullAdder__0_73
# Loading work.datapath__0_72
# Loading work.FullAdder__0_71
# Loading work.datapath__0_70
# Loading work.FullAdder__0_69
# Loading work.datapath__0_68
# Loading work.FullAdder__0_67
# Loading work.datapath__0_66
# Loading work.FullAdder__0_65
# Loading work.datapath__0_64
# Loading work.FullAdder__0_63
# Loading work.datapath__0_62
# Loading work.RCA16__0_127
# Loading work.FullAdder__0_126
# Loading work.datapath__0_125
# Loading work.FullAdder__0_124
# Loading work.datapath__0_123
# Loading work.FullAdder__0_122
# Loading work.datapath__0_121
# Loading work.FullAdder__0_120
# Loading work.datapath__0_119
# Loading work.FullAdder__0_118
# Loading work.datapath__0_117
# Loading work.FullAdder__0_116
# Loading work.datapath__0_115
# Loading work.FullAdder__0_114
# Loading work.datapath__0_113
# Loading work.FullAdder__0_112
# Loading work.datapath__0_111
# Loading work.FullAdder__0_110
# Loading work.datapath__0_109
# Loading work.FullAdder__0_108
# Loading work.datapath__0_107
# Loading work.FullAdder__0_106
# Loading work.datapath__0_105
# Loading work.FullAdder__0_104
# Loading work.datapath__0_103
# Loading work.FullAdder__0_102
# Loading work.datapath__0_101
# Loading work.FullAdder__0_100
# Loading work.datapath__0_99
# Loading work.FullAdder__0_98
# Loading work.datapath__0_97
# Loading work.FullAdder__0_96
# Loading work.datapath__0_95
# Loading work.RCA16
# Loading work.FullAdder__0_33
# Loading work.datapath__0_32
# Loading work.FullAdder__0_35
# Loading work.datapath__0_34
# Loading work.FullAdder__0_37
# Loading work.datapath__0_36
# Loading work.FullAdder__0_39
# Loading work.datapath__0_38
# Loading work.FullAdder__0_41
# Loading work.datapath__0_40
# Loading work.FullAdder__0_43
# Loading work.datapath__0_42
# Loading work.FullAdder__0_45
# Loading work.datapath__0_44
# Loading work.FullAdder__0_47
# Loading work.datapath__0_46
# Loading work.FullAdder__0_49
# Loading work.datapath__0_48
# Loading work.FullAdder__0_51
# Loading work.datapath__0_50
# Loading work.FullAdder__0_53
# Loading work.datapath__0_52
# Loading work.FullAdder__0_55
# Loading work.datapath__0_54
# Loading work.FullAdder__0_57
# Loading work.datapath__0_56
# Loading work.FullAdder__0_59
# Loading work.datapath__0_58
# Loading work.FullAdder__0_61
# Loading work.datapath__0_60
# Loading work.FullAdder
# Loading work.datapath
# Loading work.Mux2x1__0_1
# Loading work.MUX2_X1
# Loading work.overflow
# Loading work.INV_X1
# Loading work.OAI33_X1
# Loading work.Mux2x1__0_3
# Loading work.Mux2x1__0_5
# Loading work.Mux2x1__0_7
# Loading work.Mux2x1__0_9
# Loading work.Mux2x1__0_11
# Loading work.Mux2x1__0_13
# Loading work.Mux2x1__0_15
# Loading work.Mux2x1__0_17
# Loading work.Mux2x1__0_19
# Loading work.Mux2x1__0_21
# Loading work.Mux2x1__0_23
# Loading work.Mux2x1__0_25
# Loading work.Mux2x1__0_27
# Loading work.Mux2x1__0_29
# Loading work.Mux2x1__0_31
# Loading work.Mux2x1
run -all
# TestCase#           0, Type           0: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           1: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           2: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           3: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           4: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           5: fail Output sum            z Expected sum 2147483648 
# TestCase#           0, Type           6: fail Output sum            z Expected sum 2147483648 
# TestCase#           0 ,Type           7: failed with input 2147483647 and          1 and Output -2147483648 and overflow status 1
# TestCase#           1, Type           0: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           1: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           2: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           3: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           4: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           5: fail Output sum            z Expected sum 2147483647 
# TestCase#           1, Type           6: fail Output sum            z Expected sum 2147483647 
# TestCase#           1 ,Type           7: failed with input 4294967295 and 2147483648 and Output  2147483647 and overflow status 1
# TestCase#           2, Type           0: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           1: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           2: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           3: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           4: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           5: fail Output sum            z Expected sum 2147483646 
# TestCase#           2, Type           6: fail Output sum            z Expected sum 2147483646 
# TestCase#           2 ,Type           7: success
# TestCase#           3, Type           0: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           1: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           2: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           3: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           4: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           5: fail Output sum            z Expected sum 2147483649 
# TestCase#           3, Type           6: fail Output sum            z Expected sum 2147483649 
# TestCase#           3 ,Type           7: success
# TestCase#           4, Type           0: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           1: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           2: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           3: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           4: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           5: fail Output sum            z Expected sum 4294967294 
# TestCase#           4, Type           6: fail Output sum            z Expected sum 4294967294 
# TestCase#           4 ,Type           7: success
# TestCase#           5, Type           0: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           1: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           2: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           3: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           4: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           5: fail Output sum            z Expected sum          0 
# TestCase#           5, Type           6: fail Output sum            z Expected sum          0 
# TestCase#           5 ,Type           7: success
# TestCase#           6, Type           0: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           1: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           2: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           3: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           4: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           5: fail Output sum            z Expected sum     131070 
# TestCase#           6, Type           6: fail Output sum            z Expected sum     131070 
# TestCase#           6 ,Type           7: success
# TestCase#           7, Type           0: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           1: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           2: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           3: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           4: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           5: fail Output sum            z Expected sum   16777215 
# TestCase#           7, Type           6: fail Output sum            z Expected sum   16777215 
# TestCase#           7 ,Type           7: success
# Finish testbench
# ** Note: $finish    : D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v(156)
#    Time: 8 ns  Iteration: 0  Instance: /test_tb
# 1
# Break in Module test_tb at D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/PostTestBench/test_tb.v line 156
quit -sim
# End time: 17:28:24 on Nov 05,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 2
