# THUMB Opcodes: Memory Load/Store (LDR/STR)


### THUMB.6: load PC-relative (for loading immediates from literal pool)

```
+-----------------------------------------------------------------------+
|       15-11  Must be 01001b for this type of instructions             |
|       N/A    Opcode (fixed)                                           |
|                LDR Rd,[PC,#nn]      ;load 32bit    Rd = WORD[PC+nn]   |
|       10-8   Rd - Destination Register   (R0..R7)                     |
|       7-0    nn - Unsigned offset        (0-1020 in steps of 4)       |
+-----------------------------------------------------------------------+
```

The value of PC will be interpreted as ((\$+4) AND NOT 2).
Return: No flags affected, data loaded into Rd.
Execution Time: 1S+1N+1I

### THUMB.7: load/store with register offset

```
+------------------------------------------------------------------------+
|       15-12  Must be 0101b for this type of instructions               |
|       11-10  Opcode (0-3)                                              |
|               0: STR  Rd,[Rb,Ro]   ;store 32bit data  WORD[Rb+Ro] = Rd |
|               1: STRB Rd,[Rb,Ro]   ;store  8bit data  BYTE[Rb+Ro] = Rd |
|               2: LDR  Rd,[Rb,Ro]   ;load  32bit data  Rd = WORD[Rb+Ro] |
|               3: LDRB Rd,[Rb,Ro]   ;load   8bit data  Rd = BYTE[Rb+Ro] |
|       9      Must be zero (0) for this type of instructions            |
|       8-6    Ro - Offset Register              (R0..R7)                |
|       5-3    Rb - Base Register                (R0..R7)                |
|       2-0    Rd - Source/Destination Register  (R0..R7)                |
+------------------------------------------------------------------------+
```

Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR

### THUMB.8: load/store sign-extended byte/halfword

```
+-----------------------------------------------------------------------------------+
|       15-12  Must be 0101b for this type of instructions                          |
|       11-10  Opcode (0-3)                                                         |
|               0: STRH Rd,[Rb,Ro]  ;store 16bit data          HALFWORD[Rb+Ro] = Rd |
|               1: LDSB Rd,[Rb,Ro]  ;load sign-extended 8bit   Rd = BYTE[Rb+Ro]     |
|               2: LDRH Rd,[Rb,Ro]  ;load zero-extended 16bit  Rd = HALFWORD[Rb+Ro] |
|               3: LDSH Rd,[Rb,Ro]  ;load sign-extended 16bit  Rd = HALFWORD[Rb+Ro] |
|       9      Must be set (1) for this type of instructions                        |
|       8-6    Ro - Offset Register              (R0..R7)                           |
|       5-3    Rb - Base Register                (R0..R7)                           |
|       2-0    Rd - Source/Destination Register  (R0..R7)                           |
+-----------------------------------------------------------------------------------+
```

Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR

### THUMB.9: load/store with immediate offset

```
+--------------------------------------------------------------------------------+
|       15-13  Must be 011b for this type of instructions                        |
|       12-11  Opcode (0-3)                                                      |
|               0: STR  Rd,[Rb,#nn]  ;store 32bit data   WORD[Rb+nn] = Rd        |
|               1: LDR  Rd,[Rb,#nn]  ;load  32bit data   Rd = WORD[Rb+nn]        |
|               2: STRB Rd,[Rb,#nn]  ;store  8bit data   BYTE[Rb+nn] = Rd        |
|               3: LDRB Rd,[Rb,#nn]  ;load   8bit data   Rd = BYTE[Rb+nn]        |
|       10-6   nn - Unsigned Offset              (0-31 for BYTE, 0-124 for WORD) |
|       5-3    Rb - Base Register                (R0..R7)                        |
|       2-0    Rd - Source/Destination Register  (R0..R7)                        |
+--------------------------------------------------------------------------------+
```

Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR

### THUMB.10: load/store halfword

```
+-----------------------------------------------------------------------------+
|       15-12  Must be 1000b for this type of instructions                    |
|       11     Opcode (0-1)                                                   |
|               0: STRH Rd,[Rb,#nn]  ;store 16bit data   HALFWORD[Rb+nn] = Rd |
|               1: LDRH Rd,[Rb,#nn]  ;load  16bit data   Rd = HALFWORD[Rb+nn] |
|       10-6   nn - Unsigned Offset              (0-62, step 2)               |
|       5-3    Rb - Base Register                (R0..R7)                     |
|       2-0    Rd - Source/Destination Register  (R0..R7)                     |
+-----------------------------------------------------------------------------+
```

Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR

### THUMB.11: load/store SP-relative

```
+-------------------------------------------------------------------------+
|       15-12  Must be 1001b for this type of instructions                |
|       11     Opcode (0-1)                                               |
|               0: STR  Rd,[SP,#nn]  ;store 32bit data   WORD[SP+nn] = Rd |
|               1: LDR  Rd,[SP,#nn]  ;load  32bit data   Rd = WORD[SP+nn] |
|       10-8   Rd - Source/Destination Register  (R0..R7)                 |
|       7-0    nn - Unsigned Offset              (0-1020, step 4)         |
+-------------------------------------------------------------------------+
```

Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR



