###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 00:42:39 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.009
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.055
= Required Time                -0.013
  Arrival Time                  0.085
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.231 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.230 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.186 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.182 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.182 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.145 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.145 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.019 | 0.100 |   0.053 |   -0.045 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40                      | 0.019 | 0.000 |   0.053 |   -0.045 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.011 | 0.011 |   0.064 |   -0.034 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40                    | 0.011 | 0.000 |   0.064 |   -0.034 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.024 | 0.020 |   0.085 |   -0.013 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.085 |   -0.013 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.059 |       |  -0.124 |   -0.026 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.042 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.046 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.062 | 0.004 |  -0.051 |    0.046 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.055 | 0.060 |   0.009 |    0.106 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.055 | 0.000 |   0.009 |    0.107 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.009
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.055
= Required Time                -0.013
  Arrival Time                  0.088
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.234 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.233 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.190 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.148 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.148 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.014 | 0.096 |   0.049 |   -0.052 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.014 | 0.000 |   0.049 |   -0.052 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.016 |   0.065 |   -0.036 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.065 |   -0.036 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.025 | 0.023 |   0.088 |   -0.013 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.025 | 0.000 |   0.088 |   -0.013 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.059 |       |  -0.124 |   -0.023 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |   -0.022 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.046 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.062 | 0.004 |  -0.051 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.055 | 0.060 |   0.009 |    0.110 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.055 | 0.000 |   0.009 |    0.110 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.009
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.055
= Required Time                -0.014
  Arrival Time                  0.088
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.235 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.234 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.191 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.187 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.187 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.149 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.149 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.098 |   0.051 |   -0.051 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.016 | 0.000 |   0.051 |   -0.051 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.017 | 0.015 |   0.065 |   -0.037 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.017 | 0.000 |   0.065 |   -0.037 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.028 | 0.023 |   0.088 |   -0.014 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.028 | 0.000 |   0.088 |   -0.014 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.059 |       |  -0.124 |   -0.022 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.047 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.051 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.062 | 0.004 |  -0.051 |    0.051 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.055 | 0.060 |   0.009 |    0.111 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.055 | 0.000 |   0.009 |    0.111 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__10_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.292
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.388 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.387 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.344 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.339 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.339 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.302 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.302 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.209 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.209 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.192 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.192 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.134 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.133 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.037 | 
     | test_pe/U198                                     |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.037 | 
     | test_pe/U198                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.034 |   0.253 |   -0.002 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.253 |   -0.002 | 
     | test_pe/test_opt_reg_file/U13                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.039 |   0.292 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.292 |    0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.131 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.132 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.199 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.204 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.204 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.285 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.032 |    0.286 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__14_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.292
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.388 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.387 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.344 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.340 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.340 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.302 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.302 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.209 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.209 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.192 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.192 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.134 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.133 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.037 | 
     | test_pe/U121                                     |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.037 | 
     | test_pe/U121                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.035 |   0.253 |   -0.002 | 
     | test_pe/test_opt_reg_file/U6                     |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.253 |   -0.002 | 
     | test_pe/test_opt_reg_file/U6                     | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.039 |   0.292 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.292 |    0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.131 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.132 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.200 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.204 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.204 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.285 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.286 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.293
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.389 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.388 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.345 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.340 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.340 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.303 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.303 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.210 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.210 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.193 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.193 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.135 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.134 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.038 | 
     | test_pe/U204                                     |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.038 | 
     | test_pe/U204                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.036 |   0.254 |   -0.002 | 
     | test_pe/test_opt_reg_file/U16                    |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.254 |   -0.002 | 
     | test_pe/test_opt_reg_file/U16                    | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.039 |   0.293 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.293 |    0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.132 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.133 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.201 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.205 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.286 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.287 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.293
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.389 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.388 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.345 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.341 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.341 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.303 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.303 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.193 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.193 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.135 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.134 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.039 | 
     | test_pe/U206                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.038 | 
     | test_pe/U206                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.036 |   0.255 |   -0.002 | 
     | test_pe/test_opt_reg_file/U17                   |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.255 |   -0.002 | 
     | test_pe/test_opt_reg_file/U17                   | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.039 |   0.293 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.293 |    0.037 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.132 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.133 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.201 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.205 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.286 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.293
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.389 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.389 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.345 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.341 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.341 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.303 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.303 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.193 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.193 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.136 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.135 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.039 | 
     | test_pe/U134                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.038 | 
     | test_pe/U134                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.032 |   0.250 |   -0.006 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.250 |   -0.006 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40                     | 0.023 | 0.042 |   0.293 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.023 | 0.000 |   0.293 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.133 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.133 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.201 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.205 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.205 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.287 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.032 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__15_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.293
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.390 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.389 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.346 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.341 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.341 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.304 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.304 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.211 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.194 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.194 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.136 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.135 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.039 | 
     | test_pe/U208                                     |              | OAI22D0BWP40                    | 0.102 | 0.000 |   0.218 |   -0.039 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.035 |   0.253 |   -0.004 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.253 |   -0.004 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.040 |   0.293 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.293 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.133 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.134 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.201 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.206 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.206 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.287 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.294
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.391 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.390 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.347 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.342 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.342 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.305 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.305 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.212 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.212 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.195 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.195 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.137 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.136 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.040 | 
     | test_pe/U202                                     |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.040 | 
     | test_pe/U202                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.034 |   0.252 |   -0.006 | 
     | test_pe/test_opt_reg_file/U15                    |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.252 |   -0.006 | 
     | test_pe/test_opt_reg_file/U15                    | A2 v -> Z v  | AO22D0BWP40                     | 0.023 | 0.042 |   0.294 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40                    | 0.023 | 0.000 |   0.294 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.134 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.135 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.202 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.207 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.207 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.288 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.289 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.296
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.392 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.391 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.347 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.343 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.343 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.306 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.306 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.196 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.196 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.138 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.137 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.041 | 
     | test_pe/U123                                    |              | OAI22D0BWP40                    | 0.102 | 0.000 |   0.218 |   -0.041 | 
     | test_pe/U123                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.026 | 0.037 |   0.255 |   -0.003 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.026 | 0.000 |   0.255 |   -0.003 | 
     | test_pe/test_opt_reg_file/U7                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.040 |   0.296 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.296 |    0.037 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.135 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.136 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.203 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.207 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.207 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.289 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.290 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.296
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.392 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.391 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.348 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.343 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.343 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.306 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.306 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.196 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.196 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.138 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.137 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.041 | 
     | test_pe/U115                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.041 | 
     | test_pe/U115                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.039 |   0.257 |   -0.002 | 
     | test_pe/test_opt_reg_file/U3                    |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.257 |   -0.002 | 
     | test_pe/test_opt_reg_file/U3                    | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.039 |   0.296 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.296 |    0.037 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.135 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.136 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.203 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.208 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.208 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.289 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.290 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.295
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.392 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.391 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.348 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.344 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.344 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.306 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.306 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.196 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.196 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.138 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.137 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.041 | 
     | test_pe/U129                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.041 | 
     | test_pe/U129                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.034 |   0.252 |   -0.007 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.252 |   -0.007 | 
     | test_pe/test_opt_reg_file/U10                   | A2 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.042 |   0.295 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.295 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.135 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.136 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.204 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.208 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.208 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.289 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.290 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.300
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.396 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.395 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.352 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.348 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.348 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.310 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.310 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.218 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.218 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.200 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.200 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.143 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.142 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.046 | 
     | test_pe/U125                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.045 | 
     | test_pe/U125                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.030 | 0.040 |   0.258 |   -0.005 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40                     | 0.030 | 0.000 |   0.258 |   -0.005 | 
     | test_pe/test_opt_reg_file/U8                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.042 |   0.300 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.300 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.139 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.140 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.208 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.212 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.294 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.294 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.037
  Arrival Time                  0.301
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.397 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.396 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.352 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.348 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.348 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.310 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.310 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.218 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.218 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.200 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.200 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.143 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.142 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.046 | 
     | test_pe/U117                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.046 | 
     | test_pe/U117                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.027 | 0.042 |   0.260 |   -0.004 | 
     | test_pe/test_opt_reg_file/U4                    |              | AO22D0BWP40                     | 0.027 | 0.000 |   0.260 |   -0.004 | 
     | test_pe/test_opt_reg_file/U4                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.040 |   0.301 |    0.037 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.301 |    0.037 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.140 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.141 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.208 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.212 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.294 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.295 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.035
  Arrival Time                  0.299
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.397 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.396 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.353 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.349 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.349 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.311 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.311 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.219 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.219 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.201 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.201 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                 | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.143 | 
     | test_pe/U113                                     |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.142 | 
     | test_pe/U113                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.047 | 
     | test_pe/U200                                     |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.046 | 
     | test_pe/U200                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.036 |   0.254 |   -0.010 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.254 |   -0.010 | 
     | test_pe/test_opt_reg_file/U14                    | A2 v -> Z v  | AO22D0BWP40                     | 0.027 | 0.045 |   0.299 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.027 | 0.000 |   0.299 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.140 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.141 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.209 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.213 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.294 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.032 |    0.296 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.035
  Arrival Time                  0.300
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.397 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.396 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.353 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.349 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.349 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.311 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.311 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.219 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.219 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.201 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.201 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.143 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.142 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.047 | 
     | test_pe/U127                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.046 | 
     | test_pe/U127                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.026 | 0.037 |   0.255 |   -0.009 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40                     | 0.026 | 0.000 |   0.255 |   -0.009 | 
     | test_pe/test_opt_reg_file/U9                    | A2 v -> Z v  | AO22D0BWP40                     | 0.025 | 0.044 |   0.300 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.025 | 0.000 |   0.300 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.140 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.141 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.209 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.213 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.294 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.296 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.302
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.399 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.398 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.354 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.350 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.350 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.313 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.313 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.220 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.220 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.203 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.203 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.145 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.144 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.048 | 
     | test_pe/U196                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.048 | 
     | test_pe/U196                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.028 | 0.038 |   0.256 |   -0.009 | 
     | test_pe/test_opt_reg_file/U12                   |              | AO22D0BWP40                     | 0.028 | 0.000 |   0.256 |   -0.009 | 
     | test_pe/test_opt_reg_file/U12                   | A2 v -> Z v  | AO22D0BWP40                     | 0.024 | 0.045 |   0.302 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.024 | 0.000 |   0.302 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.142 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.143 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.210 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.214 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.214 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.296 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.032 |    0.297 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.305
  Slack Time                    0.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.402 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.401 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.357 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.353 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.043 | 0.004 |  -0.085 |   -0.353 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.037 | 0.038 |  -0.047 |   -0.315 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.037 | 0.000 |  -0.047 |   -0.315 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.031 | 0.092 |   0.046 |   -0.223 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.046 |   -0.223 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 ^ -> ZN v | ND2D1BWP40                      | 0.014 | 0.018 |   0.063 |   -0.205 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                |              | ND2D1BWP40                      | 0.014 | 0.000 |   0.063 |   -0.205 | 
     | test_pe/test_opt_reg_d/FE_RC_0_1                | A2 v -> ZN ^ | ND2D1BWP40                      | 0.095 | 0.058 |   0.121 |   -0.148 | 
     | test_pe/U113                                    |              | IOA21D1BWP40                    | 0.095 | 0.001 |   0.122 |   -0.147 | 
     | test_pe/U113                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.102 | 0.096 |   0.218 |   -0.051 | 
     | test_pe/U119                                    |              | OAI22D0BWP40                    | 0.102 | 0.001 |   0.218 |   -0.051 | 
     | test_pe/U119                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.029 | 0.044 |   0.262 |   -0.007 | 
     | test_pe/test_opt_reg_file/U5                    |              | AO22D0BWP40                     | 0.029 | 0.000 |   0.262 |   -0.007 | 
     | test_pe/test_opt_reg_file/U5                    | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.043 |   0.305 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.305 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.059 |       |  -0.124 |    0.145 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.059 | 0.001 |  -0.123 |    0.146 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.062 | 0.068 |  -0.055 |    0.213 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.051 |    0.217 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.062 | 0.004 |  -0.051 |    0.217 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.068 | 0.082 |   0.030 |    0.299 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.068 | 0.001 |   0.031 |    0.299 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.063
  Arrival Time                  0.345
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.416 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.415 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.371 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.367 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.367 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.315 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.314 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.221 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.221 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.090 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.089 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.024 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.024 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |    0.042 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.087 |  0.002 |   0.327 |    0.044 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.030 |  0.028 |   0.355 |    0.072 | 
     | sb_wide/out_0_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.033 | -0.009 |   0.345 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.159 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.160 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.220 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.053 | 0.004 |  -0.059 |    0.224 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.089 |   0.030 |    0.313 | 
     | sb_wide/out_0_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.102 | 0.001 |   0.031 |    0.313 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.356
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.427 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.426 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.383 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.379 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.379 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.326 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.325 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.232 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.232 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.101 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.100 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.036 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.036 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |    0.031 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.333 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.088 |  0.008 |   0.333 |    0.039 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.035 |  0.032 |   0.365 |    0.071 | 
     | sb_wide/out_3_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.039 | -0.009 |   0.356 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.170 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.172 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.231 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.053 | 0.006 |  -0.057 |    0.237 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.089 |   0.031 |    0.325 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.101 | 0.000 |   0.032 |    0.326 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.031
  Arrival Time                  0.344
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.445 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.444 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.401 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.397 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.397 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.344 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.343 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.250 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.250 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.119 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.119 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.054 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.054 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |    0.013 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.322 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.087 | -0.003 |   0.322 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.033 |  0.031 |   0.353 |    0.041 | 
     | sb_wide/out_1_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.037 | -0.009 |   0.344 |    0.031 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.188 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.123 |    0.189 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.062 | 0.068 |  -0.055 |    0.257 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.003 |  -0.052 |    0.260 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.082 |   0.030 |    0.343 | 
     | sb_wide/out_1_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.001 |   0.031 |    0.344 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.036
  Arrival Time                  0.352
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.450 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.449 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.405 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.401 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.401 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.349 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.348 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.255 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.255 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.124 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.123 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.058 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.058 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |    0.008 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |    0.010 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.087 |  0.002 |   0.327 |    0.010 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.034 |  0.035 |   0.361 |    0.045 | 
     | sb_wide/out_3_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.038 | -0.009 |   0.352 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.193 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.123 |    0.194 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.062 | 0.068 |  -0.055 |    0.261 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.005 |  -0.051 |    0.266 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.084 |   0.034 |    0.351 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.078 | 0.001 |   0.035 |    0.351 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.026
  Arrival Time                  0.347
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.453 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.410 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.406 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.406 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.353 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.352 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.259 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.259 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.128 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.128 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.063 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.063 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |    0.004 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.322 |    0.000 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.087 | -0.004 |   0.322 |    0.000 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.035 |  0.034 |   0.356 |    0.034 | 
     | sb_wide/out_2_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.039 | -0.009 |   0.347 |    0.026 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.197 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.123 |    0.198 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.062 | 0.068 |  -0.055 |    0.266 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.002 |  -0.053 |    0.268 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.080 |   0.027 |    0.348 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.069 | 0.001 |   0.027 |    0.349 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.033
  Arrival Time                  0.354
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.410 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.406 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.406 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.353 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.352 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.259 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.259 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.129 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.128 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.063 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.063 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |    0.003 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.333 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.088 |  0.008 |   0.333 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.023 |  0.031 |   0.364 |    0.042 | 
     | sb_wide/out_0_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.026 | -0.009 |   0.354 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.198 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.123 |    0.198 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.062 | 0.068 |  -0.055 |    0.266 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.005 |  -0.051 |    0.271 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.080 |   0.030 |    0.351 | 
     | sb_wide/out_0_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.070 | 0.001 |   0.031 |    0.352 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.065
  Arrival Time                  0.387
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.455 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.411 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.407 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.407 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.354 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.354 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.068 |   -0.254 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40                     | 0.038 |  0.000 |   0.068 |   -0.254 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.130 |  0.094 |   0.162 |   -0.160 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.130 |  0.002 |   0.164 |   -0.158 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.063 |   0.227 |   -0.095 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.046 |  0.000 |   0.227 |   -0.095 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.279 |  0.132 |   0.359 |    0.037 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.355 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.237 | -0.004 |   0.355 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.023 |  0.042 |   0.397 |    0.074 | 
     | sb_wide/out_0_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.026 | -0.009 |   0.387 |    0.065 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.198 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.200 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.259 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.053 | 0.004 |  -0.059 |    0.264 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.089 |   0.030 |    0.353 | 
     | sb_wide/out_0_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.102 | 0.001 |   0.031 |    0.353 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.033
= Required Time                 0.034
  Arrival Time                  0.360
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.415 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.411 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.358 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.357 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.264 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.264 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.133 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.132 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.068 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.068 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |   -0.001 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.332 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.088 |  0.007 |   0.332 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.026 |  0.036 |   0.368 |    0.042 | 
     | sb_wide/out_2_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.029 | -0.009 |   0.360 |    0.034 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.202 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.059 | 0.001 |  -0.123 |    0.203 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.062 | 0.068 |  -0.055 |    0.271 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.062 | 0.003 |  -0.052 |    0.274 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.083 |   0.031 |    0.357 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.031 |    0.357 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.388
  Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.415 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.411 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.358 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.358 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.068 |   -0.259 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40                     | 0.038 |  0.000 |   0.068 |   -0.259 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.130 |  0.094 |   0.162 |   -0.165 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.130 |  0.002 |   0.164 |   -0.163 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.063 |   0.227 |   -0.099 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.046 |  0.000 |   0.227 |   -0.099 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.279 |  0.132 |   0.359 |    0.033 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.362 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.240 |  0.003 |   0.362 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.023 |  0.035 |   0.398 |    0.071 | 
     | sb_wide/out_1_3_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.026 | -0.009 |   0.388 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.203 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.204 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.263 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.006 |  -0.057 |    0.269 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.086 |   0.029 |    0.355 | 
     | sb_wide/out_1_3_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.096 | 0.001 |   0.029 |    0.356 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.068
  Arrival Time                  0.396
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.461 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.460 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.416 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.412 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.412 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.360 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.358 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.102 |   0.071 |   -0.256 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.072 |   -0.256 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.167 |  0.129 |   0.200 |   -0.127 | 
     | test_pe/FE_RC_5_0                                  |                  | MAOI22D1BWP40                   | 0.167 |  0.001 |   0.201 |   -0.127 | 
     | test_pe/FE_RC_5_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.032 |  0.062 |   0.263 |   -0.065 | 
     | test_pe/FE_OFC8_pe_out_res_14                      |                  | CKBD5BWP40                      | 0.032 |  0.000 |   0.263 |   -0.065 | 
     | test_pe/FE_OFC8_pe_out_res_14                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.175 |  0.089 |   0.352 |    0.024 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.370 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.153 |  0.018 |   0.370 |    0.042 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd4_4i_8b           | 0.024 |  0.035 |   0.405 |    0.077 | 
     | sb_wide/out_1_4_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.027 | -0.009 |   0.396 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.204 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.205 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.265 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.009 |  -0.054 |    0.273 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.088 |   0.034 |    0.362 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.101 | 0.000 |   0.034 |    0.362 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.018
  Arrival Time                  0.348
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.419 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.415 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD1BWP40                    | 0.043 | 0.004 |  -0.085 |   -0.415 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD1BWP40                    | 0.065 | 0.053 |  -0.032 |   -0.362 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.065 | 0.000 |  -0.032 |   -0.362 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.104 |   0.072 |   -0.259 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.072 |   -0.259 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.094 |   -0.236 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.094 |   -0.236 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.019 | 0.021 |   0.115 |   -0.215 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.019 | 0.000 |   0.115 |   -0.215 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.024 | 0.051 |   0.165 |   -0.165 | 
     | test_pe/U7                                         |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.166 |   -0.165 | 
     | test_pe/U7                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.190 |   -0.141 | 
     | test_pe/U26                                        |              | AOI32D1BWP40                    | 0.028 | 0.000 |   0.190 |   -0.141 | 
     | test_pe/U26                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.030 | 0.028 |   0.217 |   -0.113 | 
     | test_pe/U31                                        |              | AO21D4BWP40                     | 0.030 | 0.000 |   0.217 |   -0.113 | 
     | test_pe/U31                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.062 |   0.279 |   -0.051 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.285 |   -0.045 | 
     | sb_1b/U70                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.285 |   -0.045 | 
     | sb_1b/U70                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.033 | 0.032 |   0.317 |   -0.013 | 
     | sb_1b/U153                                         |              | AOI22D0BWP40                    | 0.033 | 0.000 |   0.317 |   -0.013 | 
     | sb_1b/U153                                         | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.034 | 0.031 |   0.348 |    0.018 | 
     | sb_1b/out_1_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.034 | 0.000 |   0.348 |    0.018 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.059 |       |  -0.124 |    0.206 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.059 | 0.001 |  -0.123 |    0.208 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.060 |  -0.063 |    0.267 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.009 |  -0.054 |    0.276 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.029 |    0.359 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.031 |    0.361 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.062
  Arrival Time                  0.393
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.420 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.416 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.416 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.363 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.363 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.068 |   -0.263 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D1BWP40                     | 0.038 |  0.000 |   0.068 |   -0.263 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.147 |  0.110 |   0.178 |   -0.154 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.147 |  0.000 |   0.178 |   -0.153 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.049 |  0.066 |   0.245 |   -0.087 | 
     | test_pe/FE_OFC48_pe_out_res_0                      |                  | CKBD4BWP40                      | 0.049 |  0.000 |   0.245 |   -0.087 | 
     | test_pe/FE_OFC48_pe_out_res_0                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.262 |  0.123 |   0.368 |    0.036 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.367 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.225 | -0.001 |   0.367 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd4_4i_8b           | 0.023 |  0.036 |   0.403 |    0.071 | 
     | sb_wide/out_1_3_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.026 | -0.009 |   0.393 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.207 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.209 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.268 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.006 |  -0.057 |    0.274 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.086 |   0.029 |    0.360 | 
     | sb_wide/out_1_3_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.096 | 0.001 |   0.029 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.058
  Arrival Time                  0.390
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.420 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.416 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.416 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.363 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.362 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.102 |   0.071 |   -0.260 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.072 |   -0.260 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.167 |  0.129 |   0.200 |   -0.131 | 
     | test_pe/FE_RC_5_0                                  |                  | MAOI22D1BWP40                   | 0.167 |  0.001 |   0.201 |   -0.131 | 
     | test_pe/FE_RC_5_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.032 |  0.062 |   0.263 |   -0.069 | 
     | test_pe/FE_OFC8_pe_out_res_14                      |                  | CKBD5BWP40                      | 0.032 |  0.000 |   0.263 |   -0.069 | 
     | test_pe/FE_OFC8_pe_out_res_14                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.175 |  0.089 |   0.352 |    0.020 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.362 |    0.030 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.152 |  0.009 |   0.362 |    0.030 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd4_4i_8b           | 0.034 |  0.038 |   0.399 |    0.068 | 
     | sb_wide/out_1_3_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.038 | -0.009 |   0.390 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.208 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.209 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.268 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.006 |  -0.057 |    0.274 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.086 |   0.029 |    0.360 | 
     | sb_wide/out_1_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.096 | 0.001 |   0.029 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.016
  Arrival Time                  0.349
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.466 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.465 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.422 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.418 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD1BWP40                    | 0.043 | 0.004 |  -0.085 |   -0.418 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD1BWP40                    | 0.065 | 0.053 |  -0.032 |   -0.365 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.065 | 0.000 |  -0.032 |   -0.365 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.104 |   0.072 |   -0.261 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.072 |   -0.261 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.094 |   -0.239 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.094 |   -0.239 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.019 | 0.021 |   0.115 |   -0.218 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.019 | 0.000 |   0.115 |   -0.218 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.024 | 0.051 |   0.165 |   -0.168 | 
     | test_pe/U7                                         |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.166 |   -0.167 | 
     | test_pe/U7                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.190 |   -0.144 | 
     | test_pe/U26                                        |              | AOI32D1BWP40                    | 0.028 | 0.000 |   0.190 |   -0.144 | 
     | test_pe/U26                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.030 | 0.028 |   0.217 |   -0.116 | 
     | test_pe/U31                                        |              | AO21D4BWP40                     | 0.030 | 0.000 |   0.217 |   -0.116 | 
     | test_pe/U31                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.062 |   0.279 |   -0.054 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.285 |   -0.048 | 
     | sb_1b/U60                                          |              | AOI22D0BWP40                    | 0.044 | 0.005 |   0.285 |   -0.048 | 
     | sb_1b/U60                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.031 |   0.316 |   -0.017 | 
     | sb_1b/U144                                         |              | AOI22D1BWP40                    | 0.032 | 0.000 |   0.316 |   -0.017 | 
     | sb_1b/U144                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.039 | 0.033 |   0.349 |    0.016 | 
     | sb_1b/out_1_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.039 | 0.000 |   0.349 |    0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.059 |       |  -0.124 |    0.209 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.059 | 0.001 |  -0.123 |    0.210 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.060 |  -0.063 |    0.270 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.009 |  -0.054 |    0.279 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.029 |    0.362 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.030 |    0.363 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.011
  Arrival Time                  0.344
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.466 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.465 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.422 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.418 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD1BWP40                    | 0.043 | 0.004 |  -0.085 |   -0.418 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD1BWP40                    | 0.065 | 0.053 |  -0.032 |   -0.365 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.065 | 0.000 |  -0.032 |   -0.365 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.104 |   0.072 |   -0.261 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.072 |   -0.261 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.094 |   -0.239 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.094 |   -0.239 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.019 | 0.021 |   0.115 |   -0.218 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.019 | 0.000 |   0.115 |   -0.218 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.024 | 0.051 |   0.165 |   -0.168 | 
     | test_pe/U7                                         |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.166 |   -0.167 | 
     | test_pe/U7                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.190 |   -0.144 | 
     | test_pe/U26                                        |              | AOI32D1BWP40                    | 0.028 | 0.000 |   0.190 |   -0.144 | 
     | test_pe/U26                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.030 | 0.028 |   0.217 |   -0.116 | 
     | test_pe/U31                                        |              | AO21D4BWP40                     | 0.030 | 0.000 |   0.217 |   -0.116 | 
     | test_pe/U31                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.062 |   0.279 |   -0.054 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.285 |   -0.048 | 
     | sb_1b/U40                                          |              | AOI22D1BWP40                    | 0.044 | 0.005 |   0.285 |   -0.048 | 
     | sb_1b/U40                                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.024 | 0.027 |   0.311 |   -0.022 | 
     | sb_1b/U135                                         |              | AOI22D1BWP40                    | 0.024 | 0.000 |   0.311 |   -0.022 | 
     | sb_1b/U135                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.051 | 0.033 |   0.344 |    0.011 | 
     | sb_1b/out_2_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.051 | 0.000 |   0.344 |    0.011 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.059 |       |  -0.124 |    0.209 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.059 | 0.001 |  -0.123 |    0.210 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.060 |  -0.063 |    0.270 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.009 |  -0.054 |    0.279 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.029 |    0.362 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.031 |    0.364 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_10_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.061
  Arrival Time                  0.395
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.467 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.466 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.423 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.419 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.419 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.366 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |                  | DFCNQD1BWP40                    | 0.046 |  0.002 |  -0.030 |   -0.364 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.064 |  0.112 |   0.081 |   -0.253 | 
     | test_pe/test_opt_reg_file/U31                      |                  | AO22D1BWP40                     | 0.064 |  0.000 |   0.081 |   -0.253 | 
     | test_pe/test_opt_reg_file/U31                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.137 |  0.115 |   0.196 |   -0.138 | 
     | test_pe/U74                                        |                  | MAOI22D0BWP40                   | 0.137 |  0.001 |   0.197 |   -0.137 | 
     | test_pe/U74                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.050 |  0.066 |   0.263 |   -0.071 | 
     | test_pe/FE_OFC35_pe_out_res_10                     |                  | CKBD5BWP40                      | 0.050 |  0.000 |   0.263 |   -0.071 | 
     | test_pe/FE_OFC35_pe_out_res_10                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.196 |  0.099 |   0.363 |    0.029 | 
     | test_pe                                            | res[10] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.366 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.168 |  0.003 |   0.366 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  | I3_2 ^ -> ZN_2 v | nem_ohmux_invd4_4i_8b           | 0.035 |  0.039 |   0.404 |    0.070 | 
     | sb_wide/out_0_2_id1_bar_reg_10_                    |                  | DFQD0BWP40                      | 0.039 | -0.009 |   0.395 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.210 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.211 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.271 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.053 | 0.004 |  -0.059 |    0.275 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.089 |   0.030 |    0.364 | 
     | sb_wide/out_0_2_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.102 | 0.001 |   0.031 |    0.365 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_10_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.058
  Arrival Time                  0.393
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.467 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.424 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.420 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.420 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.367 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |                  | DFCNQD1BWP40                    | 0.046 |  0.002 |  -0.030 |   -0.365 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.064 |  0.112 |   0.081 |   -0.254 | 
     | test_pe/test_opt_reg_file/U31                      |                  | AO22D1BWP40                     | 0.064 |  0.000 |   0.081 |   -0.254 | 
     | test_pe/test_opt_reg_file/U31                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.137 |  0.115 |   0.196 |   -0.139 | 
     | test_pe/U74                                        |                  | MAOI22D0BWP40                   | 0.137 |  0.001 |   0.197 |   -0.138 | 
     | test_pe/U74                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.050 |  0.066 |   0.263 |   -0.072 | 
     | test_pe/FE_OFC35_pe_out_res_10                     |                  | CKBD5BWP40                      | 0.050 |  0.000 |   0.263 |   -0.072 | 
     | test_pe/FE_OFC35_pe_out_res_10                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.196 |  0.099 |   0.363 |    0.028 | 
     | test_pe                                            | res[10] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.367 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.168 |  0.004 |   0.367 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_2 ^ -> ZN_2 v | nem_ohmux_invd4_4i_8b           | 0.034 |  0.036 |   0.403 |    0.067 | 
     | sb_wide/out_1_3_id1_bar_reg_10_                    |                  | DFQD0BWP40                      | 0.038 | -0.009 |   0.393 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.211 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.212 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.272 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.006 |  -0.057 |    0.278 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.086 |   0.029 |    0.364 | 
     | sb_wide/out_1_3_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.096 | 0.000 |   0.029 |    0.364 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_10_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.068
  Arrival Time                  0.405
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.469 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.425 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.421 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.421 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.368 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |                  | DFCNQD1BWP40                    | 0.046 |  0.002 |  -0.030 |   -0.367 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.064 |  0.112 |   0.081 |   -0.255 | 
     | test_pe/test_opt_reg_file/U31                      |                  | AO22D1BWP40                     | 0.064 |  0.000 |   0.081 |   -0.255 | 
     | test_pe/test_opt_reg_file/U31                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.137 |  0.115 |   0.196 |   -0.140 | 
     | test_pe/U74                                        |                  | MAOI22D0BWP40                   | 0.137 |  0.001 |   0.197 |   -0.140 | 
     | test_pe/U74                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.050 |  0.066 |   0.263 |   -0.073 | 
     | test_pe/FE_OFC35_pe_out_res_10                     |                  | CKBD5BWP40                      | 0.050 |  0.000 |   0.263 |   -0.073 | 
     | test_pe/FE_OFC35_pe_out_res_10                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.196 |  0.099 |   0.363 |    0.026 | 
     | test_pe                                            | res[10] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.379 |    0.043 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.171 |  0.016 |   0.379 |    0.043 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_2 ^ -> ZN_2 v | nem_ohmux_invd4_4i_8b           | 0.023 |  0.035 |   0.414 |    0.078 | 
     | sb_wide/out_1_4_id1_bar_reg_10_                    |                  | DFQD0BWP40                      | 0.025 | -0.009 |   0.405 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.212 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.214 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.273 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.009 |  -0.054 |    0.282 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.088 |   0.034 |    0.371 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.101 | 0.000 |   0.035 |    0.371 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.069
  Arrival Time                  0.407
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.470 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.427 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.423 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.423 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.370 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.369 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.276 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.276 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.145 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.145 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.080 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.080 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |   -0.013 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.326 |   -0.012 | 
     | sb_wide/FE_OFC127_pe_out_res_15                    |                  | CKBD5BWP40                      | 0.101 |  0.001 |   0.326 |   -0.012 | 
     | sb_wide/FE_OFC127_pe_out_res_15                    | I ^ -> Z ^       | CKBD5BWP40                      | 0.072 |  0.065 |   0.391 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.063 |  0.001 |   0.392 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.022 |  0.024 |   0.416 |    0.078 | 
     | sb_wide/out_1_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.024 | -0.009 |   0.407 |    0.069 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.214 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.216 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.275 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.009 |  -0.054 |    0.284 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.088 |   0.034 |    0.372 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.101 | 0.000 |   0.034 |    0.373 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.014
  Arrival Time                  0.352
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.470 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.427 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.423 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD1BWP40                    | 0.043 | 0.004 |  -0.085 |   -0.423 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD1BWP40                    | 0.065 | 0.053 |  -0.032 |   -0.371 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.065 | 0.000 |  -0.032 |   -0.371 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.104 |   0.072 |   -0.267 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.072 |   -0.267 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.094 |   -0.244 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.094 |   -0.244 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.019 | 0.021 |   0.115 |   -0.224 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.019 | 0.000 |   0.115 |   -0.224 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.024 | 0.051 |   0.165 |   -0.173 | 
     | test_pe/U7                                         |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.166 |   -0.173 | 
     | test_pe/U7                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.190 |   -0.149 | 
     | test_pe/U26                                        |              | AOI32D1BWP40                    | 0.028 | 0.000 |   0.190 |   -0.149 | 
     | test_pe/U26                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.030 | 0.028 |   0.217 |   -0.121 | 
     | test_pe/U31                                        |              | AO21D4BWP40                     | 0.030 | 0.000 |   0.217 |   -0.121 | 
     | test_pe/U31                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.062 |   0.279 |   -0.059 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.286 |   -0.053 | 
     | sb_1b/U4                                           |              | AOI22D0BWP40                    | 0.044 | 0.007 |   0.286 |   -0.053 | 
     | sb_1b/U4                                           | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.033 | 0.033 |   0.319 |   -0.019 | 
     | sb_1b/U7                                           |              | AOI22D1BWP40                    | 0.033 | 0.000 |   0.319 |   -0.019 | 
     | sb_1b/U7                                           | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.046 | 0.033 |   0.352 |    0.014 | 
     | sb_1b/out_3_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.046 | 0.000 |   0.352 |    0.014 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.059 |       |  -0.124 |    0.214 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.059 | 0.001 |  -0.123 |    0.216 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.060 |  -0.063 |    0.275 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.009 |  -0.054 |    0.284 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.029 |    0.368 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.002 |   0.031 |    0.370 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.394
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.428 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.424 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.424 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.371 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.370 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.102 |   0.071 |   -0.268 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.072 |   -0.268 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.167 |  0.129 |   0.200 |   -0.139 | 
     | test_pe/FE_RC_5_0                                  |                  | MAOI22D1BWP40                   | 0.167 |  0.001 |   0.201 |   -0.139 | 
     | test_pe/FE_RC_5_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.032 |  0.062 |   0.263 |   -0.077 | 
     | test_pe/FE_OFC8_pe_out_res_14                      |                  | CKBD5BWP40                      | 0.032 |  0.000 |   0.263 |   -0.077 | 
     | test_pe/FE_OFC8_pe_out_res_14                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.175 |  0.089 |   0.352 |    0.013 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.365 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.153 |  0.012 |   0.365 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd4_4i_8b           | 0.027 |  0.039 |   0.404 |    0.064 | 
     | sb_wide/out_3_4_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.030 | -0.009 |   0.394 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.215 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.217 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.276 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.009 |  -0.054 |    0.285 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.081 |   0.027 |    0.367 | 
     | sb_wide/out_3_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.076 | 0.000 |   0.028 |    0.367 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.016
  Arrival Time                  0.356
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.429 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.425 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD1BWP40                    | 0.043 | 0.004 |  -0.085 |   -0.425 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD1BWP40                    | 0.065 | 0.053 |  -0.032 |   -0.372 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.065 | 0.000 |  -0.032 |   -0.372 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.104 |   0.072 |   -0.268 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.072 |   -0.268 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.094 |   -0.246 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.094 |   -0.246 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.019 | 0.021 |   0.115 |   -0.225 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.019 | 0.000 |   0.115 |   -0.225 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.024 | 0.051 |   0.165 |   -0.175 | 
     | test_pe/U7                                         |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.166 |   -0.174 | 
     | test_pe/U7                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.190 |   -0.150 | 
     | test_pe/U26                                        |              | AOI32D1BWP40                    | 0.028 | 0.000 |   0.190 |   -0.150 | 
     | test_pe/U26                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.030 | 0.028 |   0.217 |   -0.123 | 
     | test_pe/U31                                        |              | AO21D4BWP40                     | 0.030 | 0.000 |   0.217 |   -0.123 | 
     | test_pe/U31                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.062 |   0.279 |   -0.061 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.286 |   -0.054 | 
     | sb_1b/U10                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.286 |   -0.054 | 
     | sb_1b/U10                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.030 |   0.316 |   -0.024 | 
     | sb_1b/FE_RC_21_0                                   |              | MAOI22D0BWP40                   | 0.028 | 0.000 |   0.316 |   -0.024 | 
     | sb_1b/FE_RC_21_0                                   | A1 ^ -> ZN v | MAOI22D0BWP40                   | 0.039 | 0.039 |   0.356 |    0.016 | 
     | sb_1b/out_0_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.039 | 0.000 |   0.356 |    0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.059 |       |  -0.124 |    0.216 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.059 | 0.001 |  -0.123 |    0.217 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.060 |  -0.063 |    0.277 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.009 |  -0.054 |    0.286 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.029 |    0.369 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.031 |    0.370 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_0_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.051
  Arrival Time                  0.391
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.429 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.424 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.424 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.372 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.371 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.102 |   0.071 |   -0.269 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.072 |   -0.268 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.167 |  0.129 |   0.200 |   -0.140 | 
     | test_pe/FE_RC_5_0                                  |                  | MAOI22D1BWP40                   | 0.167 |  0.001 |   0.201 |   -0.139 | 
     | test_pe/FE_RC_5_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.032 |  0.062 |   0.263 |   -0.077 | 
     | test_pe/FE_OFC8_pe_out_res_14                      |                  | CKBD5BWP40                      | 0.032 |  0.000 |   0.263 |   -0.077 | 
     | test_pe/FE_OFC8_pe_out_res_14                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.175 |  0.089 |   0.352 |    0.012 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.367 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.153 |  0.015 |   0.367 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd4_4i_8b           | 0.029 |  0.033 |   0.400 |    0.060 | 
     | sb_wide/out_0_3_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.032 | -0.009 |   0.391 |    0.051 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.216 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.217 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.277 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.008 |  -0.055 |    0.285 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.079 |   0.024 |    0.364 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.072 | 0.001 |   0.025 |    0.365 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.055
  Arrival Time                  0.395
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.429 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.425 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.425 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.372 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.371 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.102 |   0.071 |   -0.269 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.072 |   -0.269 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.167 |  0.129 |   0.200 |   -0.140 | 
     | test_pe/FE_RC_5_0                                  |                  | MAOI22D1BWP40                   | 0.167 |  0.001 |   0.201 |   -0.139 | 
     | test_pe/FE_RC_5_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.032 |  0.062 |   0.263 |   -0.077 | 
     | test_pe/FE_OFC8_pe_out_res_14                      |                  | CKBD5BWP40                      | 0.032 |  0.000 |   0.263 |   -0.077 | 
     | test_pe/FE_OFC8_pe_out_res_14                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.175 |  0.089 |   0.352 |    0.012 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.360 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.152 |  0.008 |   0.360 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd4_4i_8b           | 0.039 |  0.044 |   0.404 |    0.064 | 
     | sb_wide/out_3_3_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.043 | -0.009 |   0.395 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.216 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.218 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.277 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.053 | 0.006 |  -0.057 |    0.283 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.093 | 0.084 |   0.027 |    0.367 | 
     | sb_wide/out_3_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.093 | 0.000 |   0.028 |    0.368 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_3_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.068
  Arrival Time                  0.409
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.474 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.430 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.426 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.426 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.373 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.373 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.026 |  0.092 |   0.060 |   -0.281 | 
     | test_pe/test_opt_reg_file/U25                      |                  | AO22D1BWP40                     | 0.026 |  0.000 |   0.060 |   -0.281 | 
     | test_pe/test_opt_reg_file/U25                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.172 |  0.108 |   0.168 |   -0.173 | 
     | test_pe/U105                                       |                  | MAOI22D0BWP40                   | 0.172 |  0.001 |   0.169 |   -0.173 | 
     | test_pe/U105                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.036 |  0.061 |   0.230 |   -0.112 | 
     | test_pe/FE_OFC43_pe_out_res_3                      |                  | BUFFD3BWP40                     | 0.036 |  0.000 |   0.230 |   -0.112 | 
     | test_pe/FE_OFC43_pe_out_res_3                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.262 |  0.145 |   0.375 |    0.034 | 
     | test_pe                                            | res[3] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.379 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.225 |  0.004 |   0.379 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   | I3_3 ^ -> ZN_3 v | nem_ohmux_invd4_4i_8b           | 0.024 |  0.040 |   0.419 |    0.078 | 
     | sb_wide/out_1_4_id1_bar_reg_3_                     |                  | DFQD0BWP40                      | 0.027 | -0.009 |   0.409 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.217 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.219 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.278 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.009 |  -0.054 |    0.287 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.088 |   0.034 |    0.375 | 
     | sb_wide/out_1_4_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.101 | 0.001 |   0.035 |    0.376 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.046
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.068
  Arrival Time                  0.410
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.474 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.430 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.426 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.426 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.373 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.372 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.102 |   0.071 |   -0.270 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.072 |   -0.270 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.167 |  0.129 |   0.200 |   -0.141 | 
     | test_pe/FE_RC_5_0                                  |                  | MAOI22D1BWP40                   | 0.167 |  0.001 |   0.201 |   -0.140 | 
     | test_pe/FE_RC_5_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.032 |  0.062 |   0.263 |   -0.078 | 
     | test_pe/FE_OFC8_pe_out_res_14                      |                  | CKBD5BWP40                      | 0.032 |  0.000 |   0.263 |   -0.078 | 
     | test_pe/FE_OFC8_pe_out_res_14                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.175 |  0.089 |   0.352 |    0.011 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.354 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.151 |  0.002 |   0.354 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd4_4i_8b           | 0.026 |  0.035 |   0.389 |    0.047 | 
     | sb_wide/FE_PHC194_out_0_2_i_bar_14                 |                  | BUFFD0BWP40                     | 0.029 | -0.009 |   0.379 |    0.038 | 
     | sb_wide/FE_PHC194_out_0_2_i_bar_14                 | I v -> Z v       | BUFFD0BWP40                     | 0.014 |  0.030 |   0.410 |    0.068 | 
     | sb_wide/out_0_2_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.014 |  0.000 |   0.410 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.217 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.219 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.278 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.053 | 0.004 |  -0.059 |    0.283 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.089 |   0.030 |    0.372 | 
     | sb_wide/out_0_2_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.102 | 0.001 |   0.031 |    0.372 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.068
  Arrival Time                  0.411
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.474 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.431 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.427 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.427 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.374 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.374 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.038 |  0.099 |   0.068 |   -0.274 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D2BWP40                     | 0.038 |  0.000 |   0.068 |   -0.274 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D2BWP40                     | 0.130 |  0.094 |   0.162 |   -0.181 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.130 |  0.002 |   0.164 |   -0.179 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.063 |   0.227 |   -0.115 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.046 |  0.000 |   0.227 |   -0.115 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.279 |  0.132 |   0.359 |    0.017 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.378 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   |                  | nem_ohmux_invd4_4i_8b           | 0.243 |  0.019 |   0.378 |    0.036 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd4_4i_8b           | 0.023 |  0.042 |   0.420 |    0.078 | 
     | sb_wide/out_1_4_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.026 | -0.009 |   0.411 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.218 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.220 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.279 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.009 |  -0.054 |    0.288 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.088 |   0.034 |    0.376 | 
     | sb_wide/out_1_4_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.101 | 0.001 |   0.035 |    0.377 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.054
  Arrival Time                  0.397
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.432 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.428 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.428 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.375 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.374 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.102 |   0.071 |   -0.272 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.072 |   -0.272 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.167 |  0.129 |   0.200 |   -0.143 | 
     | test_pe/FE_RC_5_0                                  |                  | MAOI22D1BWP40                   | 0.167 |  0.001 |   0.201 |   -0.142 | 
     | test_pe/FE_RC_5_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.032 |  0.062 |   0.263 |   -0.080 | 
     | test_pe/FE_OFC8_pe_out_res_14                      |                  | CKBD5BWP40                      | 0.032 |  0.000 |   0.263 |   -0.080 | 
     | test_pe/FE_OFC8_pe_out_res_14                      | I ^ -> Z ^       | CKBD5BWP40                      | 0.175 |  0.089 |   0.352 |    0.009 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.367 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.153 |  0.014 |   0.367 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd4_4i_8b           | 0.023 |  0.040 |   0.407 |    0.064 | 
     | sb_wide/out_0_4_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.026 | -0.009 |   0.397 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.219 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.280 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.054 | 0.008 |  -0.055 |    0.288 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.081 |   0.026 |    0.369 | 
     | sb_wide/out_0_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.075 | 0.001 |   0.026 |    0.370 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.013
  Arrival Time                  0.356
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.432 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD1BWP40                    | 0.043 | 0.004 |  -0.085 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD1BWP40                    | 0.065 | 0.053 |  -0.032 |   -0.375 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.065 | 0.000 |  -0.032 |   -0.375 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.104 |   0.072 |   -0.272 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.072 |   -0.272 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.094 |   -0.249 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.094 |   -0.249 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.019 | 0.021 |   0.115 |   -0.229 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.019 | 0.000 |   0.115 |   -0.229 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.024 | 0.051 |   0.165 |   -0.178 | 
     | test_pe/U7                                         |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.166 |   -0.178 | 
     | test_pe/U7                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.190 |   -0.154 | 
     | test_pe/U26                                        |              | AOI32D1BWP40                    | 0.028 | 0.000 |   0.190 |   -0.154 | 
     | test_pe/U26                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.030 | 0.028 |   0.217 |   -0.126 | 
     | test_pe/U31                                        |              | AO21D4BWP40                     | 0.030 | 0.000 |   0.217 |   -0.126 | 
     | test_pe/U31                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.062 |   0.279 |   -0.064 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.285 |   -0.058 | 
     | sb_1b/U45                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.285 |   -0.058 | 
     | sb_1b/U45                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.032 |   0.317 |   -0.026 | 
     | sb_1b/U159                                         |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.317 |   -0.026 | 
     | sb_1b/U159                                         | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.047 | 0.039 |   0.356 |    0.013 | 
     | sb_1b/out_2_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.047 | 0.000 |   0.356 |    0.013 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.059 |       |  -0.124 |    0.219 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.059 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.060 |  -0.063 |    0.280 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.009 |  -0.054 |    0.289 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.029 |    0.373 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.001 |   0.031 |    0.374 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.061
  Arrival Time                  0.405
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.041 |        |  -0.133 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.041 |  0.001 |  -0.132 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.043 |  0.043 |  -0.089 |   -0.432 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.428 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD4BWP40                    | 0.043 |  0.004 |  -0.084 |   -0.428 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD4BWP40                    | 0.046 |  0.053 |  -0.032 |   -0.375 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.046 |  0.001 |  -0.031 |   -0.374 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.030 |  0.093 |   0.062 |   -0.281 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.030 |  0.000 |   0.062 |   -0.281 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.189 |  0.131 |   0.193 |   -0.150 | 
     | test_pe/FE_RC_2_0                                  |                  | MAOI22D1BWP40                   | 0.189 |  0.001 |   0.194 |   -0.150 | 
     | test_pe/FE_RC_2_0                                  | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.034 |  0.065 |   0.258 |   -0.085 | 
     | test_pe/FE_OFC33_pe_out_res_15                     |                  | CKBD5BWP40                      | 0.034 |  0.000 |   0.258 |   -0.085 | 
     | test_pe/FE_OFC33_pe_out_res_15                     | I ^ -> Z ^       | CKBD5BWP40                      | 0.101 |  0.067 |   0.325 |   -0.018 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.326 |   -0.017 | 
     | sb_wide/FE_OFC127_pe_out_res_15                    |                  | CKBD5BWP40                      | 0.101 |  0.001 |   0.326 |   -0.017 | 
     | sb_wide/FE_OFC127_pe_out_res_15                    | I ^ -> Z ^       | CKBD5BWP40                      | 0.072 |  0.065 |   0.391 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  |                  | nem_ohmux_invd4_4i_8b           | 0.062 | -0.002 |   0.390 |    0.046 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd4_4i_8b           | 0.026 |  0.024 |   0.414 |    0.071 | 
     | sb_wide/out_1_3_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.029 | -0.009 |   0.405 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.059 |       |  -0.124 |    0.219 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.059 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.060 |  -0.063 |    0.280 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.054 | 0.006 |  -0.057 |    0.286 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.086 |   0.029 |    0.372 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.096 | 0.001 |   0.029 |    0.373 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.012
  Arrival Time                  0.355
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.133
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.041 |       |  -0.133 |   -0.477 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.041 | 0.001 |  -0.132 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.043 | 0.043 |  -0.089 |   -0.432 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD1BWP40                    | 0.043 | 0.004 |  -0.085 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD1BWP40                    | 0.065 | 0.053 |  -0.032 |   -0.376 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.065 | 0.000 |  -0.032 |   -0.376 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.104 |   0.072 |   -0.272 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.072 |   -0.272 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.094 |   -0.250 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.094 |   -0.250 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.019 | 0.021 |   0.115 |   -0.229 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.019 | 0.000 |   0.115 |   -0.229 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.024 | 0.051 |   0.165 |   -0.178 | 
     | test_pe/U7                                         |              | AOI22D0BWP40                    | 0.024 | 0.000 |   0.166 |   -0.178 | 
     | test_pe/U7                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.190 |   -0.154 | 
     | test_pe/U26                                        |              | AOI32D1BWP40                    | 0.028 | 0.000 |   0.190 |   -0.154 | 
     | test_pe/U26                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.030 | 0.028 |   0.217 |   -0.127 | 
     | test_pe/U31                                        |              | AO21D4BWP40                     | 0.030 | 0.000 |   0.217 |   -0.127 | 
     | test_pe/U31                                        | A2 v -> Z v  | AO21D4BWP40                     | 0.042 | 0.062 |   0.279 |   -0.064 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.286 |   -0.058 | 
     | sb_1b/U28                                          |              | AOI22D0BWP40                    | 0.044 | 0.006 |   0.286 |   -0.058 | 
     | sb_1b/U28                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.031 |   0.317 |   -0.027 | 
     | sb_1b/FE_RC_0_0                                    |              | AOI22D1BWP40                    | 0.032 | 0.000 |   0.317 |   -0.027 | 
     | sb_1b/FE_RC_0_0                                    | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.052 | 0.038 |   0.355 |    0.012 | 
     | sb_1b/out_3_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.052 | 0.000 |   0.355 |    0.012 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.154
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.059 |       |  -0.124 |    0.220 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.059 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.052 | 0.060 |  -0.063 |    0.281 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.054 | 0.009 |  -0.054 |    0.290 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.101 | 0.083 |   0.029 |    0.373 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.101 | 0.002 |   0.031 |    0.375 | 
     +------------------------------------------------------------------------------------------+ 

