Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 20 14:11:59 2022
| Host         : YhlComputer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Receiver_control_sets_placed.rpt
| Design       : Receiver
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|      8 |            2 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |              16 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------+----------------------------------+------------------+----------------+
|      Clock Signal     |         Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------+----------------------------------+------------------+----------------+
|  sys_clk/Bclk16_reg_0 | my_statecontroller/Y0/E[0]    | my_statecontroller/Y1/q_reg_1[0] |                1 |              4 |
|  counter1/Q[0]        |                               | my_statecontroller/Y1/q_reg_0    |                1 |              4 |
|  sys_clk/Bclk16_reg_0 |                               | sys_rst_IBUF                     |                2 |              6 |
|  sys_clk/Bclk16_reg_0 | my_statecontroller/Y0/q_reg_0 | sys_rst_IBUF                     |                1 |              8 |
|  counterblk/CLK       |                               | my_statecontroller/Y1/SR[0]      |                1 |              8 |
|  clk_IBUF_BUFG        |                               | rst_IBUF                         |                3 |             10 |
+-----------------------+-------------------------------+----------------------------------+------------------+----------------+


