

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa'
================================================================
* Date:           Thu Oct  2 05:12:13 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convSNN_fc2
* Solution:       new
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.121 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     219|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        -|      -|     133|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     133|     309|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_100_p2                       |     +    |      0|  0|  39|          32|           1|
    |nf_fu_138_p2                      |     +    |      0|  0|  39|          32|           1|
    |sf_fu_118_p2                      |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln147_fu_95_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln150_fu_109_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln197_fu_124_p2              |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln212_fu_144_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 219|         199|          47|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_68               |   9|          2|   32|         64|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |nf_0_fu_44               |   9|          2|   32|         64|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |sf_1_fu_40               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|  101|        205|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_68               |  32|   0|   32|          0|
    |icmp_ln150_reg_186       |   1|   0|    1|          0|
    |icmp_ln197_reg_190       |   1|   0|    1|          0|
    |nf_0_fu_44               |  32|   0|   32|          0|
    |sf_1_fu_40               |  32|   0|   32|          0|
    |shl_ln147_reg_172        |  29|   0|   32|          3|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 133|   0|  136|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_done         | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    5|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|reps            |  in |   32|   ap_none  |         reps         |    scalar    |
+----------------+-----+-----+------------+----------------------+--------------+

