digraph "CFG for '_Z21resampleFloat4_KernelP15HIP_vector_typeIfLj4EEjjPKS0_jj' function" {
	label="CFG for '_Z21resampleFloat4_KernelP15HIP_vector_typeIfLj4EEjjPKS0_jj' function";

	Node0x53cc2a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %23 = add i32 %21, %22\l  %24 = icmp ult i32 %15, %1\l  %25 = icmp ult i32 %23, %2\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %60\l|{<s0>T|<s1>F}}"];
	Node0x53cc2a0:s0 -> Node0x53cfcd0;
	Node0x53cc2a0:s1 -> Node0x53cfd60;
	Node0x53cfcd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%27:\l27:                                               \l  %28 = add i32 %4, -1\l  %29 = uitofp i32 %28 to float\l  %30 = add i32 %1, -1\l  %31 = uitofp i32 %30 to float\l  %32 = fdiv contract float %29, %31\l  %33 = add i32 %5, -1\l  %34 = uitofp i32 %33 to float\l  %35 = add i32 %2, -1\l  %36 = uitofp i32 %35 to float\l  %37 = fdiv contract float %34, %36\l  %38 = uitofp i32 %15 to float\l  %39 = fmul contract float %32, %38\l  %40 = fadd contract float %39, 5.000000e-01\l  %41 = fptoui float %40 to i32\l  %42 = uitofp i32 %23 to float\l  %43 = fmul contract float %37, %42\l  %44 = fadd contract float %43, 5.000000e-01\l  %45 = fptoui float %44 to i32\l  %46 = icmp ult i32 %41, %4\l  %47 = icmp ult i32 %45, %5\l  %48 = select i1 %46, i1 %47, i1 false\l  br i1 %48, label %49, label %60\l|{<s0>T|<s1>F}}"];
	Node0x53cfcd0:s0 -> Node0x53d14e0;
	Node0x53cfcd0:s1 -> Node0x53cfd60;
	Node0x53d14e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%49:\l49:                                               \l  %50 = mul i32 %45, %4\l  %51 = add i32 %50, %41\l  %52 = zext i32 %51 to i64\l  %53 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %3, i64 %52\l  %54 = mul i32 %23, %1\l  %55 = add i32 %54, %15\l  %56 = zext i32 %55 to i64\l  %57 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %56\l  %58 = bitcast %struct.HIP_vector_type addrspace(1)* %57 to i8 addrspace(1)*\l  %59 = bitcast %struct.HIP_vector_type addrspace(1)* %53 to i8 addrspace(1)*\l  tail call void @llvm.memcpy.p1i8.p1i8.i64(i8 addrspace(1)* noundef align 16\l... dereferenceable(16) %58, i8 addrspace(1)* noundef align 16\l... dereferenceable(16) %59, i64 16, i1 false)\l  br label %60\l}"];
	Node0x53d14e0 -> Node0x53cfd60;
	Node0x53cfd60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  ret void\l}"];
}
