verilog work "mux2x1.v"
verilog work "halfadder.v"
verilog work "mux4x1.v"
verilog work "fulladder.v"
verilog work "D_flip_flop.v"
verilog work "mux16bit.v"
verilog work "flipFlop16.v"
verilog work "decoder.v"
verilog work "ALUmsb.v"
verilog work "ALU1.v"
verilog work "reg_file.v"
verilog work "mux2x1_16bit.v"
verilog work "mux2bit2x1.v"
verilog work "MainControl.v"
verilog work "BranchControl.v"
verilog work "ALU.v"
verilog work "CPU.v"
verilog work "test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
