(pcb C:\Users\99002580\Documents\genisis\genisis.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.8)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  390050 -300050  89941.6 -300050  89941.6 -99899  390050 -99899
            390050 -300050)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "genisis:IND_SRP4020TA-2R2M"
      (place L5 244351 -149512 front 0 (PN "SRP4020TA-2R2M"))
      (place L1 262143 -112260 front 0 (PN "SRP4020TA-2R2M"))
      (place L4 245000 -210000 front 0 (PN "SRP4020TA-2R2M"))
      (place L3 235000 -255000 front 0 (PN "SRP4020TA-2R2M"))
      (place L2 234254 -182197 front 0 (PN "SRP4020TA-2R2M"))
    )
    (component "genisis:CAPC3216X110N - Copy"
      (place C33 305859 -121445 front 270 (PN C1206C106J3RACAUTO))
      (place C34 295000 -265000 front 270 (PN C1206C106J3RACAUTO))
      (place C32 299174 -190911 front 270 (PN C1206C106J3RACAUTO))
    )
    (component genisis:CAP_UUJ2A470MNQ1MS
      (place C9 215000 -113591 front 0 (PN "EEE-FK1E102AQ"))
      (place C5 195000 -115000 front 0 (PN "EEE-FK1E102AQ"))
      (place C2 171632 -114117 front 0 (PN "EEE-FK1E102AQ"))
      (place C1 145000 -115000 front 0 (PN "EEE-FK1E102AQ"))
    )
    (component genisis:CAPC2012X140N
      (place C42 291249 -158265 front 90 (PN CL21A475KAQNNNE))
      (place C36 315000 -225895 front 90 (PN CL21A475KAQNNNE))
      (place C30 290000 -265000 front 270 (PN CL21A475KAQNNNE))
      (place C29 300325 -121252 front 90 (PN CL21A475KAQNNNE))
      (place C28 291767 -190680 front 90 (PN CL21A475KAQNNNE))
      (place C26 300000 -225000 front 270 (PN C0805C103F3GACTU))
      (place C19 265000 -265000 front 270 (PN C0805C103F3GACTU))
      (place C18 284074 -120546 front 270 (PN C0805C103F3GACTU))
      (place C17 271747 -189963 front 270 (PN C0805C103F3GACTU))
      (place C11 210691 -156385 front 270 (PN C0805C103F3GACTU))
    )
    (component genisis:CAPC2012X135N
      (place C41 285643 -158626 front 270 (PN CL21A105KACLNNC))
      (place C40 279270 -158760 front 270 (PN CL21B104KACNNNC))
      (place C35 310000 -225000 front 270 (PN CL21A105KACLNNC))
      (place C31 305000 -225000 front 270 (PN CL21B104KACNNNC))
    )
    (component genisis:CAPC2012X140N::1
      (place C39 272826 -158534 front 270 (PN C0805C103F3GACTU))
    )
    (component genisis:CAPC3216X180N
      (place C37 265041 -158603 front 270 (PN CL31A226KAHNNNE))
    )
    (component "genisis:SOIC127P600X175-14N"
      (place U6 137525 -268810 front 0 (PN LM324AMX_NOPB))
    )
    (component "genisis:QFN50P300X300X100-17N"
      (place U5 233215 -156771 front 0 (PN TPS62142RGTR))
      (place U4 228945 -217800 front 0 (PN TPS62140RGTT))
    )
    (component "genisis:SON50P200X200X80-9N"
      (place U3 221160 -189111 front 0 (PN TPS62161DSGR))
      (place U1 252105 -118758 front 0 (PN TPS62163DSGR))
    )
    (component "genisis:SOT95P280X110-6N"
      (place U2 213798 -264404 front 0 (PN TPS562201DDCR))
    )
    (component "genisis:XFMR_VPP12-2400"
      (place T1 160000 -200000 front 0 (PN "VPP12-2400"))
    )
    (component genisis:RESC2012X60N
      (place R19 339022 -235000 front 0 (PN RK73H2ATTD1601F))
      (place R18 319022 -285000 front 0 (PN RK73H2ATTD1601F))
      (place R17 336575 -196723 front 0 (PN RK73H2ATTD1601F))
      (place R16 327038 -197155 front 0 (PN RK73H2ATTD2201F))
      (place R13 339022 -230000 front 0 (PN RK73H2ARTTD1802F))
      (place R9 311897 -120993 front 270 (PN RK73H2ATTD1601F))
      (place R7 270000 -230000 front 90 (PN RK73H2ATTD1503F))
    )
    (component "genisis:RESCAV127P508X200X70-8N"
      (place R15 330000 -245000 front 0 (PN RK73H2ATTD5101F))
      (place R14 335000 -290000 front 0 (PN RK73H2ATTD2701F))
      (place R12 322021 -201778 front 0 (PN RK73H2ATTD4301F))
      (place R11 295000 -295000 front 0 (PN RK73H2ATTD1502F))
      (place R10 312036 -158943 front 180 (PN RK73H2ATTD7500F))
      (place R8 255085 -158316 front 0 (PN RK73H2ATTD1003F))
      (place R6 270000 -220000 front 0 (PN SG73S2ATTD7502F))
      (place R5 259060 -220635 front 0 (PN RK73H2ATTD1003F))
      (place R2 245684 -190462 front 0 (PN RK73H2ATTD1003F))
      (place R1 270530 -119911 front 180 (PN RK73H2ATTD1003F))
    )
    (component genisis:RESC2012X60
      (place R4 245000 -275000 front 270 (PN "RC0805FR-1310KL"))
    )
    (component "genisis:TRIM_3314J-1-202E"
      (place R3 245000 -265000 front 0 (PN "3314G-1-503E"))
    )
    (component genisis:KGDELLS122JGKH24
      (place LED5 341246 -224002 front 0 (PN "KG_DELLS1.22-JGKH-24"))
      (place LED4 315000 -295000 front 0 (PN "KG_DELLS1.22-JGKH-24"))
      (place LED3 339291 -203035 front 0 (PN "KG_DELLS1.22-JGKH-24"))
      (place LED2 324937 -159609 front 90 (PN "KG_DELLS1.22-JGKH-24"))
      (place LED1 326900 -122014 front 90 (PN "KG_DELLS1.22-JGKH-24"))
    )
    (component genisis:CT31510
      (place J13 360000 -170000 front 90 (PN "CT3151-0"))
      (place J10 360000 -250000 front 90 (PN "CT3151-0"))
      (place J7 360000 -290000 front 90 (PN "CT3151-0"))
      (place J5 360000 -210000 front 90 (PN "CT3151-0"))
      (place J4 360000 -130000 front 90 (PN "CT3151-0"))
    )
    (component genisis:CT3151SP2
      (place J12 365000 -145000 front 180 (PN "CT3151SP-2"))
      (place J11 365000 -185000 front 180 (PN "CT3151SP-2"))
      (place J9 365000 -225000 front 180 (PN "CT3151SP-2"))
      (place J8 365000 -105000 front 180 (PN "CT3151SP-2"))
      (place J6 365000 -265000 front 180 (PN "CT3151SP-2"))
    )
    (component genisis:200MSP1T1B2M6QE
      (place J3 115000 -112540 front 0 (PN 200MSP1T1B2M6QE))
    )
    (component "genisis:CUI_PJ-002BH-SMT-TR"
      (place J2 95834.2 -145000 front 180 (PN "PJ-002BH-SMT-TR"))
    )
    (component "genisis:IEC-A-4"
      (place J1 105000 -195000 front 90 (PN "IEC-A-4"))
    )
    (component genisis:CAPC3216X110N
      (place C43 298389 -158626 front 270 (PN C1206C106J3RACAUTO))
      (place C38 325000 -225000 front 270 (PN C1206C106J3RACAUTO))
      (place C14 224526 -160762 front 270 (PN C1206C332F3HAC7800))
      (place C12 218283 -156578 front 270 (PN C1206C106J3RACAUTO))
      (place C8 213952 -217777 front 270 (PN C1206C332F3HAC7800))
      (place C7 207988 -188320 front 270 (PN C1206C106J3RACAUTO))
      (place C6 205283 -217800 front 270 (PN C1206C106J3RACAUTO))
      (place C4 245044 -118580 front 270 (PN C1206C106J3RACAUTO))
      (place C3 200000 -266475 front 270 (PN C1206C106J3RACAUTO))
    )
    (component genisis:CAPC2012X135N::1
      (place C27 285000 -265000 front 270 (PN CL21A105KACLNNC))
      (place C25 294693 -120866 front 270 (PN CL21A105KACLNNC))
      (place C24 284180 -190299 front 270 (PN CL21A105KACLNNC))
      (place C22 275000 -265000 front 270 (PN CL21B104KACNNNC))
      (place C21 289062 -120759 front 270 (PN CL21B104KACNNNC))
      (place C20 277475 -190134 front 270 (PN CL21B104KACNNNC))
      (place C10 225000 -263387 front 270 (PN CL21B104KACNNNC))
    )
    (component genisis:CAPC3216X180N::1
      (place C23 290000 -225000 front 90 (PN CL31A226KAHNNNE))
      (place C16 255000 -265000 front 270 (PN CL31A226KAHNNNE))
      (place C15 277261 -120493 front 270 (PN CL31A226KAHNNNE))
      (place C13 262684 -190112 front 270 (PN CL31A226KAHNNNE))
    )
    (component genisis:DBF31013
      (place BR1 145000 -140000 front 270 (PN "DBF310-13"))
    )
  )
  (library
    (image "genisis:IND_SRP4020TA-2R2M"
      (outline (path signal 127  -2225 2030  2225 2030))
      (outline (path signal 127  2225 2030  2225 -2030))
      (outline (path signal 127  2225 -2030  -2225 -2030))
      (outline (path signal 127  -2225 -2030  -2225 2030))
      (outline (path signal 127  -2225 1500  -2225 2030))
      (outline (path signal 127  -2225 2030  2225 2030))
      (outline (path signal 127  2225 2030  2225 1500))
      (outline (path signal 127  -2225 -2030  2225 -2030))
      (outline (path signal 127  -2225 -2030  -2225 -1500))
      (outline (path signal 127  2225 -2030  2225 -1500))
      (outline (path signal 50  -2850 2280  2850 2280))
      (outline (path signal 50  2850 2280  2850 -2280))
      (outline (path signal 50  2850 -2280  -2850 -2280))
      (outline (path signal 50  -2850 -2280  -2850 2280))
      (pin Rect[T]Pad_1500x2400_um 2 1850 0)
      (pin Rect[T]Pad_1500x2400_um 1 -1850 0)
    )
    (image "genisis:CAPC3216X110N - Copy"
      (outline (path signal 50  2308 -1158  2308 1158))
      (outline (path signal 50  -2308 -1158  -2308 1158))
      (outline (path signal 50  -2308 1158  2308 1158))
      (outline (path signal 50  -2308 -1158  2308 -1158))
      (outline (path signal 127  -570 -900  570 -900))
      (outline (path signal 127  -570 900  570 900))
      (outline (path signal 127  -1700 -900  -1700 900))
      (outline (path signal 127  1700 -900  1700 900))
      (outline (path signal 127  1700 900  -1700 900))
      (outline (path signal 127  1700 -900  -1700 -900))
      (pin Rect[T]Pad_1160x1820_um 2 1475 0)
      (pin Rect[T]Pad_1160x1820_um 1 -1475 0)
    )
    (image genisis:CAP_UUJ2A470MNQ1MS
      (outline (path signal 50  -7050 1250  -7050 7050))
      (outline (path signal 50  -9050 1250  -7050 1250))
      (outline (path signal 50  -9050 -1250  -9050 1250))
      (outline (path signal 50  -7050 -1250  -9050 -1250))
      (outline (path signal 50  -7050 -7050  -7050 -1250))
      (outline (path signal 50  7050 -7050  -7050 -7050))
      (outline (path signal 50  7050 -1250  7050 -7050))
      (outline (path signal 50  9050 -1250  7050 -1250))
      (outline (path signal 50  9050 1250  9050 -1250))
      (outline (path signal 50  7050 1250  9050 1250))
      (outline (path signal 50  7050 7050  7050 1250))
      (outline (path signal 50  -7050 7050  7050 7050))
      (outline (path signal 200  -9700 -100  -9750 -186.603  -9850 -186.603  -9900 -100
            -9850 -13.397  -9750 -13.397  -9700 -100))
      (outline (path signal 200  -9700 -100  -9750 -186.603  -9850 -186.603  -9900 -100
            -9850 -13.397  -9750 -13.397  -9700 -100))
      (outline (path signal 127  -6800 4000  -6800 1600))
      (outline (path signal 127  -4000 6800  -6800 4000))
      (outline (path signal 127  6800 6800  -4000 6800))
      (outline (path signal 127  6800 1600  6800 6800))
      (outline (path signal 127  6800 -6800  6800 -1600))
      (outline (path signal 127  -4000 -6800  6800 -6800))
      (outline (path signal 127  -6800 -4000  -4000 -6800))
      (outline (path signal 127  -6800 -1600  -6800 -4000))
      (outline (path signal 127  -4000 6800  6800 6800))
      (outline (path signal 127  -6800 4000  -4000 6800))
      (outline (path signal 127  -6800 -4000  -6800 4000))
      (outline (path signal 127  -4000 -6800  -6800 -4000))
      (outline (path signal 127  6800 -6800  -4000 -6800))
      (outline (path signal 127  6800 6800  6800 -6800))
      (pin Rect[T]Pad_7300x2000_um 2 5150 0)
      (pin Rect[T]Pad_7300x2000_um 1 -5150 0)
    )
    (image genisis:CAPC2012X140N
      (outline (path signal 127  1070 -700  -1070 -700))
      (outline (path signal 127  1070 700  -1070 700))
      (outline (path signal 127  1070 -700  1070 700))
      (outline (path signal 127  -1070 -700  -1070 700))
      (outline (path signal 50  -1685 -960  1685 -960))
      (outline (path signal 50  -1685 960  1685 960))
      (outline (path signal 50  -1685 -960  -1685 960))
      (outline (path signal 50  1685 -960  1685 960))
      (pin Rect[T]Pad_1080x1420_um 2 895 0)
      (pin Rect[T]Pad_1080x1420_um 1 -895 0)
    )
    (image genisis:CAPC2012X135N
      (outline (path signal 50  1665 -925  1665 925))
      (outline (path signal 50  -1665 -925  -1665 925))
      (outline (path signal 50  -1665 925  1665 925))
      (outline (path signal 50  -1665 -925  1665 -925))
      (outline (path signal 127  -1050 -680  -1050 680))
      (outline (path signal 127  1050 -680  1050 680))
      (outline (path signal 127  1050 680  -1050 680))
      (outline (path signal 127  1050 -680  -1050 -680))
      (pin Rect[T]Pad_1100x1380_um 2 863 0)
      (pin Rect[T]Pad_1100x1380_um 1 -863 0)
    )
    (image genisis:CAPC2012X140N::1
      (outline (path signal 50  1685 -960  1685 960))
      (outline (path signal 50  -1685 -960  -1685 960))
      (outline (path signal 50  -1685 960  1685 960))
      (outline (path signal 50  -1685 -960  1685 -960))
      (outline (path signal 127  -1070 -700  -1070 700))
      (outline (path signal 127  1070 -700  1070 700))
      (outline (path signal 127  1070 700  -1070 700))
      (outline (path signal 127  1070 -700  -1070 -700))
      (pin Rect[T]Pad_1080x1420_um 2 895 0)
      (pin Rect[T]Pad_1080x1420_um 1 -895 0)
    )
    (image genisis:CAPC3216X180N
      (outline (path signal 50  2308 -1150  2308 1150))
      (outline (path signal 50  -2308 -1150  -2308 1150))
      (outline (path signal 50  -2308 1150  2308 1150))
      (outline (path signal 50  -2308 -1150  2308 -1150))
      (outline (path signal 127  -540 -900  540 -900))
      (outline (path signal 127  -540 900  540 900))
      (outline (path signal 127  -1700 -900  -1700 900))
      (outline (path signal 127  1700 -900  1700 900))
      (outline (path signal 127  1700 900  -1700 900))
      (outline (path signal 127  1700 -900  -1700 -900))
      (pin Rect[T]Pad_1200x1820_um 2 1460 0)
      (pin Rect[T]Pad_1200x1820_um 1 -1460 0)
    )
    (image "genisis:SOIC127P600X175-14N"
      (outline (path signal 200  -4345 4410  -4395 4323.4  -4495 4323.4  -4545 4410  -4495 4496.6
            -4395 4496.6  -4345 4410))
      (outline (path signal 200  -4345 4410  -4395 4323.4  -4495 4323.4  -4545 4410  -4495 4496.6
            -4395 4496.6  -4345 4410))
      (outline (path signal 127  -2000 4375  2000 4375))
      (outline (path signal 127  -2000 -4375  2000 -4375))
      (outline (path signal 127  -2000 4430  2000 4430))
      (outline (path signal 127  -2000 -4430  2000 -4430))
      (outline (path signal 127  -2000 4375  -2000 -4375))
      (outline (path signal 127  2000 4375  2000 -4375))
      (outline (path signal 50  -3710 4625  3710 4625))
      (outline (path signal 50  -3710 -4625  3710 -4625))
      (outline (path signal 50  -3710 4625  -3710 -4625))
      (outline (path signal 50  3710 4625  3710 -4625))
      (pin Rect[T]Pad_1970x600_um 14 2475 3810)
      (pin Rect[T]Pad_1970x600_um 13 2475 2540)
      (pin Rect[T]Pad_1970x600_um 12 2475 1270)
      (pin Rect[T]Pad_1970x600_um 11 2475 0)
      (pin Rect[T]Pad_1970x600_um 10 2475 -1270)
      (pin Rect[T]Pad_1970x600_um 9 2475 -2540)
      (pin Rect[T]Pad_1970x600_um 8 2475 -3810)
      (pin Rect[T]Pad_1970x600_um 7 -2475 -3810)
      (pin Rect[T]Pad_1970x600_um 6 -2475 -2540)
      (pin Rect[T]Pad_1970x600_um 5 -2475 -1270)
      (pin Rect[T]Pad_1970x600_um 4 -2475 0)
      (pin Rect[T]Pad_1970x600_um 3 -2475 1270)
      (pin Rect[T]Pad_1970x600_um 2 -2475 2540)
      (pin Rect[T]Pad_1970x600_um 1 -2475 3810)
    )
    (image "genisis:QFN50P300X300X100-17N"
      (outline (path signal 200  -2375 950  -2425 863.397  -2525 863.397  -2575 950  -2525 1036.6
            -2425 1036.6  -2375 950))
      (outline (path signal 200  -2375 950  -2425 863.397  -2525 863.397  -2575 950  -2525 1036.6
            -2425 1036.6  -2375 950))
      (outline (path signal 127  1500 -1500  -1500 -1500))
      (outline (path signal 127  1500 1500  -1500 1500))
      (outline (path signal 127  1500 -1500  1500 1500))
      (outline (path signal 127  -1500 -1500  -1500 1500))
      (outline (path signal 127  1500 -1500  1200 -1500))
      (outline (path signal 127  1500 1500  1200 1500))
      (outline (path signal 127  -1500 -1500  -1200 -1500))
      (outline (path signal 127  -1500 1500  -1200 1500))
      (outline (path signal 127  1500 -1500  1500 -1200))
      (outline (path signal 127  1500 1500  1500 1200))
      (outline (path signal 127  -1500 -1500  -1500 -1200))
      (outline (path signal 127  -1500 1500  -1500 1200))
      (outline (path signal 50  -2115 -2115  2115 -2115))
      (outline (path signal 50  -2115 2115  2115 2115))
      (outline (path signal 50  -2115 -2115  -2115 2115))
      (outline (path signal 50  2115 -2115  2115 2115))
      (pin Round[A]Pad_400_um 21 -580 -580)
      (pin Round[A]Pad_400_um 22 580 -580)
      (pin Round[A]Pad_400_um 20 580 580)
      (pin Round[A]Pad_400_um 19 -580 580)
      (pin Round[A]Pad_400_um 18 0 0)
      (pin Rect[T]Pad_1680x1680_um 17 0 0)
      (pin Rect[T]Pad_860x260_um 12 1435 750)
      (pin Rect[T]Pad_860x260_um 11 1435 250)
      (pin Rect[T]Pad_860x260_um 10 1435 -250)
      (pin Rect[T]Pad_860x260_um 9 1435 -750)
      (pin Rect[T]Pad_860x260_um 4 -1435 -750)
      (pin Rect[T]Pad_860x260_um 3 -1435 -250)
      (pin Rect[T]Pad_860x260_um 2 -1435 250)
      (pin Rect[T]Pad_860x260_um 1 -1435 750)
      (pin Rect[T]Pad_260x860_um 16 -750 1435)
      (pin Rect[T]Pad_260x860_um 15 -250 1435)
      (pin Rect[T]Pad_260x860_um 14 250 1435)
      (pin Rect[T]Pad_260x860_um 13 750 1435)
      (pin Rect[T]Pad_260x860_um 8 750 -1435)
      (pin Rect[T]Pad_260x860_um 7 250 -1435)
      (pin Rect[T]Pad_260x860_um 6 -250 -1435)
      (pin Rect[T]Pad_260x860_um 5 -750 -1435)
    )
    (image "genisis:SON50P200X200X80-9N"
      (outline (path signal 200  -1825 750  -1875 663.397  -1975 663.397  -2025 750  -1975 836.603
            -1875 836.603  -1825 750))
      (outline (path signal 200  -1825 750  -1875 663.397  -1975 663.397  -2025 750  -1975 836.603
            -1875 836.603  -1825 750))
      (outline (path signal 127  -1000 1000  1000 1000))
      (outline (path signal 127  -1000 -1000  1000 -1000))
      (outline (path signal 127  -1000 1210  1000 1210))
      (outline (path signal 127  -1000 -1210  1000 -1210))
      (outline (path signal 127  -1000 1000  -1000 -1000))
      (outline (path signal 127  1000 1000  1000 -1000))
      (outline (path signal 50  -1615 1250  1615 1250))
      (outline (path signal 50  -1615 -1250  1615 -1250))
      (outline (path signal 50  -1615 1250  -1615 -1250))
      (outline (path signal 50  1615 1250  1615 -1250))
      (pin Round[A]Pad_400_um 11 0 -550)
      (pin Round[A]Pad_400_um 10 0 550)
      (pin Rect[T]Pad_900x1600_um 9 0 0)
      (pin Rect[T]Pad_760x280_um 8 985 750)
      (pin Rect[T]Pad_760x280_um 7 985 250)
      (pin Rect[T]Pad_760x280_um 6 985 -250)
      (pin Rect[T]Pad_760x280_um 5 985 -750)
      (pin Rect[T]Pad_760x280_um 4 -985 -750)
      (pin Rect[T]Pad_760x280_um 3 -985 -250)
      (pin Rect[T]Pad_760x280_um 2 -985 250)
      (pin Rect[T]Pad_760x280_um 1 -985 750)
    )
    (image "genisis:SOT95P280X110-6N"
      (outline (path signal 127  -800 -1450  800 -1450))
      (outline (path signal 127  800 -1450  800 1450))
      (outline (path signal 127  800 1450  -800 1450))
      (outline (path signal 127  -800 1450  -800 -1450))
      (outline (path signal 127  -800 1565  800 1565))
      (outline (path signal 127  -800 -1565  800 -1565))
      (outline (path signal 50  -2130 -1495  -1050 -1495))
      (outline (path signal 50  -1050 -1495  -1050 -1700))
      (outline (path signal 50  -1050 -1700  1050 -1700))
      (outline (path signal 50  1050 -1700  1050 -1495))
      (outline (path signal 50  1050 -1495  2130 -1495))
      (outline (path signal 50  2130 -1495  2130 1495))
      (outline (path signal 50  2130 1495  1050 1495))
      (outline (path signal 50  1050 1495  1050 1700))
      (outline (path signal 50  1050 1700  -1050 1700))
      (outline (path signal 50  -1050 1700  -1050 1495))
      (outline (path signal 50  -1050 1495  -2130 1495))
      (outline (path signal 50  -2130 1495  -2130 -1495))
      (outline (path signal 200  -2300 1200  -2350 1113.4  -2450 1113.4  -2500 1200  -2450 1286.6
            -2350 1286.6  -2300 1200))
      (outline (path signal 200  -2300 1200  -2350 1113.4  -2450 1113.4  -2500 1200  -2450 1286.6
            -2350 1286.6  -2300 1200))
      (pin Rect[T]Pad_1250x590_um 6 1255 950)
      (pin Rect[T]Pad_1250x590_um 5 1255 0)
      (pin Rect[T]Pad_1250x590_um 4 1255 -950)
      (pin Rect[T]Pad_1250x590_um 3 -1255 -950)
      (pin Rect[T]Pad_1250x590_um 2 -1255 0)
      (pin Rect[T]Pad_1250x590_um 1 -1255 950)
    )
    (image "genisis:XFMR_VPP12-2400"
      (outline (path signal 50  28024.9 -33587.5  -28024.9 -33587.5))
      (outline (path signal 50  -28024.9 -33587.5  -28024.9 33587.5))
      (outline (path signal 50  -28024.9 33587.5  28024.9 33587.5))
      (outline (path signal 50  28024.9 33587.5  28024.9 -33587.5))
      (outline (path signal 127  27774.9 33337.5  27774.9 -33337.5))
      (outline (path signal 127  -27774.9 33337.5  -27774.9 -33337.5))
      (outline (path signal 127  -27774.9 33337.5  27774.9 33337.5))
      (outline (path signal 300  -28966.8 17689.5  -29045.8 17552.6  -29204 17552.6  -29283 17689.5
            -29204 17826.4  -29045.8 17826.4  -28966.8 17689.5))
      (outline (path signal 127  27774.9 33337.5  27774.9 -33337.5))
      (outline (path signal 127  -27774.9 33337.5  -27774.9 -33337.5))
      (outline (path signal 127  -27774.9 33337.5  27774.9 33337.5))
      (outline (path signal 127  -27774.9 -33337.5  27774.9 -33337.5))
      (outline (path signal 127  -27774.9 -33337.5  27774.9 -33337.5))
      (pin Round[A]Pad_2667_um 12 21336 -17462.5)
      (pin Round[A]Pad_2667_um 10 21336 -3492.5)
      (pin Round[A]Pad_2667_um 6 -21336 -17462.5)
      (pin Round[A]Pad_2667_um 3 -21336 3492.5)
      (pin Round[A]Pad_2667_um 4 -21336 -3492.5)
      (pin Round[A]Pad_2667_um 9 21336 3492.5)
      (pin Round[A]Pad_2667_um 7 21336 17462.5)
      (pin Rect[A]Pad_2667x2667_um 1 -21336 17462.5)
      (keepout "" (circle F.Cu 4216.4 -22225 -27774.9))
      (keepout "" (circle B.Cu 4216.4 -22225 -27774.9))
      (keepout "" (circle F.Cu 4216.4 22225 -27774.9))
      (keepout "" (circle B.Cu 4216.4 22225 -27774.9))
      (keepout "" (circle F.Cu 4216.4 22225 27774.9))
      (keepout "" (circle B.Cu 4216.4 22225 27774.9))
      (keepout "" (circle F.Cu 4216.4 -22225 27774.9))
      (keepout "" (circle B.Cu 4216.4 -22225 27774.9))
    )
    (image genisis:RESC2012X60N
      (outline (path signal 127  1100 -680  -1100 -680))
      (outline (path signal 127  1100 680  -1100 680))
      (outline (path signal 127  1100 -680  1100 680))
      (outline (path signal 127  -1100 -680  -1100 680))
      (outline (path signal 127  -180 680  180 680))
      (outline (path signal 127  -180 -680  180 -680))
      (outline (path signal 50  -1708 -940  1708 -940))
      (outline (path signal 50  -1708 940  1708 940))
      (outline (path signal 50  -1708 -940  -1708 940))
      (outline (path signal 50  1708 -940  1708 940))
      (pin Rect[T]Pad_960x1380_um 2 978 0)
      (pin Rect[T]Pad_960x1380_um 1 -978 0)
    )
    (image "genisis:RESCAV127P508X200X70-8N"
      (outline (path signal 127  1000 2540  1000 -2540))
      (outline (path signal 127  -1000 -2540  -1000 2540))
      (outline (path signal 50  1760 2750  1760 -2750))
      (outline (path signal 50  1760 -2750  -1760 -2750))
      (outline (path signal 50  -1760 -2750  -1760 2750))
      (outline (path signal 50  -1760 2750  1760 2750))
      (outline (path signal 100  -1900 2000  -1975 1870.1  -2125 1870.1  -2200 2000  -2125 2129.9
            -1975 2129.9  -1900 2000))
      (pin Rect[T]Pad_1240x860_um 8 940 1905)
      (pin Rect[T]Pad_1240x860_um 7 940 635)
      (pin Rect[T]Pad_1240x860_um 6 940 -635)
      (pin Rect[T]Pad_1240x860_um 5 940 -1905)
      (pin Rect[T]Pad_1240x860_um 4 -940 -1905)
      (pin Rect[T]Pad_1240x860_um 3 -940 -635)
      (pin Rect[T]Pad_1240x860_um 2 -940 635)
      (pin Rect[T]Pad_1240x860_um 1 -940 1905)
    )
    (image genisis:RESC2012X60
      (outline (path signal 50.8  -1823 983  1823 983))
      (outline (path signal 50.8  1823 -983  -1823 -983))
      (outline (path signal 50.8  -1823 -983  -1823 983))
      (outline (path signal 101.6  -381 660  381 660))
      (outline (path signal 101.6  -356 -660  381 -660))
      (outline (path signal 50.8  1823 983  1823 -983))
      (pin Rect[T]Pad_1300x1500_um 2 950 0)
      (pin Rect[T]Pad_1300x1500_um 1 -950 0)
    )
    (image "genisis:TRIM_3314J-1-202E"
      (outline (path signal 200  1330 -3600  1305 -3643.3  1255 -3643.3  1230 -3600  1255 -3556.7
            1305 -3556.7  1330 -3600))
      (outline (path signal 200  1330 -3600  1305 -3643.3  1255 -3643.3  1230 -3600  1255 -3556.7
            1305 -3556.7  1330 -3600))
      (outline (path signal 127  -2250 2250  2250 2250))
      (outline (path signal 127  2250 2250  2250 -2250))
      (outline (path signal 127  2250 -2250  -2250 -2250))
      (outline (path signal 127  -2250 -2250  -2250 2250))
      (outline (path signal 127  -1315 2250  -2250 2250))
      (outline (path signal 127  -2250 2250  -2250 -2250))
      (outline (path signal 127  -2250 -2250  -2150 -2250))
      (outline (path signal 127  2150 -2250  2250 -2250))
      (outline (path signal 127  2250 -2250  2250 2250))
      (outline (path signal 127  2250 2250  1315 2250))
      (outline (path signal 50  -2500 3250  2500 3250))
      (outline (path signal 50  2500 3250  2500 -3250))
      (outline (path signal 50  2500 -3250  -2500 -3250))
      (outline (path signal 50  -2500 -3250  -2500 3250))
      (pin Rect[T]Pad_2000x2000_um 2 0 2000)
      (pin Rect[T]Pad_1300x2000_um 3 -1150 -2000)
      (pin Rect[T]Pad_1300x2000_um 1 1150 -2000)
    )
    (image genisis:KGDELLS122JGKH24
      (outline (path signal 200  -400 -700  400 -700))
      (outline (path signal 200  400 -700  400 700))
      (outline (path signal 200  400 700  -400 700))
      (outline (path signal 200  -400 700  -400 -700))
      (outline (path signal 100  -1400 2450  1400 2450))
      (outline (path signal 100  1400 2450  1400 -1995))
      (outline (path signal 100  1400 -1995  -1400 -1995))
      (outline (path signal 100  -1400 -1995  -1400 2450))
      (outline (path signal 200  0 1400  0 1400))
      (outline (path signal 200  100 1400  100 1400))
      (outline (path signal 200  0 1400  0 1400))
      (pin Rect[T]Pad_500x1050_um 2 0 -470)
      (pin Rect[T]Pad_500x700_um 1 0 645)
    )
    (image genisis:CT31510
      (outline (path signal 100  8540 -25740  8540 -22740))
      (outline (path signal 100  -3460 -25740  8540 -25740))
      (outline (path signal 100  -3460 -22740  -3460 -25740))
      (outline (path signal 200  8540 -25740  8540 -22740))
      (outline (path signal 200  -3460 -25740  8540 -25740))
      (outline (path signal 200  -3460 -22740  -3460 -25740))
      (outline (path signal 100  -5210 -26740  -5210 2960))
      (outline (path signal 100  10290 -26740  -5210 -26740))
      (outline (path signal 100  10290 2960  10290 -26740))
      (outline (path signal 100  -5210 2960  10290 2960))
      (outline (path signal 100  -4210 -22740  -4210 1960))
      (outline (path signal 100  9290 -22740  -4210 -22740))
      (outline (path signal 100  9290 1960  9290 -22740))
      (outline (path signal 100  -4210 1960  9290 1960))
      (outline (path signal 200  -4210 -22740  -4210 1960))
      (outline (path signal 200  9290 -22740  -4210 -22740))
      (outline (path signal 200  9290 1960  9290 -22740))
      (outline (path signal 200  -4210 1960  9290 1960))
      (pin Round[A]Pad_2550_um 4 5080 0)
      (pin Round[A]Pad_2550_um 3 5080 -5080)
      (pin Round[A]Pad_2550_um 2 0 -5080)
      (pin Round[A]Pad_2550_um 1 0 0)
    )
    (image genisis:CT3151SP2
      (outline (path signal 200  5540 -4210  -22160 -4210))
      (outline (path signal 200  -22160 -4210  -22160 9290))
      (outline (path signal 200  -22160 9290  5540 9290))
      (outline (path signal 200  5540 9290  5540 -4210))
      (outline (path signal 100  -23160 10290  7355 10290))
      (outline (path signal 100  7355 10290  7355 -5210))
      (outline (path signal 100  7355 -5210  -23160 -5210))
      (outline (path signal 100  -23160 -5210  -23160 10290))
      (outline (path signal 100  5540 7040  5540 9290))
      (outline (path signal 100  5540 9290  -22160 9290))
      (outline (path signal 100  -22160 9290  -22160 -4210))
      (outline (path signal 100  -22160 -4210  5540 -4210))
      (outline (path signal 100  5540 -4210  5540 -1960))
      (pin Round[A]Pad_2550_um 4 0 5080)
      (pin Round[A]Pad_2550_um 3 5080 5080)
      (pin Round[A]Pad_2550_um 2 5080 0)
      (pin Round[A]Pad_2550_um 1 0 0)
    )
    (image genisis:200MSP1T1B2M6QE
      (outline (path signal 200  -9090 6605  1000 6605))
      (outline (path signal 200  1000 6605  1000 -1525))
      (outline (path signal 200  1000 -1525  -9090 -1525))
      (outline (path signal 200  -9090 -1525  -9090 6605))
      (outline (path signal 100  -22010 7605  2000 7605))
      (outline (path signal 100  2000 7605  2000 -2525))
      (outline (path signal 100  2000 -2525  -22010 -2525))
      (outline (path signal 100  -22010 -2525  -22010 7605))
      (outline (path signal 200  -9090 -460  -14680 -460))
      (outline (path signal 200  -14680 -460  -14680 5540))
      (outline (path signal 200  -14680 5540  -9090 5540))
      (outline (path signal 200  -14680 1540  -20010 1540))
      (outline (path signal 200  -20010 1540  -20010 1540))
      (outline (path signal 200  -20010 3540  -14680 3540))
      (outline (path signal 100  -14680 1540  -20010 1540))
      (outline (path signal 100  -20010 1540  -20010 1540))
      (outline (path signal 100  -20010 3540  -14680 3540))
      (outline (path signal 100  -9090 5540  -14680 5540))
      (outline (path signal 100  -14680 5540  -14680 -460))
      (outline (path signal 100  -14680 -460  -9350 -460))
      (outline (path signal 100  800 6605  -9090 6605))
      (outline (path signal 100  -9090 6605  -9090 -1525))
      (outline (path signal 100  -9090 -1525  1000 -1525))
      (outline (path signal 100  200 -2000  200 -2000))
      (outline (path signal 100  300 -2000  300 -2000))
      (pin Round[A]Pad_1635_um MH2 -5080 5080)
      (pin Round[A]Pad_1635_um MH1 -5080 0)
      (pin Round[A]Pad_1635_um 3 0 5080)
      (pin Round[A]Pad_1635_um 2 0 2540)
      (pin Round[A]Pad_1635_um 1 0 0)
    )
    (image "genisis:CUI_PJ-002BH-SMT-TR"
      (outline (path signal 400  200 1990  124.698 1833.63  -44.504 1795.01  -180.194 1903.22
            -180.194 2076.78  -44.504 2184.99  124.698 2146.37  200 1990))
      (outline (path signal 127  -11100 -1200  -11100 -10200))
      (outline (path signal 127  -11100 -10200  3700 -10200))
      (outline (path signal 127  3700 -10200  3700 -1200))
      (outline (path signal 127  3700 -1200  -11100 -1200))
      (outline (path signal 127  -11100 -1200  -11100 -10200))
      (outline (path signal 127  -11100 -10200  -7700 -10200))
      (outline (path signal 127  -4500 -10200  -1600 -10200))
      (outline (path signal 127  1600 -10200  3700 -10200))
      (outline (path signal 127  3700 -10200  3700 -7000))
      (outline (path signal 127  3700 -7000  3150 -7000))
      (outline (path signal 127  3150 -7000  3150 -3550))
      (outline (path signal 127  3150 -3550  2650 -3550))
      (outline (path signal 127  2650 -3550  2650 -1200))
      (outline (path signal 127  2650 -1200  1600 -1200))
      (outline (path signal 127  -1600 -1200  -4500 -1200))
      (outline (path signal 127  -7700 -1200  -11100 -1200))
      (outline (path signal 50  -11350 -950  -7750 -950))
      (outline (path signal 50  -7750 -950  -7750 1450))
      (outline (path signal 50  -7750 1450  -4450 1450))
      (outline (path signal 50  -4450 1450  -4450 -950))
      (outline (path signal 50  -4450 -950  -1650 -950))
      (outline (path signal 50  -1650 -950  -1650 1450))
      (outline (path signal 50  -1650 1450  1650 1450))
      (outline (path signal 50  1650 1450  1650 -950))
      (outline (path signal 50  1650 -950  3950 -950))
      (outline (path signal 50  3950 -950  3950 -10450))
      (outline (path signal 50  3950 -10450  1650 -10450))
      (outline (path signal 50  1650 -10450  1650 -12850))
      (outline (path signal 50  1650 -12850  -1650 -12850))
      (outline (path signal 50  -1650 -12850  -1650 -10450))
      (outline (path signal 50  -1650 -10450  -4450 -10450))
      (outline (path signal 50  -4450 -10450  -4450 -12850))
      (outline (path signal 50  -4450 -12850  -7750 -12850))
      (outline (path signal 50  -7750 -12850  -7750 -10450))
      (outline (path signal 50  -7750 -10450  -11350 -10450))
      (outline (path signal 50  -11350 -10450  -11350 -950))
      (pin Rect[T]Pad_2800x2400_um 3 0 -11400)
      (pin Rect[T]Pad_2800x2400_um 2 -6100 -11400)
      (pin Rect[T]Pad_2800x2400_um 1B -6100 0)
      (pin Rect[T]Pad_2800x2400_um 1A 0 0)
      (keepout "" (circle F.Cu 1800 -1600 -5700))
      (keepout "" (circle B.Cu 1800 -1600 -5700))
      (keepout "" (circle F.Cu 1700 -6100 -5700))
      (keepout "" (circle B.Cu 1700 -6100 -5700))
    )
    (image "genisis:IEC-A-4"
      (outline (path signal 120  25500 11500  25500 -11500))
      (outline (path signal 120  -25500 11500  25500 11500))
      (outline (path signal 120  -25500 -11500  25500 -11500))
      (outline (path signal 120  -25500 11500  -25500 -11500))
      (outline (path signal 120  -25000 11250  25000 11250))
      (outline (path signal 120  25000 11250  25000 -11250))
      (outline (path signal 120  25000 -11250  -25000 -11250))
      (outline (path signal 120  -25000 -11250  -25000 11250))
      (pin Round[A]Pad_2550_um 3 7000 0)
      (pin Round[A]Pad_2550_um 2 0 0)
      (pin Round[A]Pad_2550_um 1 -7000 0)
      (keepout "" (circle F.Cu 3400 20000 0))
      (keepout "" (circle B.Cu 3400 20000 0))
      (keepout "" (circle F.Cu 3400 -20000 0))
      (keepout "" (circle B.Cu 3400 -20000 0))
    )
    (image genisis:CAPC3216X110N
      (outline (path signal 127  1700 -900  -1700 -900))
      (outline (path signal 127  1700 900  -1700 900))
      (outline (path signal 127  1700 -900  1700 900))
      (outline (path signal 127  -1700 -900  -1700 900))
      (outline (path signal 127  -570 900  570 900))
      (outline (path signal 127  -570 -900  570 -900))
      (outline (path signal 50  -2308 -1158  2308 -1158))
      (outline (path signal 50  -2308 1158  2308 1158))
      (outline (path signal 50  -2308 -1158  -2308 1158))
      (outline (path signal 50  2308 -1158  2308 1158))
      (pin Rect[T]Pad_1160x1820_um 2 1475 0)
      (pin Rect[T]Pad_1160x1820_um 1 -1475 0)
    )
    (image genisis:CAPC2012X135N::1
      (outline (path signal 127  1050 -680  -1050 -680))
      (outline (path signal 127  1050 680  -1050 680))
      (outline (path signal 127  1050 -680  1050 680))
      (outline (path signal 127  -1050 -680  -1050 680))
      (outline (path signal 50  -1665 -925  1665 -925))
      (outline (path signal 50  -1665 925  1665 925))
      (outline (path signal 50  -1665 -925  -1665 925))
      (outline (path signal 50  1665 -925  1665 925))
      (pin Rect[T]Pad_1100x1380_um 2 863 0)
      (pin Rect[T]Pad_1100x1380_um 1 -863 0)
    )
    (image genisis:CAPC3216X180N::1
      (outline (path signal 127  1700 -900  -1700 -900))
      (outline (path signal 127  1700 900  -1700 900))
      (outline (path signal 127  1700 -900  1700 900))
      (outline (path signal 127  -1700 -900  -1700 900))
      (outline (path signal 127  -540 900  540 900))
      (outline (path signal 127  -540 -900  540 -900))
      (outline (path signal 50  -2308 -1150  2308 -1150))
      (outline (path signal 50  -2308 1150  2308 1150))
      (outline (path signal 50  -2308 -1150  -2308 1150))
      (outline (path signal 50  2308 -1150  2308 1150))
      (pin Rect[T]Pad_1200x1820_um 2 1460 0)
      (pin Rect[T]Pad_1200x1820_um 1 -1460 0)
    )
    (image genisis:DBF31013
      (outline (path signal 200  2500 5100  2500 5100))
      (outline (path signal 200  2500 4900  2500 4900))
      (outline (path signal 100  -1500 -4000  1500 -4000))
      (outline (path signal 100  -1500 4000  1500 4000))
      (outline (path signal 100  3325 -2500  3325 2500))
      (outline (path signal 100  -3325 -2500  -3325 2500))
      (outline (path signal 100  -4325 -5600  -4325 5600))
      (outline (path signal 100  4325 -5600  -4325 -5600))
      (outline (path signal 100  4325 5600  4325 -5600))
      (outline (path signal 100  -4325 5600  4325 5600))
      (outline (path signal 200  -3325 -4000  -3325 4000))
      (outline (path signal 200  3325 -4000  -3325 -4000))
      (outline (path signal 200  3325 4000  3325 -4000))
      (outline (path signal 200  -3325 4000  3325 4000))
      (pin Rect[T]Pad_1400x1600_um 4 -2510 -3790)
      (pin Rect[T]Pad_1400x1600_um 3 -2500 3800)
      (pin Rect[T]Pad_1400x1600_um 2 2500 -3800)
      (pin Rect[T]Pad_1400x1600_um 1 2500 3800)
    )
    (padstack Round[A]Pad_1635_um
      (shape (circle F.Cu 1635))
      (shape (circle B.Cu 1635))
      (attach off)
    )
    (padstack Round[A]Pad_2550_um
      (shape (circle F.Cu 2550))
      (shape (circle B.Cu 2550))
      (attach off)
    )
    (padstack Round[A]Pad_2667_um
      (shape (circle F.Cu 2667))
      (shape (circle B.Cu 2667))
      (attach off)
    )
    (padstack Round[A]Pad_400_um
      (shape (circle F.Cu 400))
      (shape (circle B.Cu 400))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_260x860_um
      (shape (rect F.Cu -130 -430 130 430))
      (attach off)
    )
    (padstack Rect[A]Pad_2667x2667_um
      (shape (rect F.Cu -1333.5 -1333.5 1333.5 1333.5))
      (shape (rect B.Cu -1333.5 -1333.5 1333.5 1333.5))
      (attach off)
    )
    (padstack Rect[T]Pad_2800x2400_um
      (shape (rect F.Cu -1400 -1200 1400 1200))
      (attach off)
    )
    (padstack Rect[T]Pad_500x700_um
      (shape (rect F.Cu -250 -350 250 350))
      (attach off)
    )
    (padstack Rect[T]Pad_500x1050_um
      (shape (rect F.Cu -250 -525 250 525))
      (attach off)
    )
    (padstack Rect[T]Pad_7300x2000_um
      (shape (rect F.Cu -3650 -1000 3650 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_760x280_um
      (shape (rect F.Cu -380 -140 380 140))
      (attach off)
    )
    (padstack Rect[T]Pad_860x260_um
      (shape (rect F.Cu -430 -130 430 130))
      (attach off)
    )
    (padstack Rect[T]Pad_900x1600_um
      (shape (rect F.Cu -450 -800 450 800))
      (attach off)
    )
    (padstack Rect[T]Pad_960x1380_um
      (shape (rect F.Cu -480 -690 480 690))
      (attach off)
    )
    (padstack Rect[T]Pad_1080x1420_um
      (shape (rect F.Cu -540 -710 540 710))
      (attach off)
    )
    (padstack Rect[T]Pad_1100x1380_um
      (shape (rect F.Cu -550 -690 550 690))
      (attach off)
    )
    (padstack Rect[T]Pad_1160x1820_um
      (shape (rect F.Cu -580 -910 580 910))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x1820_um
      (shape (rect F.Cu -600 -910 600 910))
      (attach off)
    )
    (padstack Rect[T]Pad_1240x860_um
      (shape (rect F.Cu -620 -430 620 430))
      (attach off)
    )
    (padstack Rect[T]Pad_1250x590_um
      (shape (rect F.Cu -625 -295 625 295))
      (attach off)
    )
    (padstack Rect[T]Pad_1300x2000_um
      (shape (rect F.Cu -650 -1000 650 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_1300x1500_um
      (shape (rect F.Cu -650 -750 650 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1400x1600_um
      (shape (rect F.Cu -700 -800 700 800))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x2400_um
      (shape (rect F.Cu -750 -1200 750 1200))
      (attach off)
    )
    (padstack Rect[T]Pad_1680x1680_um
      (shape (rect F.Cu -840 -840 840 840))
      (attach off)
    )
    (padstack Rect[T]Pad_1970x600_um
      (shape (rect F.Cu -985 -300 985 300))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(BR1-Pad4)"
      (pins T1-7 BR1-4)
    )
    (net GND
      (pins C33-2 C9-1 C5-1 C2-1 C1-1 C42-1 C36-1 C30-1 C29-1 C28-1 C41-2 C40-2 C39-2
        C37-2 C35-2 C34-2 C32-2 C31-2 U6-11 U5-17 U5-16 U5-15 U5-8 U5-7 U5-6 U5-5
        U4-17 U4-16 U4-15 U4-8 U4-7 U4-6 U3-5 U3-4 U3-1 U2-1 U1-5 U1-4 U1-1 R16-2
        R15-2 R14-2 R7-1 R4-2 LED5-2 LED4-2 LED3-2 LED2-2 LED1-2 J13-4 J13-3 J13-2
        J13-1 J10-4 J10-3 J10-2 J10-1 J7-4 J7-3 J7-2 J7-1 J5-4 J5-3 J5-2 J5-1 J4-4
        J4-3 J4-2 J4-1 J2-3 J2-2 C43-2 C38-2 C27-2 C26-2 C25-2 C24-2 C23-1 C22-2 C21-2
        C20-2 C19-2 C18-2 C17-2 C16-2 C15-2 C14-2 C13-2 C12-2 C11-2 C8-2 C7-2 C6-2
        C4-2 C3-2 BR1-3)
    )
    (net "Net-(BR1-Pad2)"
      (pins T1-12 BR1-2)
    )
    (net "Net-(BR1-Pad1)"
      (pins C9-2 C5-2 C2-2 C1-2 J3-3 BR1-1)
    )
    (net +12V
      (pins U5-12 U5-11 U5-10 U5-13 U4-12 U4-11 U4-10 U4-13 U3-3 U3-2 U2-5 U2-3 U1-3
        U1-2 J3-2 C12-1 C11-1 C7-1 C6-1 C4-1 C3-1)
    )
    (net "Net-(C8-Pad1)"
      (pins U4-9 C8-1)
    )
    (net "Net-(C10-Pad2)"
      (pins U2-2 L3-1 C10-2)
    )
    (net "Net-(C10-Pad1)"
      (pins U2-4 C10-1)
    )
    (net "Net-(C14-Pad1)"
      (pins U5-9 C14-1)
    )
    (net +5V
      (pins C33-1 C29-2 L1-2 U6-4 U1-6 R13-1 R12-1 R11-1 R9-1 R1-1 J8-4 J8-3 J8-2
        J8-1 C25-1 C21-1 C18-1 C15-1)
    )
    (net "Net-(J2-Pad1A)"
      (pins J3-1 J2-1B J2-1A)
    )
    (net "Net-(L2-Pad1)"
      (pins U3-7 L2-1)
    )
    (net "Net-(L5-Pad1)"
      (pins L5-1 U5-3 U5-2 U5-1)
    )
    (net "Net-(LED1-Pad1)"
      (pins R9-2 LED1-1)
    )
    (net "Net-(LED2-Pad1)"
      (pins R10-2 LED2-1)
    )
    (net "Net-(LED3-Pad1)"
      (pins R17-2 LED3-1)
    )
    (net "Net-(LED4-Pad1)"
      (pins R18-2 LED4-1)
    )
    (net "Net-(LED5-Pad1)"
      (pins R19-2 LED5-1)
    )
    (net "Net-(R1-Pad2)"
      (pins U1-8 R1-2)
    )
    (net "Net-(R2-Pad2)"
      (pins U3-8 R2-2)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2)
    )
    (net "Net-(R3-Pad3)"
      (pins U2-6 R4-1 R3-3)
    )
    (net "Net-(R5-Pad2)"
      (pins U4-4 R5-2)
    )
    (net "Net-(R6-Pad2)"
      (pins U4-5 R6-2)
    )
    (net "Net-(R8-Pad2)"
      (pins U5-4 R8-2)
    )
    (net "Net-(R11-Pad2)"
      (pins U6-6 R14-1 R11-2)
    )
    (net "Net-(R12-Pad2)"
      (pins U6-9 R16-1 R12-2)
    )
    (net "Net-(R13-Pad2)"
      (pins U6-2 R15-1 R13-2)
    )
    (net "Net-(R17-Pad1)"
      (pins U6-8 R17-1)
    )
    (net "Net-(R18-Pad1)"
      (pins U6-7 R18-1)
    )
    (net "Net-(R19-Pad1)"
      (pins U6-1 R19-1)
    )
    (net "Net-(T1-Pad10)"
      (pins T1-10 T1-9)
    )
    (net "Net-(T1-Pad3)"
      (pins T1-3 T1-4)
    )
    (net "Net-(U6-Pad14)"
      (pins U6-14)
    )
    (net "Net-(U6-Pad13)"
      (pins U6-13)
    )
    (net "Net-(U6-Pad12)"
      (pins U6-12)
    )
    (net "Net-(J1-Pad3)"
      (pins T1-1 J1-3)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins T1-6 J1-1)
    )
    (net "Net-(L1-Pad1)"
      (pins L1-1 U1-7)
    )
    (net "Net-(L4-Pad1)"
      (pins U4-3 U4-2 U4-1 L4-1)
    )
    (net "Net-(C28-Pad2)"
      (pins C28-2)
    )
    (net "Net-(C30-Pad2)"
      (pins C30-2)
    )
    (net +1.8V
      (pins C32-1 U6-10 U3-6 R2-1 L2-2 J11-4 J11-3 J11-2 J11-1 C24-1 C20-1 C17-1 C13-1)
    )
    (net +1.2V
      (pins C36-2 C35-1 C31-1 U6-3 U4-14 R6-1 R5-1 L4-2 J9-4 J9-3 J9-2 J9-1 C38-1
        C26-1 C23-2)
    )
    (net "+0.8V-3.3V"
      (pins C34-1 U6-5 R3-1 L3-2 J6-4 J6-3 J6-2 J6-1 C27-1 C22-1 C19-1 C16-1)
    )
    (net +3.3V
      (pins L5-2 C42-2 C41-1 C40-1 C39-1 C37-1 U5-14 R10-1 R8-1 J12-4 J12-3 J12-2
        J12-1 C43-1)
    )
    (class kicad_default "" "+0.8V-3.3V" +1.2V +1.8V +12V +3.3V +3V3 +5V 1.8V
      GND "Net-(BR1-Pad1)" "Net-(BR1-Pad2)" "Net-(BR1-Pad4)" "Net-(C10-Pad1)"
      "Net-(C10-Pad2)" "Net-(C13-Pad1)" "Net-(C14-Pad1)" "Net-(C16-Pad1)"
      "Net-(C23-Pad2)" "Net-(C28-Pad2)" "Net-(C30-Pad2)" "Net-(C37-Pad1)"
      "Net-(C8-Pad1)" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J11-Pad1)"
      "Net-(J12-Pad1)" "Net-(J2-Pad1A)" "Net-(J6-Pad1)" "Net-(J9-Pad1)" "Net-(L1-Pad1)"
      "Net-(L2-Pad1)" "Net-(L4-Pad1)" "Net-(L5-Pad1)" "Net-(LED1-Pad1)" "Net-(LED2-Pad1)"
      "Net-(LED3-Pad1)" "Net-(LED4-Pad1)" "Net-(LED5-Pad1)" "Net-(R1-Pad2)"
      "Net-(R11-Pad2)" "Net-(R12-Pad2)" "Net-(R13-Pad2)" "Net-(R17-Pad1)"
      "Net-(R18-Pad1)" "Net-(R19-Pad1)" "Net-(R2-Pad2)" "Net-(R3-Pad2)" "Net-(R3-Pad3)"
      "Net-(R5-Pad2)" "Net-(R6-Pad2)" "Net-(R8-Pad2)" "Net-(T1-Pad10)" "Net-(T1-Pad3)"
      "Net-(U6-Pad10)" "Net-(U6-Pad12)" "Net-(U6-Pad13)" "Net-(U6-Pad14)"
      "Net-(U6-Pad3)" "Net-(U6-Pad5)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
