############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net sys_clk_pin LOC=AN20;
Net sys_clk_pin IOSTANDARD = LVTTL;
Net sys_rst_pin LOC=M21;
Net sys_rst_pin IOSTANDARD = LVCMOS25;
## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 25000 ps;
Net sys_rst_pin TIG;
NET "ppc_reset_bus_Chip_Reset_Req" TPTHRU = "RST_GRP";
NET "ppc_reset_bus_Core_Reset_Req" TPTHRU = "RST_GRP";
NET "ppc_reset_bus_System_Reset_Req" TPTHRU = "RST_GRP";
TIMESPEC "TS_RST1" = FROM CPUS THRU RST_GRP TO FFS  TIG;

## IO Devices constraints
#Debug header LOC constraints (manually entered)
NET "debug<0>" LOC = "L20" | IOSTANDARD = LVTTL; #pin 0
NET "debug<1>" LOC = "J21" | IOSTANDARD = LVTTL; #pin 1
NET "debug<2>" LOC = "G20" | IOSTANDARD = LVTTL; #pin 2
#NET "debug<3>" LOC = "J20" | IOSTANDARD = LVTTL; #pin 3
#NET "debug<4>" LOC = "K21" | IOSTANDARD = LVTTL; #pin 4
#NET "debug<5>" LOC = "F20" | IOSTANDARD = LVTTL; #pin 5
#NET "debug<6>" LOC = "H20" | IOSTANDARD = LVTTL; #pin 6
#NET "debug<7>" LOC = "L21" | IOSTANDARD = LVTTL; #pin 7
#NET "debug<8>" LOC = "H18" | IOSTANDARD = LVTTL; #pin 8
#NET "debug<9>" LOC = "H19" | IOSTANDARD = LVTTL; #pin 9

#### Module Ethernet_MAC constraints

Net fpga_0_Ethernet_MAC_PHY_crs_pin LOC=H24;
Net fpga_0_Ethernet_MAC_PHY_col_pin LOC=G17;
Net fpga_0_Ethernet_MAC_PHY_rst_n_pin LOC=C17;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> LOC=G15;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<2> LOC=K17;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<1> LOC=E17;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<0> LOC=D17;
Net fpga_0_Ethernet_MAC_PHY_tx_en_pin LOC=C18;
Net fpga_0_Ethernet_MAC_PHY_tx_clk_pin LOC=G22;
Net fpga_0_Ethernet_MAC_PHY_rx_er_pin LOC=F23;
Net fpga_0_Ethernet_MAC_PHY_rx_clk_pin LOC=J22;
Net fpga_0_Ethernet_MAC_PHY_dv_pin LOC=H23;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<0> LOC=K23;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<1> LOC=E21;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<2> LOC=E22;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<3> LOC=H22;

Net fpga_0_Ethernet_MAC_PHY_rst_n_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_rst_n_pin SLEW = SLOW;
Net fpga_0_Ethernet_MAC_PHY_rst_n_pin DRIVE = 8;
Net fpga_0_Ethernet_MAC_PHY_crs_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_col_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> SLEW = SLOW;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> DRIVE = 8;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<2> IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<2> SLEW = SLOW;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<2> DRIVE = 8;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<1> IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<1> SLEW = SLOW;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<1> DRIVE = 8;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<0> IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<0> SLEW = SLOW;
Net fpga_0_Ethernet_MAC_PHY_tx_data_pin<0> DRIVE = 8;
Net fpga_0_Ethernet_MAC_PHY_tx_en_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_tx_en_pin SLEW = SLOW;
Net fpga_0_Ethernet_MAC_PHY_tx_en_pin DRIVE = 8;
Net fpga_0_Ethernet_MAC_PHY_tx_clk_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_rx_er_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_rx_clk_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_dv_pin IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<0> IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<1> IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<2> IOSTANDARD = LVCMOS25;
Net fpga_0_Ethernet_MAC_PHY_rx_data_pin<3> IOSTANDARD = LVCMOS25;

#### Module warp_v4_userio_all constraints

Net fpga_0_warp_v4_userio_all_LEDs_out_pin<0> LOC=N24;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<0> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<1> LOC=N20;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<1> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<2> LOC=L18;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<2> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<3> LOC=N18;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<3> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<4> LOC=M18;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<4> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<5> LOC=M25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<5> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<6> LOC=N19;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<6> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<7> LOC=P19;
Net fpga_0_warp_v4_userio_all_LEDs_out_pin<7> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<0> LOC=M17;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<0> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<1> LOC=R18;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<1> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<2> LOC=P17;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<2> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<3> LOC=M16;
Net fpga_0_warp_v4_userio_all_DIPSW_in_pin<3> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_PB_in_pin<0> LOC=N23;
Net fpga_0_warp_v4_userio_all_PB_in_pin<0> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_PB_in_pin<1> LOC=N22;
Net fpga_0_warp_v4_userio_all_PB_in_pin<1> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_PB_in_pin<2> LOC=M23;
Net fpga_0_warp_v4_userio_all_PB_in_pin<2> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_PB_in_pin<3> LOC=L23;
Net fpga_0_warp_v4_userio_all_PB_in_pin<3> IOSTANDARD = LVCMOS25;
Net fpga_0_warp_v4_userio_all_IOEx_SCL_pin LOC=AK17;
Net fpga_0_warp_v4_userio_all_IOEx_SCL_pin IOSTANDARD = LVTTL;
Net fpga_0_warp_v4_userio_all_IOEx_SDA_pin LOC=AL18;
Net fpga_0_warp_v4_userio_all_IOEx_SDA_pin IOSTANDARD = LVTTL;

#### Module rs232_db9 constraints

Net fpga_0_rs232_db9_RX_pin LOC=L24;
Net fpga_0_rs232_db9_RX_pin IOSTANDARD = LVCMOS25;
Net fpga_0_rs232_db9_TX_pin LOC=K24;
Net fpga_0_rs232_db9_TX_pin IOSTANDARD = LVCMOS25;

#### Module clk_board_config constraints

Net fpga_0_clk_board_config_sys_clk_pin LOC=AM21;
Net fpga_0_clk_board_config_sys_clk_pin IOSTANDARD = LVTTL;
Net fpga_0_clk_board_config_cfg_radio_dat_out_pin LOC=AN19;
Net fpga_0_clk_board_config_cfg_radio_dat_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_radio_dat_out_pin SLEW = SLOW;
Net fpga_0_clk_board_config_cfg_radio_csb_out_pin LOC=AP19;
Net fpga_0_clk_board_config_cfg_radio_csb_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_radio_csb_out_pin SLEW = SLOW;
Net fpga_0_clk_board_config_cfg_radio_en_out_pin LOC=AR19;
Net fpga_0_clk_board_config_cfg_radio_en_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_radio_en_out_pin SLEW = SLOW;
Net fpga_0_clk_board_config_cfg_radio_clk_out_pin LOC=AM20;
Net fpga_0_clk_board_config_cfg_radio_clk_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_radio_clk_out_pin SLEW = SLOW;
Net fpga_0_clk_board_config_cfg_logic_dat_out_pin LOC=AR21;
Net fpga_0_clk_board_config_cfg_logic_dat_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_logic_dat_out_pin SLEW = SLOW;
Net fpga_0_clk_board_config_cfg_logic_csb_out_pin LOC=AL21;
Net fpga_0_clk_board_config_cfg_logic_csb_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_logic_csb_out_pin SLEW = SLOW;
Net fpga_0_clk_board_config_cfg_logic_en_out_pin LOC=AK21;
Net fpga_0_clk_board_config_cfg_logic_en_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_logic_en_out_pin SLEW = SLOW;
Net fpga_0_clk_board_config_cfg_logic_clk_out_pin LOC=AN22;
Net fpga_0_clk_board_config_cfg_logic_clk_out_pin IOSTANDARD=LVTTL;
Net fpga_0_clk_board_config_cfg_logic_clk_out_pin SLEW = SLOW;

#### Module radio_controller_0 constraints


#### Module radio_bridge_slot_1 constraints

Net fpga_0_radio_bridge_slot_1_converter_clock_out_pin LOC=F10;
Net fpga_0_radio_bridge_slot_1_converter_clock_out_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<0> LOC=F16;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<1> LOC=H13;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<2> LOC=E16;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<3> LOC=D15;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<4> LOC=H10;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<5> LOC=D16;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<6> LOC=H8;
Net fpga_0_radio_bridge_slot_1_radio_B_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<0> LOC=E7;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<1> LOC=E8;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<2> LOC=D10;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<3> LOC=AG20;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<4> LOC=D11;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<5> LOC=C15;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<6> LOC=E6;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<7> LOC=E4;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<8> LOC=D4;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<9> LOC=C10;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<10> LOC=G6;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<11> LOC=D7;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<12> LOC=F4;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<13> LOC=E3;
Net fpga_0_radio_bridge_slot_1_radio_ADC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<0> LOC=G7;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<1> LOC=E12;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<2> LOC=E13;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<3> LOC=D12;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<4> LOC=F9;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<5> LOC=H7;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<6> LOC=G8;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<7> LOC=E9;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<8> LOC=C12;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<9> LOC=F5;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<10> LOC=F8;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<11> LOC=D6;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<12> LOC=C13;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<13> LOC=D9;
Net fpga_0_radio_bridge_slot_1_radio_ADC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<0> LOC=N10;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<1> LOC=R4;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<2> LOC=R3;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<3> LOC=N9;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<4> LOC=R8;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<5> LOC=T3;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<6> LOC=T11;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<7> LOC=P5;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<8> LOC=R12;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<9> LOC=P12;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<10> LOC=T10;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<11> LOC=T8;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<12> LOC=P10;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<13> LOC=P11;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<14> LOC=N12;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<15> LOC=T6;
Net fpga_0_radio_bridge_slot_1_radio_DAC_I_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<0> LOC=N7;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<1> LOC=M11;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<2> LOC=L4;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<3> LOC=M5;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<4> LOC=L5;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<5> LOC=J10;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<6> LOC=J11;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<7> LOC=J9;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<8> LOC=M7;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<9> LOC=M6;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<10> LOC=M3;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<11> LOC=M10;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<12> LOC=K9;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<13> LOC=J12;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<14> LOC=L6;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<15> LOC=L8;
Net fpga_0_radio_bridge_slot_1_radio_DAC_Q_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_1_dac_spi_data_pin LOC=N5;
Net fpga_0_radio_bridge_slot_1_dac_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_dac_spi_cs_pin LOC=J6;
Net fpga_0_radio_bridge_slot_1_dac_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_dac_spi_clk_pin LOC=K7;
Net fpga_0_radio_bridge_slot_1_dac_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_spi_clk_pin LOC=P9;
Net fpga_0_radio_bridge_slot_1_radio_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_spi_data_pin LOC=K4;
Net fpga_0_radio_bridge_slot_1_radio_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_spi_cs_pin LOC=N3;
Net fpga_0_radio_bridge_slot_1_radio_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_SHDN_pin LOC=F11;
Net fpga_0_radio_bridge_slot_1_radio_SHDN_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_TxEn_pin LOC=R6;
Net fpga_0_radio_bridge_slot_1_radio_TxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RxEn_pin LOC=G13;
Net fpga_0_radio_bridge_slot_1_radio_RxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RxHP_pin LOC=F6;
Net fpga_0_radio_bridge_slot_1_radio_RxHP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_24PA_pin LOC=G3;
Net fpga_0_radio_bridge_slot_1_radio_24PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_5PA_pin LOC=F3;
Net fpga_0_radio_bridge_slot_1_radio_5PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ANTSW_pin<0> LOC=H3;
Net fpga_0_radio_bridge_slot_1_radio_ANTSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_ANTSW_pin<1> LOC=C5;
Net fpga_0_radio_bridge_slot_1_radio_ANTSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_LED_pin<0> LOC=H4;
Net fpga_0_radio_bridge_slot_1_radio_LED_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_LED_pin<1> LOC=C4;
Net fpga_0_radio_bridge_slot_1_radio_LED_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_LED_pin<2> LOC=C8;
Net fpga_0_radio_bridge_slot_1_radio_LED_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_DCS_pin LOC=D14;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_DCS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_DFS_pin LOC=G11;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_DFS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_PWDNA_pin LOC=G5;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_PWDNA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_PWDNB_pin LOC=G10;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_PWDNB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<0> LOC=J5;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<1> LOC=K3;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<2> LOC=P6;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<3> LOC=J4;
Net fpga_0_radio_bridge_slot_1_radio_DIPSW_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_clk_pin LOC=H9;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_CLAMP_pin LOC=U12;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_CLAMP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_HIZ_pin LOC=U11;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_HIZ_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_SLEEP_pin LOC=T5;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_SLEEP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<0> LOC=T9;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<0> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<1> LOC=L10;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<1> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<2> LOC=U8;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<2> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<3> LOC=T4;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<3> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<4> LOC=K11;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<4> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<4> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<5> LOC=T13;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<5> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<5> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<6> LOC=N8;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<6> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<6> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<7> LOC=R11;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<7> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<7> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<8> LOC=U10;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<8> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<8> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<9> LOC=J14;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<9> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_D_pin<9> PULLDOWN;
Net fpga_0_radio_bridge_slot_1_radio_LD_pin LOC=L3;
Net fpga_0_radio_bridge_slot_1_radio_LD_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_OTRA_pin LOC=C7;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_OTRA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_OTRB_pin LOC=C9;
Net fpga_0_radio_bridge_slot_1_radio_RX_ADC_OTRB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_OTR_pin LOC=V9;
Net fpga_0_radio_bridge_slot_1_radio_RSSI_ADC_OTR_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_dac_PLL_LOCK_pin LOC=K8;
Net fpga_0_radio_bridge_slot_1_radio_dac_PLL_LOCK_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_dac_RESET_pin LOC=P7;
Net fpga_0_radio_bridge_slot_1_radio_dac_RESET_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_EEPROM_IO LOC=G12;
Net fpga_0_radio_bridge_slot_1_radio_EEPROM_IO IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_1_radio_EEPROM_IO SLEW = SLOW;
Net fpga_0_radio_bridge_slot_1_radio_EEPROM_IO DRIVE = 8;

#### Module radio_bridge_slot_2 constraints

Net fpga_0_radio_bridge_slot_2_converter_clock_out_pin LOC=AD5;
Net fpga_0_radio_bridge_slot_2_converter_clock_out_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<0> LOC=AA4;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<1> LOC=AH5;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<2> LOC=Y4;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<3> LOC=V17;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<4> LOC=AC3;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<5> LOC=Y6;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<6> LOC=AH4;
Net fpga_0_radio_bridge_slot_2_radio_B_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<0> LOC=V14;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<1> LOC=U15;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<2> LOC=W6;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<3> LOC=AG18;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<4> LOC=V15;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<5> LOC=V5;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<6> LOC=AA10;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<7> LOC=Y11;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<8> LOC=AA9;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<9> LOC=V7;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<10> LOC=U6;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<11> LOC=AB11;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<12> LOC=W4;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<13> LOC=V12;
Net fpga_0_radio_bridge_slot_2_radio_ADC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<0> LOC=AB7;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<1> LOC=AE7;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<2> LOC=AC7;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<3> LOC=AC5;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<4> LOC=AE4;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<5> LOC=AD4;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<6> LOC=AD7;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<7> LOC=AD6;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<8> LOC=W14;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<9> LOC=U5;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<10> LOC=W5;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<11> LOC=AA11;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<12> LOC=W9;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<13> LOC=Y12;
Net fpga_0_radio_bridge_slot_2_radio_ADC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<0> LOC=AP4;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<1> LOC=AR3;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<2> LOC=AT4;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<3> LOC=AR4;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<4> LOC=AT5;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<5> LOC=AN3;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<6> LOC=AT3;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<7> LOC=AU5;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<8> LOC=AM7;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<9> LOC=AU6;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<10> LOC=AP5;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<11> LOC=AN5;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<12> LOC=AT6;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<13> LOC=AM6;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<14> LOC=AL6;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<15> LOC=AL8;
Net fpga_0_radio_bridge_slot_2_radio_DAC_I_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<0> LOC=AF8;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<1> LOC=AF9;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<2> LOC=AH8;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<3> LOC=AG7;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<4> LOC=AJ6;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<5> LOC=AN4;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<6> LOC=AG8;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<7> LOC=AM5;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<8> LOC=AJ5;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<9> LOC=AK6;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<10> LOC=AH7;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<11> LOC=AJ4;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<12> LOC=AL4;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<13> LOC=AB15;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<14> LOC=AC14;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<15> LOC=AK4;
Net fpga_0_radio_bridge_slot_2_radio_DAC_Q_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_2_dac_spi_data_pin LOC=AC9;
Net fpga_0_radio_bridge_slot_2_dac_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_dac_spi_cs_pin LOC=AK8;
Net fpga_0_radio_bridge_slot_2_dac_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_dac_spi_clk_pin LOC=AK7;
Net fpga_0_radio_bridge_slot_2_dac_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_spi_clk_pin LOC=AB12;
Net fpga_0_radio_bridge_slot_2_radio_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_spi_data_pin LOC=AG3;
Net fpga_0_radio_bridge_slot_2_radio_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_spi_cs_pin LOC=AE8;
Net fpga_0_radio_bridge_slot_2_radio_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_SHDN_pin LOC=AB3;
Net fpga_0_radio_bridge_slot_2_radio_SHDN_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_TxEn_pin LOC=W16;
Net fpga_0_radio_bridge_slot_2_radio_TxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RxEn_pin LOC=AB10;
Net fpga_0_radio_bridge_slot_2_radio_RxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RxHP_pin LOC=AC4;
Net fpga_0_radio_bridge_slot_2_radio_RxHP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_24PA_pin LOC=W7;
Net fpga_0_radio_bridge_slot_2_radio_24PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_5PA_pin LOC=AC8;
Net fpga_0_radio_bridge_slot_2_radio_5PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ANTSW_pin<0> LOC=U3;
Net fpga_0_radio_bridge_slot_2_radio_ANTSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_ANTSW_pin<1> LOC=Y7;
Net fpga_0_radio_bridge_slot_2_radio_ANTSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_LED_pin<0> LOC=AA8;
Net fpga_0_radio_bridge_slot_2_radio_LED_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_LED_pin<1> LOC=W10;
Net fpga_0_radio_bridge_slot_2_radio_LED_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_LED_pin<2> LOC=V4;
Net fpga_0_radio_bridge_slot_2_radio_LED_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_DCS_pin LOC=AA5;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_DCS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_DFS_pin LOC=AF4;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_DFS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_PWDNA_pin LOC=Y8;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_PWDNA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_PWDNB_pin LOC=AA14;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_PWDNB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<0> LOC=Y13;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<1> LOC=AH3;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<2> LOC=W15;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<3> LOC=AA13;
Net fpga_0_radio_bridge_slot_2_radio_DIPSW_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_clk_pin LOC=AF5;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_CLAMP_pin LOC=AB13;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_CLAMP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_HIZ_pin LOC=AK3;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_HIZ_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_SLEEP_pin LOC=AH9;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_SLEEP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<0> LOC=AD10;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<0> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<1> LOC=AD11;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<1> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<2> LOC=AE3;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<2> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<3> LOC=AC13;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<3> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<4> LOC=AF3;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<4> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<4> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<5> LOC=AM3;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<5> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<5> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<6> LOC=AG10;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<6> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<6> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<7> LOC=AF10;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<7> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<7> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<8> LOC=AL5;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<8> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<8> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<9> LOC=AM8;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<9> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_D_pin<9> PULLDOWN;
Net fpga_0_radio_bridge_slot_2_radio_LD_pin LOC=AD9;
Net fpga_0_radio_bridge_slot_2_radio_LD_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_OTRA_pin LOC=V13;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_OTRA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_OTRB_pin LOC=Y9;
Net fpga_0_radio_bridge_slot_2_radio_RX_ADC_OTRB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_OTR_pin LOC=AC12;
Net fpga_0_radio_bridge_slot_2_radio_RSSI_ADC_OTR_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_dac_PLL_LOCK_pin LOC=AL3;
Net fpga_0_radio_bridge_slot_2_radio_dac_PLL_LOCK_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_dac_RESET_pin LOC=AC10;
Net fpga_0_radio_bridge_slot_2_radio_dac_RESET_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_EEPROM_IO LOC=AE6;
Net fpga_0_radio_bridge_slot_2_radio_EEPROM_IO IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_2_radio_EEPROM_IO SLEW = SLOW;
Net fpga_0_radio_bridge_slot_2_radio_EEPROM_IO DRIVE = 8;

#### Module radio_bridge_slot_3 constraints

Net fpga_0_radio_bridge_slot_3_converter_clock_out_pin LOC=AC29;
Net fpga_0_radio_bridge_slot_3_converter_clock_out_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<0> LOC=AG28;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<1> LOC=AC24;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<2> LOC=AD31;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<3> LOC=AA24;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<4> LOC=AG30;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<5> LOC=AB23;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<6> LOC=AH29;
Net fpga_0_radio_bridge_slot_3_radio_B_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<0> LOC=AM33;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<1> LOC=AF33;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<2> LOC=AG31;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<3> LOC=AM22;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<4> LOC=AH30;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<5> LOC=AG32;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<6> LOC=AF31;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<7> LOC=AH34;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<8> LOC=AK32;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<9> LOC=AF34;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<10> LOC=AN34;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<11> LOC=AJ36;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<12> LOC=AN33;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<13> LOC=AH35;
Net fpga_0_radio_bridge_slot_3_radio_ADC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<0> LOC=AA26;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<1> LOC=AE29;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<2> LOC=AA29;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<3> LOC=AD29;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<4> LOC=AB26;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<5> LOC=AB27;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<6> LOC=AA28;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<7> LOC=AC28;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<8> LOC=AL34;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<9> LOC=AJ34;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<10> LOC=AK33;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<11> LOC=AK34;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<12> LOC=AJ35;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<13> LOC=AG33;
Net fpga_0_radio_bridge_slot_3_radio_ADC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<0> LOC=AB35;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<1> LOC=AC34;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<2> LOC=AA30;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<3> LOC=Y27;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<4> LOC=AB31;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<5> LOC=N37;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<6> LOC=AA31;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<7> LOC=R34;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<8> LOC=AC32;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<9> LOC=Y32;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<10> LOC=AD35;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<11> LOC=Y34;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<12> LOC=P37;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<13> LOC=R36;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<14> LOC=T35;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<15> LOC=Y33;
Net fpga_0_radio_bridge_slot_3_radio_DAC_I_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<0> LOC=V34;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<1> LOC=AC35;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<2> LOC=V33;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<3> LOC=Y36;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<4> LOC=U37;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<5> LOC=AB36;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<6> LOC=U35;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<7> LOC=Y37;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<8> LOC=W37;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<9> LOC=AA34;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<10> LOC=W36;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<11> LOC=AA35;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<12> LOC=W30;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<13> LOC=W32;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<14> LOC=V35;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<15> LOC=W34;
Net fpga_0_radio_bridge_slot_3_radio_DAC_Q_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_3_dac_spi_data_pin LOC=T36;
Net fpga_0_radio_bridge_slot_3_dac_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_dac_spi_cs_pin LOC=W35;
Net fpga_0_radio_bridge_slot_3_dac_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_dac_spi_clk_pin LOC=AA36;
Net fpga_0_radio_bridge_slot_3_dac_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_spi_clk_pin LOC=AC37;
Net fpga_0_radio_bridge_slot_3_radio_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_spi_data_pin LOC=AD37;
Net fpga_0_radio_bridge_slot_3_radio_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_spi_cs_pin LOC=AF36;
Net fpga_0_radio_bridge_slot_3_radio_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_SHDN_pin LOC=AD27;
Net fpga_0_radio_bridge_slot_3_radio_SHDN_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_TxEn_pin LOC=AE37;
Net fpga_0_radio_bridge_slot_3_radio_TxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RxEn_pin LOC=Y26;
Net fpga_0_radio_bridge_slot_3_radio_RxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RxHP_pin LOC=AC25;
Net fpga_0_radio_bridge_slot_3_radio_RxHP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_24PA_pin LOC=AM36;
Net fpga_0_radio_bridge_slot_3_radio_24PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_5PA_pin LOC=AN35;
Net fpga_0_radio_bridge_slot_3_radio_5PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ANTSW_pin<0> LOC=AN37;
Net fpga_0_radio_bridge_slot_3_radio_ANTSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_ANTSW_pin<1> LOC=AJ37;
Net fpga_0_radio_bridge_slot_3_radio_ANTSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_LED_pin<0> LOC=AL35;
Net fpga_0_radio_bridge_slot_3_radio_LED_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_LED_pin<1> LOC=AE33;
Net fpga_0_radio_bridge_slot_3_radio_LED_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_LED_pin<2> LOC=AM35;
Net fpga_0_radio_bridge_slot_3_radio_LED_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_DCS_pin LOC=AF28;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_DCS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_DFS_pin LOC=AD34;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_DFS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_PWDNA_pin LOC=AK36;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_PWDNA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_PWDNB_pin LOC=AE28;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_PWDNB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<0> LOC=AG36;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<1> LOC=AG37;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<2> LOC=T34;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<3> LOC=AH37;
Net fpga_0_radio_bridge_slot_3_radio_DIPSW_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_clk_pin LOC=AD32;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_CLAMP_pin LOC=K36;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_CLAMP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_HIZ_pin LOC=W29;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_HIZ_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_SLEEP_pin LOC=K37;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_SLEEP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<0> LOC=P35;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<0> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<1> LOC=AB28;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<1> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<2> LOC=M36;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<2> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<3> LOC=AF35;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<3> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<4> LOC=L36;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<4> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<4> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<5> LOC=M37;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<5> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<5> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<6> LOC=R37;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<6> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<6> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<7> LOC=P36;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<7> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<7> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<8> LOC=AE34;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<8> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<8> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<9> LOC=Y31;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<9> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_D_pin<9> PULLDOWN;
Net fpga_0_radio_bridge_slot_3_radio_LD_pin LOC=AB37;
Net fpga_0_radio_bridge_slot_3_radio_LD_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_OTRA_pin LOC=AM37;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_OTRA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_OTRB_pin LOC=AL36;
Net fpga_0_radio_bridge_slot_3_radio_RX_ADC_OTRB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_OTR_pin LOC=U36;
Net fpga_0_radio_bridge_slot_3_radio_RSSI_ADC_OTR_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_dac_PLL_LOCK_pin LOC=AG35;
Net fpga_0_radio_bridge_slot_3_radio_dac_PLL_LOCK_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_dac_RESET_pin LOC=AE36;
Net fpga_0_radio_bridge_slot_3_radio_dac_RESET_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_EEPROM_IO LOC=AE32;
Net fpga_0_radio_bridge_slot_3_radio_EEPROM_IO IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_3_radio_EEPROM_IO SLEW = SLOW;
Net fpga_0_radio_bridge_slot_3_radio_EEPROM_IO DRIVE = 8;

#### Module radio_bridge_slot_4 constraints

Net fpga_0_radio_bridge_slot_4_converter_clock_out_pin LOC=H33;
Net fpga_0_radio_bridge_slot_4_converter_clock_out_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<0> LOC=G30;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<1> LOC=U33;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<2> LOC=G32;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<3> LOC=J34;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<4> LOC=K29;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<5> LOC=J35;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<6> LOC=U32;
Net fpga_0_radio_bridge_slot_4_radio_B_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<0> LOC=K26;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<1> LOC=P30;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<2> LOC=M27;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<3> LOC=AF23;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<4> LOC=T29;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<5> LOC=R31;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<6> LOC=V30;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<7> LOC=M31;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<8> LOC=W26;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<9> LOC=K27;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<10> LOC=M26;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<11> LOC=L29;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<12> LOC=V25;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<13> LOC=W27;
Net fpga_0_radio_bridge_slot_4_radio_ADC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<0> LOC=K28;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<1> LOC=J32;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<2> LOC=K33;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<3> LOC=H32;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<4> LOC=L30;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<5> LOC=M33;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<6> LOC=M35;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<7> LOC=P32;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<8> LOC=U28;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<9> LOC=N33;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<10> LOC=U27;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<11> LOC=L28;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<12> LOC=V28;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<13> LOC=M28;
Net fpga_0_radio_bridge_slot_4_radio_ADC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<0> LOC=E32;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<1> LOC=D27;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<2> LOC=E33;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<3> LOC=F34;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<4> LOC=F35;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<5> LOC=F33;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<6> LOC=D31;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<7> LOC=D30;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<8> LOC=E28;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<9> LOC=F36;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<10> LOC=G33;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<11> LOC=G35;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<12> LOC=D29;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<13> LOC=C29;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<14> LOC=D37;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<15> LOC=E37;
Net fpga_0_radio_bridge_slot_4_radio_DAC_I_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<0> LOC=D26;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<0> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<1> LOC=C27;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<1> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<2> LOC=G25;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<2> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<3> LOC=C25;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<3> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<4> LOC=F29;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<4> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<5> LOC=F24;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<5> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<6> LOC=E26;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<6> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<7> LOC=D32;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<7> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<8> LOC=F28;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<8> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<9> LOC=F31;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<9> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<10> LOC=E27;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<10> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<11> LOC=F26;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<11> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<12> LOC=H34;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<12> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<13> LOC=E31;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<13> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<14> LOC=F25;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<14> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<15> LOC=E29;
Net fpga_0_radio_bridge_slot_4_radio_DAC_Q_pin<15> IOSTANDARD = LVTTL;
Net fpga_0_radio_bridge_slot_4_dac_spi_data_pin LOC=C28;
Net fpga_0_radio_bridge_slot_4_dac_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_dac_spi_cs_pin LOC=D25;
Net fpga_0_radio_bridge_slot_4_dac_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_dac_spi_clk_pin LOC=G28;
Net fpga_0_radio_bridge_slot_4_dac_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_spi_clk_pin LOC=J29;
Net fpga_0_radio_bridge_slot_4_radio_spi_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_spi_data_pin LOC=D24;
Net fpga_0_radio_bridge_slot_4_radio_spi_data_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_spi_cs_pin LOC=H28;
Net fpga_0_radio_bridge_slot_4_radio_spi_cs_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_SHDN_pin LOC=K34;
Net fpga_0_radio_bridge_slot_4_radio_SHDN_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_TxEn_pin LOC=H30;
Net fpga_0_radio_bridge_slot_4_radio_TxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RxEn_pin LOC=L34;
Net fpga_0_radio_bridge_slot_4_radio_RxEn_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RxHP_pin LOC=J26;
Net fpga_0_radio_bridge_slot_4_radio_RxHP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_24PA_pin LOC=H27;
Net fpga_0_radio_bridge_slot_4_radio_24PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_5PA_pin LOC=L26;
Net fpga_0_radio_bridge_slot_4_radio_5PA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ANTSW_pin<0> LOC=U31;
Net fpga_0_radio_bridge_slot_4_radio_ANTSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_ANTSW_pin<1> LOC=V29;
Net fpga_0_radio_bridge_slot_4_radio_ANTSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_LED_pin<0> LOC=U26;
Net fpga_0_radio_bridge_slot_4_radio_LED_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_LED_pin<1> LOC=N35;
Net fpga_0_radio_bridge_slot_4_radio_LED_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_LED_pin<2> LOC=N34;
Net fpga_0_radio_bridge_slot_4_radio_LED_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_DCS_pin LOC=K32;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_DCS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_DFS_pin LOC=G31;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_DFS_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_PWDNA_pin LOC=U30;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_PWDNA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_PWDNB_pin LOC=M32;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_PWDNB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<0> LOC=C30;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<1> LOC=H25;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<2> LOC=C24;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<3> LOC=J27;
Net fpga_0_radio_bridge_slot_4_radio_DIPSW_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_clk_pin LOC=L33;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_clk_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_CLAMP_pin LOC=J37;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_CLAMP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_HIZ_pin LOC=H37;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_HIZ_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_SLEEP_pin LOC=C35;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_SLEEP_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<0> LOC=J36;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<0> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<0> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<1> LOC=C33;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<1> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<1> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<2> LOC=G37;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<2> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<2> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<3> LOC=C32;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<3> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<3> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<4> LOC=G36;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<4> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<4> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<5> LOC=D36;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<5> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<5> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<6> LOC=D34;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<6> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<6> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<7> LOC=E36;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<7> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<7> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<8> LOC=E34;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<8> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<8> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<9> LOC=H35;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<9> IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_D_pin<9> PULLDOWN;
Net fpga_0_radio_bridge_slot_4_radio_LD_pin LOC=E24;
Net fpga_0_radio_bridge_slot_4_radio_LD_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_OTRA_pin LOC=N32;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_OTRA_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_OTRB_pin LOC=V27;
Net fpga_0_radio_bridge_slot_4_radio_RX_ADC_OTRB_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_OTR_pin LOC=D35;
Net fpga_0_radio_bridge_slot_4_radio_RSSI_ADC_OTR_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_dac_PLL_LOCK_pin LOC=F30;
Net fpga_0_radio_bridge_slot_4_radio_dac_PLL_LOCK_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_dac_RESET_pin LOC=G26;
Net fpga_0_radio_bridge_slot_4_radio_dac_RESET_pin IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_EEPROM_IO LOC=L31;
Net fpga_0_radio_bridge_slot_4_radio_EEPROM_IO IOSTANDARD=LVTTL;
Net fpga_0_radio_bridge_slot_4_radio_EEPROM_IO SLEW = SLOW;
Net fpga_0_radio_bridge_slot_4_radio_EEPROM_IO DRIVE = 8;

#### Module eeprom_controller constraints

Net fpga_0_eeprom_controller_DQ0_pin LOC=AH22;
Net fpga_0_eeprom_controller_DQ0_pin IOSTANDARD = LVTTL;
Net fpga_0_eeprom_controller_DQ0_pin SLEW = SLOW;
Net fpga_0_eeprom_controller_DQ0_pin DRIVE = 8;

