
Pulse_oximeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004170  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800422c  0800422c  0000522c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042c0  080042c0  00006030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080042c0  080042c0  00006030  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080042c0  080042c0  00006030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042c0  080042c0  000052c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080042c4  080042c4  000052c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  080042c8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000030  080042f8  00006030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  080042f8  00006200  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c118  00000000  00000000  00006058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dbb  00000000  00000000  00012170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  00013f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a08  00000000  00000000  00014c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001858a  00000000  00000000  00015628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e41e  00000000  00000000  0002dbb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1893  00000000  00000000  0003bfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd863  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ec8  00000000  00000000  000dd8a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000e0770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000030 	.word	0x20000030
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004214 	.word	0x08004214

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000034 	.word	0x20000034
 8000100:	08004214 	.word	0x08004214

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fdf0 	bl	8000e04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f828 	bl	8000278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 fab6 	bl	8000798 <MX_GPIO_Init>
  MX_TIM2_Init();
 800022c:	f000 f9ba 	bl	80005a4 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000230:	f000 f8ec 	bl	800040c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000234:	f000 fa0a 	bl	800064c <MX_TIM3_Init>
  MX_TIM14_Init();
 8000238:	f000 fa5e 	bl	80006f8 <MX_TIM14_Init>
  MX_ADC1_Init();
 800023c:	f000 f87a 	bl	8000334 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000240:	4b09      	ldr	r3, [pc, #36]	@ (8000268 <main+0x4c>)
 8000242:	0018      	movs	r0, r3
 8000244:	f002 fde2 	bl	8002e0c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000248:	4b08      	ldr	r3, [pc, #32]	@ (800026c <main+0x50>)
 800024a:	0018      	movs	r0, r3
 800024c:	f002 fdde 	bl	8002e0c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000250:	4b07      	ldr	r3, [pc, #28]	@ (8000270 <main+0x54>)
 8000252:	2100      	movs	r1, #0
 8000254:	0018      	movs	r0, r3
 8000256:	f002 fe95 	bl	8002f84 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14,TIM_CHANNEL_1);
 800025a:	4b06      	ldr	r3, [pc, #24]	@ (8000274 <main+0x58>)
 800025c:	2100      	movs	r1, #0
 800025e:	0018      	movs	r0, r3
 8000260:	f002 fe90 	bl	8002f84 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000264:	46c0      	nop			@ (mov r8, r8)
 8000266:	e7fd      	b.n	8000264 <main+0x48>
 8000268:	200000fc 	.word	0x200000fc
 800026c:	20000148 	.word	0x20000148
 8000270:	200000b0 	.word	0x200000b0
 8000274:	20000194 	.word	0x20000194

08000278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000278:	b590      	push	{r4, r7, lr}
 800027a:	b093      	sub	sp, #76	@ 0x4c
 800027c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027e:	2410      	movs	r4, #16
 8000280:	193b      	adds	r3, r7, r4
 8000282:	0018      	movs	r0, r3
 8000284:	2338      	movs	r3, #56	@ 0x38
 8000286:	001a      	movs	r2, r3
 8000288:	2100      	movs	r1, #0
 800028a:	f003 ff97 	bl	80041bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028e:	003b      	movs	r3, r7
 8000290:	0018      	movs	r0, r3
 8000292:	2310      	movs	r3, #16
 8000294:	001a      	movs	r2, r3
 8000296:	2100      	movs	r1, #0
 8000298:	f003 ff90 	bl	80041bc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800029c:	2380      	movs	r3, #128	@ 0x80
 800029e:	009b      	lsls	r3, r3, #2
 80002a0:	0018      	movs	r0, r3
 80002a2:	f001 febf 	bl	8002024 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a6:	193b      	adds	r3, r7, r4
 80002a8:	2202      	movs	r2, #2
 80002aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ac:	193b      	adds	r3, r7, r4
 80002ae:	2280      	movs	r2, #128	@ 0x80
 80002b0:	0052      	lsls	r2, r2, #1
 80002b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002b4:	0021      	movs	r1, r4
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2200      	movs	r2, #0
 80002ba:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2240      	movs	r2, #64	@ 0x40
 80002c0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2202      	movs	r2, #2
 80002c6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2202      	movs	r2, #2
 80002cc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2200      	movs	r2, #0
 80002d2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2208      	movs	r2, #8
 80002d8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2280      	movs	r2, #128	@ 0x80
 80002de:	0292      	lsls	r2, r2, #10
 80002e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	22c0      	movs	r2, #192	@ 0xc0
 80002e6:	04d2      	lsls	r2, r2, #19
 80002e8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2280      	movs	r2, #128	@ 0x80
 80002ee:	0592      	lsls	r2, r2, #22
 80002f0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	0018      	movs	r0, r3
 80002f6:	f001 fed5 	bl	80020a4 <HAL_RCC_OscConfig>
 80002fa:	1e03      	subs	r3, r0, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002fe:	f000 fbc5 	bl	8000a8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000302:	003b      	movs	r3, r7
 8000304:	2207      	movs	r2, #7
 8000306:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000308:	003b      	movs	r3, r7
 800030a:	2202      	movs	r2, #2
 800030c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030e:	003b      	movs	r3, r7
 8000310:	2200      	movs	r2, #0
 8000312:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000314:	003b      	movs	r3, r7
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800031a:	003b      	movs	r3, r7
 800031c:	2102      	movs	r1, #2
 800031e:	0018      	movs	r0, r3
 8000320:	f002 f9da 	bl	80026d8 <HAL_RCC_ClockConfig>
 8000324:	1e03      	subs	r3, r0, #0
 8000326:	d001      	beq.n	800032c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000328:	f000 fbb0 	bl	8000a8c <Error_Handler>
  }
}
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	46bd      	mov	sp, r7
 8000330:	b013      	add	sp, #76	@ 0x4c
 8000332:	bd90      	pop	{r4, r7, pc}

08000334 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	0018      	movs	r0, r3
 800033e:	230c      	movs	r3, #12
 8000340:	001a      	movs	r2, r3
 8000342:	2100      	movs	r1, #0
 8000344:	f003 ff3a 	bl	80041bc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000348:	4b2d      	ldr	r3, [pc, #180]	@ (8000400 <MX_ADC1_Init+0xcc>)
 800034a:	4a2e      	ldr	r2, [pc, #184]	@ (8000404 <MX_ADC1_Init+0xd0>)
 800034c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800034e:	4b2c      	ldr	r3, [pc, #176]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000350:	2280      	movs	r2, #128	@ 0x80
 8000352:	05d2      	lsls	r2, r2, #23
 8000354:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000356:	4b2a      	ldr	r3, [pc, #168]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000358:	2200      	movs	r2, #0
 800035a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800035c:	4b28      	ldr	r3, [pc, #160]	@ (8000400 <MX_ADC1_Init+0xcc>)
 800035e:	2200      	movs	r2, #0
 8000360:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000362:	4b27      	ldr	r3, [pc, #156]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000364:	2200      	movs	r2, #0
 8000366:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000368:	4b25      	ldr	r3, [pc, #148]	@ (8000400 <MX_ADC1_Init+0xcc>)
 800036a:	2204      	movs	r2, #4
 800036c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800036e:	4b24      	ldr	r3, [pc, #144]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000370:	2200      	movs	r2, #0
 8000372:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000374:	4b22      	ldr	r3, [pc, #136]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000376:	2200      	movs	r2, #0
 8000378:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800037a:	4b21      	ldr	r3, [pc, #132]	@ (8000400 <MX_ADC1_Init+0xcc>)
 800037c:	2200      	movs	r2, #0
 800037e:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000380:	4b1f      	ldr	r3, [pc, #124]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000382:	2201      	movs	r2, #1
 8000384:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000386:	4b1e      	ldr	r3, [pc, #120]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000388:	2220      	movs	r2, #32
 800038a:	2100      	movs	r1, #0
 800038c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800038e:	4b1c      	ldr	r3, [pc, #112]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000390:	2200      	movs	r2, #0
 8000392:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000394:	4b1a      	ldr	r3, [pc, #104]	@ (8000400 <MX_ADC1_Init+0xcc>)
 8000396:	2200      	movs	r2, #0
 8000398:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800039a:	4b19      	ldr	r3, [pc, #100]	@ (8000400 <MX_ADC1_Init+0xcc>)
 800039c:	222c      	movs	r2, #44	@ 0x2c
 800039e:	2100      	movs	r1, #0
 80003a0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003a2:	4b17      	ldr	r3, [pc, #92]	@ (8000400 <MX_ADC1_Init+0xcc>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_12CYCLES_5;
 80003a8:	4b15      	ldr	r3, [pc, #84]	@ (8000400 <MX_ADC1_Init+0xcc>)
 80003aa:	2203      	movs	r2, #3
 80003ac:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_12CYCLES_5;
 80003ae:	4b14      	ldr	r3, [pc, #80]	@ (8000400 <MX_ADC1_Init+0xcc>)
 80003b0:	2203      	movs	r2, #3
 80003b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80003b4:	4b12      	ldr	r3, [pc, #72]	@ (8000400 <MX_ADC1_Init+0xcc>)
 80003b6:	223c      	movs	r2, #60	@ 0x3c
 80003b8:	2100      	movs	r1, #0
 80003ba:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80003bc:	4b10      	ldr	r3, [pc, #64]	@ (8000400 <MX_ADC1_Init+0xcc>)
 80003be:	2200      	movs	r2, #0
 80003c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <MX_ADC1_Init+0xcc>)
 80003c4:	0018      	movs	r0, r3
 80003c6:	f000 fed9 	bl	800117c <HAL_ADC_Init>
 80003ca:	1e03      	subs	r3, r0, #0
 80003cc:	d001      	beq.n	80003d2 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80003ce:	f000 fb5d 	bl	8000a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000408 <MX_ADC1_Init+0xd4>)
 80003d6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2200      	movs	r2, #0
 80003dc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	2200      	movs	r2, #0
 80003e2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003e4:	1d3a      	adds	r2, r7, #4
 80003e6:	4b06      	ldr	r3, [pc, #24]	@ (8000400 <MX_ADC1_Init+0xcc>)
 80003e8:	0011      	movs	r1, r2
 80003ea:	0018      	movs	r0, r3
 80003ec:	f001 f95c 	bl	80016a8 <HAL_ADC_ConfigChannel>
 80003f0:	1e03      	subs	r3, r0, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80003f4:	f000 fb4a 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003f8:	46c0      	nop			@ (mov r8, r8)
 80003fa:	46bd      	mov	sp, r7
 80003fc:	b004      	add	sp, #16
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	2000004c 	.word	0x2000004c
 8000404:	40012400 	.word	0x40012400
 8000408:	08000004 	.word	0x08000004

0800040c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b09c      	sub	sp, #112	@ 0x70
 8000410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000412:	2360      	movs	r3, #96	@ 0x60
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	0018      	movs	r0, r3
 8000418:	2310      	movs	r3, #16
 800041a:	001a      	movs	r2, r3
 800041c:	2100      	movs	r1, #0
 800041e:	f003 fecd 	bl	80041bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000422:	2354      	movs	r3, #84	@ 0x54
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	0018      	movs	r0, r3
 8000428:	230c      	movs	r3, #12
 800042a:	001a      	movs	r2, r3
 800042c:	2100      	movs	r1, #0
 800042e:	f003 fec5 	bl	80041bc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000432:	2338      	movs	r3, #56	@ 0x38
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	0018      	movs	r0, r3
 8000438:	231c      	movs	r3, #28
 800043a:	001a      	movs	r2, r3
 800043c:	2100      	movs	r1, #0
 800043e:	f003 febd 	bl	80041bc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	0018      	movs	r0, r3
 8000446:	2334      	movs	r3, #52	@ 0x34
 8000448:	001a      	movs	r2, r3
 800044a:	2100      	movs	r1, #0
 800044c:	f003 feb6 	bl	80041bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000450:	4b51      	ldr	r3, [pc, #324]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000452:	4a52      	ldr	r2, [pc, #328]	@ (800059c <MX_TIM1_Init+0x190>)
 8000454:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000456:	4b50      	ldr	r3, [pc, #320]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000458:	2200      	movs	r2, #0
 800045a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800045c:	4b4e      	ldr	r3, [pc, #312]	@ (8000598 <MX_TIM1_Init+0x18c>)
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1279;
 8000462:	4b4d      	ldr	r3, [pc, #308]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000464:	4a4e      	ldr	r2, [pc, #312]	@ (80005a0 <MX_TIM1_Init+0x194>)
 8000466:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000468:	4b4b      	ldr	r3, [pc, #300]	@ (8000598 <MX_TIM1_Init+0x18c>)
 800046a:	2200      	movs	r2, #0
 800046c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800046e:	4b4a      	ldr	r3, [pc, #296]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000470:	2200      	movs	r2, #0
 8000472:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000474:	4b48      	ldr	r3, [pc, #288]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000476:	2280      	movs	r2, #128	@ 0x80
 8000478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800047a:	4b47      	ldr	r3, [pc, #284]	@ (8000598 <MX_TIM1_Init+0x18c>)
 800047c:	0018      	movs	r0, r3
 800047e:	f002 fc6d 	bl	8002d5c <HAL_TIM_Base_Init>
 8000482:	1e03      	subs	r3, r0, #0
 8000484:	d001      	beq.n	800048a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000486:	f000 fb01 	bl	8000a8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800048a:	2160      	movs	r1, #96	@ 0x60
 800048c:	187b      	adds	r3, r7, r1
 800048e:	2280      	movs	r2, #128	@ 0x80
 8000490:	0152      	lsls	r2, r2, #5
 8000492:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000494:	187a      	adds	r2, r7, r1
 8000496:	4b40      	ldr	r3, [pc, #256]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000498:	0011      	movs	r1, r2
 800049a:	0018      	movs	r0, r3
 800049c:	f003 f864 	bl	8003568 <HAL_TIM_ConfigClockSource>
 80004a0:	1e03      	subs	r3, r0, #0
 80004a2:	d001      	beq.n	80004a8 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80004a4:	f000 faf2 	bl	8000a8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80004a8:	4b3b      	ldr	r3, [pc, #236]	@ (8000598 <MX_TIM1_Init+0x18c>)
 80004aa:	0018      	movs	r0, r3
 80004ac:	f002 fd0a 	bl	8002ec4 <HAL_TIM_PWM_Init>
 80004b0:	1e03      	subs	r3, r0, #0
 80004b2:	d001      	beq.n	80004b8 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80004b4:	f000 faea 	bl	8000a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004b8:	2154      	movs	r1, #84	@ 0x54
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2200      	movs	r2, #0
 80004c4:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004cc:	187a      	adds	r2, r7, r1
 80004ce:	4b32      	ldr	r3, [pc, #200]	@ (8000598 <MX_TIM1_Init+0x18c>)
 80004d0:	0011      	movs	r1, r2
 80004d2:	0018      	movs	r0, r3
 80004d4:	f003 fd50 	bl	8003f78 <HAL_TIMEx_MasterConfigSynchronization>
 80004d8:	1e03      	subs	r3, r0, #0
 80004da:	d001      	beq.n	80004e0 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80004dc:	f000 fad6 	bl	8000a8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004e0:	2138      	movs	r1, #56	@ 0x38
 80004e2:	187b      	adds	r3, r7, r1
 80004e4:	2260      	movs	r2, #96	@ 0x60
 80004e6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80004e8:	187b      	adds	r3, r7, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004ee:	187b      	adds	r3, r7, r1
 80004f0:	2200      	movs	r2, #0
 80004f2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2200      	movs	r2, #0
 80004f8:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2200      	movs	r2, #0
 80004fe:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2200      	movs	r2, #0
 8000504:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800050c:	1879      	adds	r1, r7, r1
 800050e:	4b22      	ldr	r3, [pc, #136]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000510:	2200      	movs	r2, #0
 8000512:	0018      	movs	r0, r3
 8000514:	f002 ff28 	bl	8003368 <HAL_TIM_PWM_ConfigChannel>
 8000518:	1e03      	subs	r3, r0, #0
 800051a:	d001      	beq.n	8000520 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 800051c:	f000 fab6 	bl	8000a8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	2200      	movs	r2, #0
 800052a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	2200      	movs	r2, #0
 8000530:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	2200      	movs	r2, #0
 8000536:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	2200      	movs	r2, #0
 800053c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	2280      	movs	r2, #128	@ 0x80
 8000542:	0192      	lsls	r2, r2, #6
 8000544:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000546:	1d3b      	adds	r3, r7, #4
 8000548:	2200      	movs	r2, #0
 800054a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	2200      	movs	r2, #0
 8000550:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000552:	1d3b      	adds	r3, r7, #4
 8000554:	2200      	movs	r2, #0
 8000556:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2280      	movs	r2, #128	@ 0x80
 800055c:	0492      	lsls	r2, r2, #18
 800055e:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2200      	movs	r2, #0
 8000564:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2200      	movs	r2, #0
 800056a:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2200      	movs	r2, #0
 8000570:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000572:	1d3a      	adds	r2, r7, #4
 8000574:	4b08      	ldr	r3, [pc, #32]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000576:	0011      	movs	r1, r2
 8000578:	0018      	movs	r0, r3
 800057a:	f003 fd6b 	bl	8004054 <HAL_TIMEx_ConfigBreakDeadTime>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000582:	f000 fa83 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000586:	4b04      	ldr	r3, [pc, #16]	@ (8000598 <MX_TIM1_Init+0x18c>)
 8000588:	0018      	movs	r0, r3
 800058a:	f000 fb71 	bl	8000c70 <HAL_TIM_MspPostInit>

}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b01c      	add	sp, #112	@ 0x70
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	200000b0 	.word	0x200000b0
 800059c:	40012c00 	.word	0x40012c00
 80005a0:	000004ff 	.word	0x000004ff

080005a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b088      	sub	sp, #32
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005aa:	2310      	movs	r3, #16
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	0018      	movs	r0, r3
 80005b0:	2310      	movs	r3, #16
 80005b2:	001a      	movs	r2, r3
 80005b4:	2100      	movs	r1, #0
 80005b6:	f003 fe01 	bl	80041bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	0018      	movs	r0, r3
 80005be:	230c      	movs	r3, #12
 80005c0:	001a      	movs	r2, r3
 80005c2:	2100      	movs	r1, #0
 80005c4:	f003 fdfa 	bl	80041bc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000644 <MX_TIM2_Init+0xa0>)
 80005ca:	2280      	movs	r2, #128	@ 0x80
 80005cc:	05d2      	lsls	r2, r2, #23
 80005ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80005d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_TIM2_Init+0xa0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <MX_TIM2_Init+0xa0>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1279;
 80005dc:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_TIM2_Init+0xa0>)
 80005de:	4a1a      	ldr	r2, [pc, #104]	@ (8000648 <MX_TIM2_Init+0xa4>)
 80005e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005e2:	4b18      	ldr	r3, [pc, #96]	@ (8000644 <MX_TIM2_Init+0xa0>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005e8:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <MX_TIM2_Init+0xa0>)
 80005ea:	2280      	movs	r2, #128	@ 0x80
 80005ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005ee:	4b15      	ldr	r3, [pc, #84]	@ (8000644 <MX_TIM2_Init+0xa0>)
 80005f0:	0018      	movs	r0, r3
 80005f2:	f002 fbb3 	bl	8002d5c <HAL_TIM_Base_Init>
 80005f6:	1e03      	subs	r3, r0, #0
 80005f8:	d001      	beq.n	80005fe <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80005fa:	f000 fa47 	bl	8000a8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005fe:	2110      	movs	r1, #16
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	0152      	lsls	r2, r2, #5
 8000606:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000608:	187a      	adds	r2, r7, r1
 800060a:	4b0e      	ldr	r3, [pc, #56]	@ (8000644 <MX_TIM2_Init+0xa0>)
 800060c:	0011      	movs	r1, r2
 800060e:	0018      	movs	r0, r3
 8000610:	f002 ffaa 	bl	8003568 <HAL_TIM_ConfigClockSource>
 8000614:	1e03      	subs	r3, r0, #0
 8000616:	d001      	beq.n	800061c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000618:	f000 fa38 	bl	8000a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000628:	1d3a      	adds	r2, r7, #4
 800062a:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <MX_TIM2_Init+0xa0>)
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f003 fca2 	bl	8003f78 <HAL_TIMEx_MasterConfigSynchronization>
 8000634:	1e03      	subs	r3, r0, #0
 8000636:	d001      	beq.n	800063c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000638:	f000 fa28 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800063c:	46c0      	nop			@ (mov r8, r8)
 800063e:	46bd      	mov	sp, r7
 8000640:	b008      	add	sp, #32
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200000fc 	.word	0x200000fc
 8000648:	000004ff 	.word	0x000004ff

0800064c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000652:	2310      	movs	r3, #16
 8000654:	18fb      	adds	r3, r7, r3
 8000656:	0018      	movs	r0, r3
 8000658:	2310      	movs	r3, #16
 800065a:	001a      	movs	r2, r3
 800065c:	2100      	movs	r1, #0
 800065e:	f003 fdad 	bl	80041bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	0018      	movs	r0, r3
 8000666:	230c      	movs	r3, #12
 8000668:	001a      	movs	r2, r3
 800066a:	2100      	movs	r1, #0
 800066c:	f003 fda6 	bl	80041bc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000670:	4b1e      	ldr	r3, [pc, #120]	@ (80006ec <MX_TIM3_Init+0xa0>)
 8000672:	4a1f      	ldr	r2, [pc, #124]	@ (80006f0 <MX_TIM3_Init+0xa4>)
 8000674:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000676:	4b1d      	ldr	r3, [pc, #116]	@ (80006ec <MX_TIM3_Init+0xa0>)
 8000678:	2200      	movs	r2, #0
 800067a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800067c:	4b1b      	ldr	r3, [pc, #108]	@ (80006ec <MX_TIM3_Init+0xa0>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1279;
 8000682:	4b1a      	ldr	r3, [pc, #104]	@ (80006ec <MX_TIM3_Init+0xa0>)
 8000684:	4a1b      	ldr	r2, [pc, #108]	@ (80006f4 <MX_TIM3_Init+0xa8>)
 8000686:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000688:	4b18      	ldr	r3, [pc, #96]	@ (80006ec <MX_TIM3_Init+0xa0>)
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800068e:	4b17      	ldr	r3, [pc, #92]	@ (80006ec <MX_TIM3_Init+0xa0>)
 8000690:	2280      	movs	r2, #128	@ 0x80
 8000692:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000694:	4b15      	ldr	r3, [pc, #84]	@ (80006ec <MX_TIM3_Init+0xa0>)
 8000696:	0018      	movs	r0, r3
 8000698:	f002 fb60 	bl	8002d5c <HAL_TIM_Base_Init>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d001      	beq.n	80006a4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80006a0:	f000 f9f4 	bl	8000a8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006a4:	2110      	movs	r1, #16
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2280      	movs	r2, #128	@ 0x80
 80006aa:	0152      	lsls	r2, r2, #5
 80006ac:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006ae:	187a      	adds	r2, r7, r1
 80006b0:	4b0e      	ldr	r3, [pc, #56]	@ (80006ec <MX_TIM3_Init+0xa0>)
 80006b2:	0011      	movs	r1, r2
 80006b4:	0018      	movs	r0, r3
 80006b6:	f002 ff57 	bl	8003568 <HAL_TIM_ConfigClockSource>
 80006ba:	1e03      	subs	r3, r0, #0
 80006bc:	d001      	beq.n	80006c2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80006be:	f000 f9e5 	bl	8000a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006ce:	1d3a      	adds	r2, r7, #4
 80006d0:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <MX_TIM3_Init+0xa0>)
 80006d2:	0011      	movs	r1, r2
 80006d4:	0018      	movs	r0, r3
 80006d6:	f003 fc4f 	bl	8003f78 <HAL_TIMEx_MasterConfigSynchronization>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80006de:	f000 f9d5 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80006e2:	46c0      	nop			@ (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	b008      	add	sp, #32
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	46c0      	nop			@ (mov r8, r8)
 80006ec:	20000148 	.word	0x20000148
 80006f0:	40000400 	.word	0x40000400
 80006f4:	000004ff 	.word	0x000004ff

080006f8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	0018      	movs	r0, r3
 8000702:	231c      	movs	r3, #28
 8000704:	001a      	movs	r2, r3
 8000706:	2100      	movs	r1, #0
 8000708:	f003 fd58 	bl	80041bc <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800070c:	4b1f      	ldr	r3, [pc, #124]	@ (800078c <MX_TIM14_Init+0x94>)
 800070e:	4a20      	ldr	r2, [pc, #128]	@ (8000790 <MX_TIM14_Init+0x98>)
 8000710:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000712:	4b1e      	ldr	r3, [pc, #120]	@ (800078c <MX_TIM14_Init+0x94>)
 8000714:	2200      	movs	r2, #0
 8000716:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000718:	4b1c      	ldr	r3, [pc, #112]	@ (800078c <MX_TIM14_Init+0x94>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1279;
 800071e:	4b1b      	ldr	r3, [pc, #108]	@ (800078c <MX_TIM14_Init+0x94>)
 8000720:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <MX_TIM14_Init+0x9c>)
 8000722:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <MX_TIM14_Init+0x94>)
 8000726:	2200      	movs	r2, #0
 8000728:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800072a:	4b18      	ldr	r3, [pc, #96]	@ (800078c <MX_TIM14_Init+0x94>)
 800072c:	2280      	movs	r2, #128	@ 0x80
 800072e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000730:	4b16      	ldr	r3, [pc, #88]	@ (800078c <MX_TIM14_Init+0x94>)
 8000732:	0018      	movs	r0, r3
 8000734:	f002 fb12 	bl	8002d5c <HAL_TIM_Base_Init>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 800073c:	f000 f9a6 	bl	8000a8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <MX_TIM14_Init+0x94>)
 8000742:	0018      	movs	r0, r3
 8000744:	f002 fbbe 	bl	8002ec4 <HAL_TIM_PWM_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 800074c:	f000 f99e 	bl	8000a8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2260      	movs	r2, #96	@ 0x60
 8000754:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	2200      	movs	r2, #0
 800075a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000768:	1d39      	adds	r1, r7, #4
 800076a:	4b08      	ldr	r3, [pc, #32]	@ (800078c <MX_TIM14_Init+0x94>)
 800076c:	2200      	movs	r2, #0
 800076e:	0018      	movs	r0, r3
 8000770:	f002 fdfa 	bl	8003368 <HAL_TIM_PWM_ConfigChannel>
 8000774:	1e03      	subs	r3, r0, #0
 8000776:	d001      	beq.n	800077c <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8000778:	f000 f988 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 800077c:	4b03      	ldr	r3, [pc, #12]	@ (800078c <MX_TIM14_Init+0x94>)
 800077e:	0018      	movs	r0, r3
 8000780:	f000 fa76 	bl	8000c70 <HAL_TIM_MspPostInit>

}
 8000784:	46c0      	nop			@ (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	b008      	add	sp, #32
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000194 	.word	0x20000194
 8000790:	40002000 	.word	0x40002000
 8000794:	000004ff 	.word	0x000004ff

08000798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b089      	sub	sp, #36	@ 0x24
 800079c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079e:	240c      	movs	r4, #12
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	0018      	movs	r0, r3
 80007a4:	2314      	movs	r3, #20
 80007a6:	001a      	movs	r2, r3
 80007a8:	2100      	movs	r1, #0
 80007aa:	f003 fd07 	bl	80041bc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007b2:	4b20      	ldr	r3, [pc, #128]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007b4:	2104      	movs	r1, #4
 80007b6:	430a      	orrs	r2, r1
 80007b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007be:	2204      	movs	r2, #4
 80007c0:	4013      	ands	r3, r2
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007cc:	2120      	movs	r1, #32
 80007ce:	430a      	orrs	r2, r1
 80007d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80007d2:	4b18      	ldr	r3, [pc, #96]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007d6:	2220      	movs	r2, #32
 80007d8:	4013      	ands	r3, r2
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007e2:	4b14      	ldr	r3, [pc, #80]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007e4:	2101      	movs	r1, #1
 80007e6:	430a      	orrs	r2, r1
 80007e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ea:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <MX_GPIO_Init+0x9c>)
 80007ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007ee:	2201      	movs	r2, #1
 80007f0:	4013      	ands	r3, r2
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIR_Pin|PR_Pin, GPIO_PIN_RESET);
 80007f6:	23a0      	movs	r3, #160	@ 0xa0
 80007f8:	05db      	lsls	r3, r3, #23
 80007fa:	2200      	movs	r2, #0
 80007fc:	2103      	movs	r1, #3
 80007fe:	0018      	movs	r0, r3
 8000800:	f001 fbf2 	bl	8001fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PIR_Pin PR_Pin */
  GPIO_InitStruct.Pin = PIR_Pin|PR_Pin;
 8000804:	0021      	movs	r1, r4
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2203      	movs	r2, #3
 800080a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2201      	movs	r2, #1
 8000810:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	187b      	adds	r3, r7, r1
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000818:	187b      	adds	r3, r7, r1
 800081a:	2203      	movs	r2, #3
 800081c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081e:	187a      	adds	r2, r7, r1
 8000820:	23a0      	movs	r3, #160	@ 0xa0
 8000822:	05db      	lsls	r3, r3, #23
 8000824:	0011      	movs	r1, r2
 8000826:	0018      	movs	r0, r3
 8000828:	f001 fa7a 	bl	8001d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	b009      	add	sp, #36	@ 0x24
 8000832:	bd90      	pop	{r4, r7, pc}
 8000834:	40021000 	.word	0x40021000

08000838 <HAL_TIM_PeriodElapsedCallback>:





void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	2380      	movs	r3, #128	@ 0x80
 8000846:	05db      	lsls	r3, r3, #23
 8000848:	429a      	cmp	r2, r3
 800084a:	d000      	beq.n	800084e <HAL_TIM_PeriodElapsedCallback+0x16>
 800084c:	e06d      	b.n	800092a <HAL_TIM_PeriodElapsedCallback+0xf2>
		//flag_PIR=1;



				  pwm_PIR++;
 800084e:	4b7a      	ldr	r3, [pc, #488]	@ (8000a38 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	1c5a      	adds	r2, r3, #1
 8000854:	4b78      	ldr	r3, [pc, #480]	@ (8000a38 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000856:	601a      	str	r2, [r3, #0]
				  if(pwm_PIR>=100) { //100*20us = 2000 us = 2ms
 8000858:	4b77      	ldr	r3, [pc, #476]	@ (8000a38 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b63      	cmp	r3, #99	@ 0x63
 800085e:	d902      	bls.n	8000866 <HAL_TIM_PeriodElapsedCallback+0x2e>
					  	  	  	  	  // 20us interrupt => 50khz
					  pwm_PIR=0;
 8000860:	4b75      	ldr	r3, [pc, #468]	@ (8000a38 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]

				  }



				  if(pwm_PIR<duty_cycle_PIR){
 8000866:	4b74      	ldr	r3, [pc, #464]	@ (8000a38 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	4b74      	ldr	r3, [pc, #464]	@ (8000a3c <HAL_TIM_PeriodElapsedCallback+0x204>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	429a      	cmp	r2, r3
 8000870:	d24e      	bcs.n	8000910 <HAL_TIM_PeriodElapsedCallback+0xd8>
				 		  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 8000872:	23a0      	movs	r3, #160	@ 0xa0
 8000874:	05db      	lsls	r3, r3, #23
 8000876:	2201      	movs	r2, #1
 8000878:	2101      	movs	r1, #1
 800087a:	0018      	movs	r0, r3
 800087c:	f001 fbb4 	bl	8001fe8 <HAL_GPIO_WritePin>
				 		  if(flag_CIR==0){
 8000880:	4b6f      	ldr	r3, [pc, #444]	@ (8000a40 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d10a      	bne.n	800089e <HAL_TIM_PeriodElapsedCallback+0x66>
				 			  TIM1->CNT=992; //38 apo 49
 8000888:	4b6e      	ldr	r3, [pc, #440]	@ (8000a44 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800088a:	22f8      	movs	r2, #248	@ 0xf8
 800088c:	0092      	lsls	r2, r2, #2
 800088e:	625a      	str	r2, [r3, #36]	@ 0x24
				 			  TIM1->CCR1=duty_cycle_CIR;
 8000890:	4a6c      	ldr	r2, [pc, #432]	@ (8000a44 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8000892:	4b6d      	ldr	r3, [pc, #436]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	6353      	str	r3, [r2, #52]	@ 0x34
				 			  flag_CIR=1;
 8000898:	4b69      	ldr	r3, [pc, #420]	@ (8000a40 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800089a:	2201      	movs	r2, #1
 800089c:	601a      	str	r2, [r3, #0]
				 		  }

				 		// ADC FOR SIGNAL S ACTIVATE IF IT DOESNT WORK
				 		   //WITHOUT IT
				 		  if(pwm_PIR==12){
 800089e:	4b66      	ldr	r3, [pc, #408]	@ (8000a38 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	2b0c      	cmp	r3, #12
 80008a4:	d141      	bne.n	800092a <HAL_TIM_PeriodElapsedCallback+0xf2>


				 			 HAL_ADC_Start(&hadc1);
 80008a6:	4b69      	ldr	r3, [pc, #420]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80008a8:	0018      	movs	r0, r3
 80008aa:	f000 fe0f 	bl	80014cc <HAL_ADC_Start>
				 			 HAL_ADC_PollForConversion(&hadc1,1);
 80008ae:	4b67      	ldr	r3, [pc, #412]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80008b0:	2101      	movs	r1, #1
 80008b2:	0018      	movs	r0, r3
 80008b4:	f000 fe58 	bl	8001568 <HAL_ADC_PollForConversion>
				 			 adc_val_CIR=HAL_ADC_GetValue(&hadc1);
 80008b8:	4b64      	ldr	r3, [pc, #400]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80008ba:	0018      	movs	r0, r3
 80008bc:	f000 fee8 	bl	8001690 <HAL_ADC_GetValue>
 80008c0:	0002      	movs	r2, r0
 80008c2:	4b63      	ldr	r3, [pc, #396]	@ (8000a50 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80008c4:	601a      	str	r2, [r3, #0]


				 			 if(adc_val_CIR<low_threshold_adc && duty_cycle_CIR<max_duty_cycle_CIR){
 80008c6:	4b63      	ldr	r3, [pc, #396]	@ (8000a54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80008c8:	881b      	ldrh	r3, [r3, #0]
 80008ca:	001a      	movs	r2, r3
 80008cc:	4b60      	ldr	r3, [pc, #384]	@ (8000a50 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d90a      	bls.n	80008ea <HAL_TIM_PeriodElapsedCallback+0xb2>
 80008d4:	4b5c      	ldr	r3, [pc, #368]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80008d6:	681a      	ldr	r2, [r3, #0]
 80008d8:	4b5f      	ldr	r3, [pc, #380]	@ (8000a58 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d204      	bcs.n	80008ea <HAL_TIM_PeriodElapsedCallback+0xb2>
				 				 duty_cycle_CIR++;
 80008e0:	4b59      	ldr	r3, [pc, #356]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	1c5a      	adds	r2, r3, #1
 80008e6:	4b58      	ldr	r3, [pc, #352]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80008e8:	601a      	str	r2, [r3, #0]
				 			 }

				 			 if(adc_val_CIR>high_threshold_adc && duty_cycle_CIR>min_duty_cycle_CIR){
 80008ea:	4b5c      	ldr	r3, [pc, #368]	@ (8000a5c <HAL_TIM_PeriodElapsedCallback+0x224>)
 80008ec:	881b      	ldrh	r3, [r3, #0]
 80008ee:	001a      	movs	r2, r3
 80008f0:	4b57      	ldr	r3, [pc, #348]	@ (8000a50 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d218      	bcs.n	800092a <HAL_TIM_PeriodElapsedCallback+0xf2>
 80008f8:	4b53      	ldr	r3, [pc, #332]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	4b58      	ldr	r3, [pc, #352]	@ (8000a60 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	429a      	cmp	r2, r3
 8000902:	d912      	bls.n	800092a <HAL_TIM_PeriodElapsedCallback+0xf2>
				 				 duty_cycle_CIR--;
 8000904:	4b50      	ldr	r3, [pc, #320]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	1e5a      	subs	r2, r3, #1
 800090a:	4b4f      	ldr	r3, [pc, #316]	@ (8000a48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	e00c      	b.n	800092a <HAL_TIM_PeriodElapsedCallback+0xf2>

				 		  }
				 	  }

				 	  else {
				 		  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_RESET);
 8000910:	23a0      	movs	r3, #160	@ 0xa0
 8000912:	05db      	lsls	r3, r3, #23
 8000914:	2200      	movs	r2, #0
 8000916:	2101      	movs	r1, #1
 8000918:	0018      	movs	r0, r3
 800091a:	f001 fb65 	bl	8001fe8 <HAL_GPIO_WritePin>
				 		  TIM1->CCR1=0;
 800091e:	4b49      	ldr	r3, [pc, #292]	@ (8000a44 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8000920:	2200      	movs	r2, #0
 8000922:	635a      	str	r2, [r3, #52]	@ 0x34
				 		  flag_CIR=0;
 8000924:	4b46      	ldr	r3, [pc, #280]	@ (8000a40 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]


	}


	if(htim->Instance==TIM3){
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a4d      	ldr	r2, [pc, #308]	@ (8000a64 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d000      	beq.n	8000936 <HAL_TIM_PeriodElapsedCallback+0xfe>
 8000934:	e07c      	b.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x1f8>
		if(shift_counter<=50){
 8000936:	4b4c      	ldr	r3, [pc, #304]	@ (8000a68 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	2b32      	cmp	r3, #50	@ 0x32
 800093c:	d805      	bhi.n	800094a <HAL_TIM_PeriodElapsedCallback+0x112>
		shift_counter++;
 800093e:	4b4a      	ldr	r3, [pc, #296]	@ (8000a68 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	1c5a      	adds	r2, r3, #1
 8000944:	4b48      	ldr	r3, [pc, #288]	@ (8000a68 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8000946:	601a      	str	r2, [r3, #0]
		}
		}

	}

}
 8000948:	e072      	b.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x1f8>
		else if(shift_counter>50){
 800094a:	4b47      	ldr	r3, [pc, #284]	@ (8000a68 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2b32      	cmp	r3, #50	@ 0x32
 8000950:	d800      	bhi.n	8000954 <HAL_TIM_PeriodElapsedCallback+0x11c>
 8000952:	e06d      	b.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x1f8>
		pwm_PR++;
 8000954:	4b45      	ldr	r3, [pc, #276]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	1c5a      	adds	r2, r3, #1
 800095a:	4b44      	ldr	r3, [pc, #272]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 800095c:	601a      	str	r2, [r3, #0]
		if(pwm_PR>=100){ //100*20 us = 2000us = 2ms
 800095e:	4b43      	ldr	r3, [pc, #268]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2b63      	cmp	r3, #99	@ 0x63
 8000964:	d902      	bls.n	800096c <HAL_TIM_PeriodElapsedCallback+0x134>
			pwm_PR=0;
 8000966:	4b41      	ldr	r3, [pc, #260]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
		if(pwm_PR<duty_cycle_PR){
 800096c:	4b3f      	ldr	r3, [pc, #252]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b3f      	ldr	r3, [pc, #252]	@ (8000a70 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	429a      	cmp	r2, r3
 8000976:	d24e      	bcs.n	8000a16 <HAL_TIM_PeriodElapsedCallback+0x1de>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8000978:	23a0      	movs	r3, #160	@ 0xa0
 800097a:	05db      	lsls	r3, r3, #23
 800097c:	2201      	movs	r2, #1
 800097e:	2102      	movs	r1, #2
 8000980:	0018      	movs	r0, r3
 8000982:	f001 fb31 	bl	8001fe8 <HAL_GPIO_WritePin>
			if(flag_CR==0){
 8000986:	4b3b      	ldr	r3, [pc, #236]	@ (8000a74 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d10a      	bne.n	80009a4 <HAL_TIM_PeriodElapsedCallback+0x16c>
				TIM14->CNT=992;
 800098e:	4b3a      	ldr	r3, [pc, #232]	@ (8000a78 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8000990:	22f8      	movs	r2, #248	@ 0xf8
 8000992:	0092      	lsls	r2, r2, #2
 8000994:	625a      	str	r2, [r3, #36]	@ 0x24
				TIM14->CCR1=duty_cycle_CR;
 8000996:	4a38      	ldr	r2, [pc, #224]	@ (8000a78 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8000998:	4b38      	ldr	r3, [pc, #224]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	6353      	str	r3, [r2, #52]	@ 0x34
				flag_CR=1;
 800099e:	4b35      	ldr	r3, [pc, #212]	@ (8000a74 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	601a      	str	r2, [r3, #0]
			if(pwm_PR==12){
 80009a4:	4b31      	ldr	r3, [pc, #196]	@ (8000a6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b0c      	cmp	r3, #12
 80009aa:	d141      	bne.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x1f8>
				 HAL_ADC_Start(&hadc1);
 80009ac:	4b27      	ldr	r3, [pc, #156]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 fd8c 	bl	80014cc <HAL_ADC_Start>
				 HAL_ADC_PollForConversion(&hadc1,1);
 80009b4:	4b25      	ldr	r3, [pc, #148]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80009b6:	2101      	movs	r1, #1
 80009b8:	0018      	movs	r0, r3
 80009ba:	f000 fdd5 	bl	8001568 <HAL_ADC_PollForConversion>
			     adc_val_CR=HAL_ADC_GetValue(&hadc1);
 80009be:	4b23      	ldr	r3, [pc, #140]	@ (8000a4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 80009c0:	0018      	movs	r0, r3
 80009c2:	f000 fe65 	bl	8001690 <HAL_ADC_GetValue>
 80009c6:	0002      	movs	r2, r0
 80009c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80009ca:	601a      	str	r2, [r3, #0]
				 if(adc_val_CR<low_threshold_adc && duty_cycle_CR<max_duty_cycle_CR){
 80009cc:	4b21      	ldr	r3, [pc, #132]	@ (8000a54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80009ce:	881b      	ldrh	r3, [r3, #0]
 80009d0:	001a      	movs	r2, r3
 80009d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d90a      	bls.n	80009f0 <HAL_TIM_PeriodElapsedCallback+0x1b8>
 80009da:	4b28      	ldr	r3, [pc, #160]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	4b29      	ldr	r3, [pc, #164]	@ (8000a84 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d204      	bcs.n	80009f0 <HAL_TIM_PeriodElapsedCallback+0x1b8>
								 duty_cycle_CR++;
 80009e6:	4b25      	ldr	r3, [pc, #148]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	4b23      	ldr	r3, [pc, #140]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 80009ee:	601a      	str	r2, [r3, #0]
				 if(adc_val_CR>high_threshold_adc && duty_cycle_CR>min_duty_cycle_CR){
 80009f0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a5c <HAL_TIM_PeriodElapsedCallback+0x224>)
 80009f2:	881b      	ldrh	r3, [r3, #0]
 80009f4:	001a      	movs	r2, r3
 80009f6:	4b22      	ldr	r3, [pc, #136]	@ (8000a80 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d218      	bcs.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x1f8>
 80009fe:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	4b21      	ldr	r3, [pc, #132]	@ (8000a88 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d912      	bls.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x1f8>
								 	 duty_cycle_CR--;
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	1e5a      	subs	r2, r3, #1
 8000a10:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8000a12:	601a      	str	r2, [r3, #0]
}
 8000a14:	e00c      	b.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x1f8>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 8000a16:	23a0      	movs	r3, #160	@ 0xa0
 8000a18:	05db      	lsls	r3, r3, #23
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2102      	movs	r1, #2
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f001 fae2 	bl	8001fe8 <HAL_GPIO_WritePin>
			TIM14->CCR1=0;
 8000a24:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	635a      	str	r2, [r3, #52]	@ 0x34
			flag_CR=0;
 8000a2a:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
}
 8000a30:	46c0      	nop			@ (mov r8, r8)
 8000a32:	46bd      	mov	sp, r7
 8000a34:	b002      	add	sp, #8
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	200001e4 	.word	0x200001e4
 8000a3c:	20000000 	.word	0x20000000
 8000a40:	200001e8 	.word	0x200001e8
 8000a44:	40012c00 	.word	0x40012c00
 8000a48:	20000010 	.word	0x20000010
 8000a4c:	2000004c 	.word	0x2000004c
 8000a50:	200001f4 	.word	0x200001f4
 8000a54:	2000001c 	.word	0x2000001c
 8000a58:	20000014 	.word	0x20000014
 8000a5c:	2000001e 	.word	0x2000001e
 8000a60:	20000018 	.word	0x20000018
 8000a64:	40000400 	.word	0x40000400
 8000a68:	200001e0 	.word	0x200001e0
 8000a6c:	200001f8 	.word	0x200001f8
 8000a70:	20000020 	.word	0x20000020
 8000a74:	200001ec 	.word	0x200001ec
 8000a78:	40002000 	.word	0x40002000
 8000a7c:	20000004 	.word	0x20000004
 8000a80:	200001f0 	.word	0x200001f0
 8000a84:	20000008 	.word	0x20000008
 8000a88:	2000000c 	.word	0x2000000c

08000a8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a90:	b672      	cpsid	i
}
 8000a92:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a94:	46c0      	nop			@ (mov r8, r8)
 8000a96:	e7fd      	b.n	8000a94 <Error_Handler+0x8>

08000a98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <HAL_MspInit+0x44>)
 8000aa0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <HAL_MspInit+0x44>)
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <HAL_MspInit+0x44>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab6:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <HAL_MspInit+0x44>)
 8000ab8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <HAL_MspInit+0x44>)
 8000abc:	2180      	movs	r1, #128	@ 0x80
 8000abe:	0549      	lsls	r1, r1, #21
 8000ac0:	430a      	orrs	r2, r1
 8000ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ac4:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <HAL_MspInit+0x44>)
 8000ac6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ac8:	2380      	movs	r3, #128	@ 0x80
 8000aca:	055b      	lsls	r3, r3, #21
 8000acc:	4013      	ands	r3, r2
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad2:	46c0      	nop			@ (mov r8, r8)
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	b002      	add	sp, #8
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			@ (mov r8, r8)
 8000adc:	40021000 	.word	0x40021000

08000ae0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b08b      	sub	sp, #44	@ 0x2c
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	2414      	movs	r4, #20
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	0018      	movs	r0, r3
 8000aee:	2314      	movs	r3, #20
 8000af0:	001a      	movs	r2, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	f003 fb62 	bl	80041bc <memset>
  if(hadc->Instance==ADC1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a18      	ldr	r2, [pc, #96]	@ (8000b60 <HAL_ADC_MspInit+0x80>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d129      	bne.n	8000b56 <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b02:	4b18      	ldr	r3, [pc, #96]	@ (8000b64 <HAL_ADC_MspInit+0x84>)
 8000b04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b06:	4b17      	ldr	r3, [pc, #92]	@ (8000b64 <HAL_ADC_MspInit+0x84>)
 8000b08:	2180      	movs	r1, #128	@ 0x80
 8000b0a:	0349      	lsls	r1, r1, #13
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b10:	4b14      	ldr	r3, [pc, #80]	@ (8000b64 <HAL_ADC_MspInit+0x84>)
 8000b12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b14:	2380      	movs	r3, #128	@ 0x80
 8000b16:	035b      	lsls	r3, r3, #13
 8000b18:	4013      	ands	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1e:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <HAL_ADC_MspInit+0x84>)
 8000b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b22:	4b10      	ldr	r3, [pc, #64]	@ (8000b64 <HAL_ADC_MspInit+0x84>)
 8000b24:	2101      	movs	r1, #1
 8000b26:	430a      	orrs	r2, r1
 8000b28:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b64 <HAL_ADC_MspInit+0x84>)
 8000b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b2e:	2201      	movs	r2, #1
 8000b30:	4013      	ands	r3, r2
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Signal_S_Pin;
 8000b36:	193b      	adds	r3, r7, r4
 8000b38:	2204      	movs	r2, #4
 8000b3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b3c:	193b      	adds	r3, r7, r4
 8000b3e:	2203      	movs	r2, #3
 8000b40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	193b      	adds	r3, r7, r4
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Signal_S_GPIO_Port, &GPIO_InitStruct);
 8000b48:	193a      	adds	r2, r7, r4
 8000b4a:	23a0      	movs	r3, #160	@ 0xa0
 8000b4c:	05db      	lsls	r3, r3, #23
 8000b4e:	0011      	movs	r1, r2
 8000b50:	0018      	movs	r0, r3
 8000b52:	f001 f8e5 	bl	8001d20 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b56:	46c0      	nop			@ (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b00b      	add	sp, #44	@ 0x2c
 8000b5c:	bd90      	pop	{r4, r7, pc}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	40012400 	.word	0x40012400
 8000b64:	40021000 	.word	0x40021000

08000b68 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b095      	sub	sp, #84	@ 0x54
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b70:	241c      	movs	r4, #28
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	0018      	movs	r0, r3
 8000b76:	2334      	movs	r3, #52	@ 0x34
 8000b78:	001a      	movs	r2, r3
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	f003 fb1e 	bl	80041bc <memset>
  if(htim_base->Instance==TIM1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a36      	ldr	r2, [pc, #216]	@ (8000c60 <HAL_TIM_Base_MspInit+0xf8>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d11d      	bne.n	8000bc6 <HAL_TIM_Base_MspInit+0x5e>

    /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	2280      	movs	r2, #128	@ 0x80
 8000b8e:	0392      	lsls	r2, r2, #14
 8000b90:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2200      	movs	r2, #0
 8000b96:	629a      	str	r2, [r3, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f001 ff26 	bl	80029ec <HAL_RCCEx_PeriphCLKConfig>
 8000ba0:	1e03      	subs	r3, r0, #0
 8000ba2:	d001      	beq.n	8000ba8 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8000ba4:	f7ff ff72 	bl	8000a8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000baa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bac:	4b2d      	ldr	r3, [pc, #180]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000bae:	2180      	movs	r1, #128	@ 0x80
 8000bb0:	0109      	lsls	r1, r1, #4
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000bb6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000bb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000bba:	2380      	movs	r3, #128	@ 0x80
 8000bbc:	011b      	lsls	r3, r3, #4
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	61bb      	str	r3, [r7, #24]
 8000bc2:	69bb      	ldr	r3, [r7, #24]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000bc4:	e047      	b.n	8000c56 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM2)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	2380      	movs	r3, #128	@ 0x80
 8000bcc:	05db      	lsls	r3, r3, #23
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d114      	bne.n	8000bfc <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bd2:	4b24      	ldr	r3, [pc, #144]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000bd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bd6:	4b23      	ldr	r3, [pc, #140]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bde:	4b21      	ldr	r3, [pc, #132]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000be0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	200f      	movs	r0, #15
 8000bf0:	f001 f864 	bl	8001cbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000bf4:	200f      	movs	r0, #15
 8000bf6:	f001 f876 	bl	8001ce6 <HAL_NVIC_EnableIRQ>
}
 8000bfa:	e02c      	b.n	8000c56 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM3)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a19      	ldr	r2, [pc, #100]	@ (8000c68 <HAL_TIM_Base_MspInit+0x100>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d114      	bne.n	8000c30 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c06:	4b17      	ldr	r3, [pc, #92]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000c08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c0a:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000c0c:	2102      	movs	r1, #2
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c12:	4b14      	ldr	r3, [pc, #80]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c16:	2202      	movs	r2, #2
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2100      	movs	r1, #0
 8000c22:	2010      	movs	r0, #16
 8000c24:	f001 f84a 	bl	8001cbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c28:	2010      	movs	r0, #16
 8000c2a:	f001 f85c 	bl	8001ce6 <HAL_NVIC_EnableIRQ>
}
 8000c2e:	e012      	b.n	8000c56 <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM14)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a0d      	ldr	r2, [pc, #52]	@ (8000c6c <HAL_TIM_Base_MspInit+0x104>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d10d      	bne.n	8000c56 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000c3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c3e:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000c40:	2180      	movs	r1, #128	@ 0x80
 8000c42:	0209      	lsls	r1, r1, #8
 8000c44:	430a      	orrs	r2, r1
 8000c46:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_TIM_Base_MspInit+0xfc>)
 8000c4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c4c:	2380      	movs	r3, #128	@ 0x80
 8000c4e:	021b      	lsls	r3, r3, #8
 8000c50:	4013      	ands	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
}
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b015      	add	sp, #84	@ 0x54
 8000c5c:	bd90      	pop	{r4, r7, pc}
 8000c5e:	46c0      	nop			@ (mov r8, r8)
 8000c60:	40012c00 	.word	0x40012c00
 8000c64:	40021000 	.word	0x40021000
 8000c68:	40000400 	.word	0x40000400
 8000c6c:	40002000 	.word	0x40002000

08000c70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c70:	b590      	push	{r4, r7, lr}
 8000c72:	b08b      	sub	sp, #44	@ 0x2c
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	2414      	movs	r4, #20
 8000c7a:	193b      	adds	r3, r7, r4
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	2314      	movs	r3, #20
 8000c80:	001a      	movs	r2, r3
 8000c82:	2100      	movs	r1, #0
 8000c84:	f003 fa9a 	bl	80041bc <memset>
  if(htim->Instance==TIM1)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a29      	ldr	r2, [pc, #164]	@ (8000d34 <HAL_TIM_MspPostInit+0xc4>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d124      	bne.n	8000cdc <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c92:	4b29      	ldr	r3, [pc, #164]	@ (8000d38 <HAL_TIM_MspPostInit+0xc8>)
 8000c94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c96:	4b28      	ldr	r3, [pc, #160]	@ (8000d38 <HAL_TIM_MspPostInit+0xc8>)
 8000c98:	2101      	movs	r1, #1
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c9e:	4b26      	ldr	r3, [pc, #152]	@ (8000d38 <HAL_TIM_MspPostInit+0xc8>)
 8000ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	2280      	movs	r2, #128	@ 0x80
 8000cae:	0052      	lsls	r2, r2, #1
 8000cb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb2:	0021      	movs	r1, r4
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2202      	movs	r2, #2
 8000cca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	187a      	adds	r2, r7, r1
 8000cce:	23a0      	movs	r3, #160	@ 0xa0
 8000cd0:	05db      	lsls	r3, r3, #23
 8000cd2:	0011      	movs	r1, r2
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f001 f823 	bl	8001d20 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8000cda:	e027      	b.n	8000d2c <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM14)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a16      	ldr	r2, [pc, #88]	@ (8000d3c <HAL_TIM_MspPostInit+0xcc>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d122      	bne.n	8000d2c <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce6:	4b14      	ldr	r3, [pc, #80]	@ (8000d38 <HAL_TIM_MspPostInit+0xc8>)
 8000ce8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cea:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <HAL_TIM_MspPostInit+0xc8>)
 8000cec:	2101      	movs	r1, #1
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cf2:	4b11      	ldr	r3, [pc, #68]	@ (8000d38 <HAL_TIM_MspPostInit+0xc8>)
 8000cf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cfe:	2114      	movs	r1, #20
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	2280      	movs	r2, #128	@ 0x80
 8000d04:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d06:	187b      	adds	r3, r7, r1
 8000d08:	2202      	movs	r2, #2
 8000d0a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	2200      	movs	r2, #0
 8000d16:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	2204      	movs	r2, #4
 8000d1c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1e:	187a      	adds	r2, r7, r1
 8000d20:	23a0      	movs	r3, #160	@ 0xa0
 8000d22:	05db      	lsls	r3, r3, #23
 8000d24:	0011      	movs	r1, r2
 8000d26:	0018      	movs	r0, r3
 8000d28:	f000 fffa 	bl	8001d20 <HAL_GPIO_Init>
}
 8000d2c:	46c0      	nop			@ (mov r8, r8)
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	b00b      	add	sp, #44	@ 0x2c
 8000d32:	bd90      	pop	{r4, r7, pc}
 8000d34:	40012c00 	.word	0x40012c00
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	40002000 	.word	0x40002000

08000d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d44:	46c0      	nop			@ (mov r8, r8)
 8000d46:	e7fd      	b.n	8000d44 <NMI_Handler+0x4>

08000d48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d4c:	46c0      	nop			@ (mov r8, r8)
 8000d4e:	e7fd      	b.n	8000d4c <HardFault_Handler+0x4>

08000d50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d54:	46c0      	nop			@ (mov r8, r8)
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d68:	f000 f8b6 	bl	8000ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d6c:	46c0      	nop			@ (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d78:	4b03      	ldr	r3, [pc, #12]	@ (8000d88 <TIM2_IRQHandler+0x14>)
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f002 f9ec 	bl	8003158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d80:	46c0      	nop			@ (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	46c0      	nop			@ (mov r8, r8)
 8000d88:	200000fc 	.word	0x200000fc

08000d8c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d90:	4b03      	ldr	r3, [pc, #12]	@ (8000da0 <TIM3_IRQHandler+0x14>)
 8000d92:	0018      	movs	r0, r3
 8000d94:	f002 f9e0 	bl	8003158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d98:	46c0      	nop			@ (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	46c0      	nop			@ (mov r8, r8)
 8000da0:	20000148 	.word	0x20000148

08000da4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da8:	46c0      	nop			@ (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000db0:	480d      	ldr	r0, [pc, #52]	@ (8000de8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000db2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000db4:	f7ff fff6 	bl	8000da4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000db8:	480c      	ldr	r0, [pc, #48]	@ (8000dec <LoopForever+0x6>)
  ldr r1, =_edata
 8000dba:	490d      	ldr	r1, [pc, #52]	@ (8000df0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000df4 <LoopForever+0xe>)
  movs r3, #0
 8000dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dc0:	e002      	b.n	8000dc8 <LoopCopyDataInit>

08000dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc6:	3304      	adds	r3, #4

08000dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dcc:	d3f9      	bcc.n	8000dc2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dce:	4a0a      	ldr	r2, [pc, #40]	@ (8000df8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dd0:	4c0a      	ldr	r4, [pc, #40]	@ (8000dfc <LoopForever+0x16>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd4:	e001      	b.n	8000dda <LoopFillZerobss>

08000dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd8:	3204      	adds	r2, #4

08000dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ddc:	d3fb      	bcc.n	8000dd6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dde:	f003 f9f5 	bl	80041cc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000de2:	f7ff fa1b 	bl	800021c <main>

08000de6 <LoopForever>:

LoopForever:
  b LoopForever
 8000de6:	e7fe      	b.n	8000de6 <LoopForever>
  ldr   r0, =_estack
 8000de8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000dec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000df0:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8000df4:	080042c8 	.word	0x080042c8
  ldr r2, =_sbss
 8000df8:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8000dfc:	20000200 	.word	0x20000200

08000e00 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e00:	e7fe      	b.n	8000e00 <ADC1_COMP_IRQHandler>
	...

08000e04 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e0a:	1dfb      	adds	r3, r7, #7
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e10:	4b0b      	ldr	r3, [pc, #44]	@ (8000e40 <HAL_Init+0x3c>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b0a      	ldr	r3, [pc, #40]	@ (8000e40 <HAL_Init+0x3c>)
 8000e16:	2180      	movs	r1, #128	@ 0x80
 8000e18:	0049      	lsls	r1, r1, #1
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f000 f810 	bl	8000e44 <HAL_InitTick>
 8000e24:	1e03      	subs	r3, r0, #0
 8000e26:	d003      	beq.n	8000e30 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e28:	1dfb      	adds	r3, r7, #7
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	e001      	b.n	8000e34 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e30:	f7ff fe32 	bl	8000a98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e34:	1dfb      	adds	r3, r7, #7
 8000e36:	781b      	ldrb	r3, [r3, #0]
}
 8000e38:	0018      	movs	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	b002      	add	sp, #8
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40022000 	.word	0x40022000

08000e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e44:	b590      	push	{r4, r7, lr}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e4c:	230f      	movs	r3, #15
 8000e4e:	18fb      	adds	r3, r7, r3
 8000e50:	2200      	movs	r2, #0
 8000e52:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e54:	4b1d      	ldr	r3, [pc, #116]	@ (8000ecc <HAL_InitTick+0x88>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d02b      	beq.n	8000eb4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed0 <HAL_InitTick+0x8c>)
 8000e5e:	681c      	ldr	r4, [r3, #0]
 8000e60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ecc <HAL_InitTick+0x88>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	0019      	movs	r1, r3
 8000e66:	23fa      	movs	r3, #250	@ 0xfa
 8000e68:	0098      	lsls	r0, r3, #2
 8000e6a:	f7ff f94b 	bl	8000104 <__udivsi3>
 8000e6e:	0003      	movs	r3, r0
 8000e70:	0019      	movs	r1, r3
 8000e72:	0020      	movs	r0, r4
 8000e74:	f7ff f946 	bl	8000104 <__udivsi3>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f000 ff43 	bl	8001d06 <HAL_SYSTICK_Config>
 8000e80:	1e03      	subs	r3, r0, #0
 8000e82:	d112      	bne.n	8000eaa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d80a      	bhi.n	8000ea0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e8a:	6879      	ldr	r1, [r7, #4]
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	425b      	negs	r3, r3
 8000e90:	2200      	movs	r2, #0
 8000e92:	0018      	movs	r0, r3
 8000e94:	f000 ff12 	bl	8001cbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e98:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <HAL_InitTick+0x90>)
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	e00d      	b.n	8000ebc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ea0:	230f      	movs	r3, #15
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	701a      	strb	r2, [r3, #0]
 8000ea8:	e008      	b.n	8000ebc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000eaa:	230f      	movs	r3, #15
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	2201      	movs	r2, #1
 8000eb0:	701a      	strb	r2, [r3, #0]
 8000eb2:	e003      	b.n	8000ebc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000eb4:	230f      	movs	r3, #15
 8000eb6:	18fb      	adds	r3, r7, r3
 8000eb8:	2201      	movs	r2, #1
 8000eba:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ebc:	230f      	movs	r3, #15
 8000ebe:	18fb      	adds	r3, r7, r3
 8000ec0:	781b      	ldrb	r3, [r3, #0]
}
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b005      	add	sp, #20
 8000ec8:	bd90      	pop	{r4, r7, pc}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	2000002c 	.word	0x2000002c
 8000ed0:	20000024 	.word	0x20000024
 8000ed4:	20000028 	.word	0x20000028

08000ed8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000edc:	4b05      	ldr	r3, [pc, #20]	@ (8000ef4 <HAL_IncTick+0x1c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	001a      	movs	r2, r3
 8000ee2:	4b05      	ldr	r3, [pc, #20]	@ (8000ef8 <HAL_IncTick+0x20>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	18d2      	adds	r2, r2, r3
 8000ee8:	4b03      	ldr	r3, [pc, #12]	@ (8000ef8 <HAL_IncTick+0x20>)
 8000eea:	601a      	str	r2, [r3, #0]
}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	46c0      	nop			@ (mov r8, r8)
 8000ef4:	2000002c 	.word	0x2000002c
 8000ef8:	200001fc 	.word	0x200001fc

08000efc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  return uwTick;
 8000f00:	4b02      	ldr	r3, [pc, #8]	@ (8000f0c <HAL_GetTick+0x10>)
 8000f02:	681b      	ldr	r3, [r3, #0]
}
 8000f04:	0018      	movs	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	46c0      	nop			@ (mov r8, r8)
 8000f0c:	200001fc 	.word	0x200001fc

08000f10 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a05      	ldr	r2, [pc, #20]	@ (8000f34 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000f20:	401a      	ands	r2, r3
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	601a      	str	r2, [r3, #0]
}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b002      	add	sp, #8
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	fe3fffff 	.word	0xfe3fffff

08000f38 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	23e0      	movs	r3, #224	@ 0xe0
 8000f46:	045b      	lsls	r3, r3, #17
 8000f48:	4013      	ands	r3, r2
}
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b002      	add	sp, #8
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b084      	sub	sp, #16
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	60f8      	str	r0, [r7, #12]
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	2104      	movs	r1, #4
 8000f66:	400a      	ands	r2, r1
 8000f68:	2107      	movs	r1, #7
 8000f6a:	4091      	lsls	r1, r2
 8000f6c:	000a      	movs	r2, r1
 8000f6e:	43d2      	mvns	r2, r2
 8000f70:	401a      	ands	r2, r3
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	2104      	movs	r1, #4
 8000f76:	400b      	ands	r3, r1
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	4099      	lsls	r1, r3
 8000f7c:	000b      	movs	r3, r1
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000f84:	46c0      	nop			@ (mov r8, r8)
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b004      	add	sp, #16
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	683a      	ldr	r2, [r7, #0]
 8000f9c:	2104      	movs	r1, #4
 8000f9e:	400a      	ands	r2, r1
 8000fa0:	2107      	movs	r1, #7
 8000fa2:	4091      	lsls	r1, r2
 8000fa4:	000a      	movs	r2, r1
 8000fa6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	2104      	movs	r1, #4
 8000fac:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000fae:	40da      	lsrs	r2, r3
 8000fb0:	0013      	movs	r3, r2
}
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	b002      	add	sp, #8
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	23c0      	movs	r3, #192	@ 0xc0
 8000fc8:	011b      	lsls	r3, r3, #4
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d101      	bne.n	8000fd2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	b002      	add	sp, #8
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fec:	68ba      	ldr	r2, [r7, #8]
 8000fee:	211f      	movs	r1, #31
 8000ff0:	400a      	ands	r2, r1
 8000ff2:	210f      	movs	r1, #15
 8000ff4:	4091      	lsls	r1, r2
 8000ff6:	000a      	movs	r2, r1
 8000ff8:	43d2      	mvns	r2, r2
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	0e9b      	lsrs	r3, r3, #26
 8001000:	210f      	movs	r1, #15
 8001002:	4019      	ands	r1, r3
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	201f      	movs	r0, #31
 8001008:	4003      	ands	r3, r0
 800100a:	4099      	lsls	r1, r3
 800100c:	000b      	movs	r3, r1
 800100e:	431a      	orrs	r2, r3
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001014:	46c0      	nop			@ (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b004      	add	sp, #16
 800101a:	bd80      	pop	{r7, pc}

0800101c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	035b      	lsls	r3, r3, #13
 800102e:	0b5b      	lsrs	r3, r3, #13
 8001030:	431a      	orrs	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001036:	46c0      	nop			@ (mov r8, r8)
 8001038:	46bd      	mov	sp, r7
 800103a:	b002      	add	sp, #8
 800103c:	bd80      	pop	{r7, pc}

0800103e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
 8001046:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800104c:	683a      	ldr	r2, [r7, #0]
 800104e:	0352      	lsls	r2, r2, #13
 8001050:	0b52      	lsrs	r2, r2, #13
 8001052:	43d2      	mvns	r2, r2
 8001054:	401a      	ands	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	b002      	add	sp, #8
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	695b      	ldr	r3, [r3, #20]
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	0212      	lsls	r2, r2, #8
 8001078:	43d2      	mvns	r2, r2
 800107a:	401a      	ands	r2, r3
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	6879      	ldr	r1, [r7, #4]
 8001082:	400b      	ands	r3, r1
 8001084:	4904      	ldr	r1, [pc, #16]	@ (8001098 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001086:	400b      	ands	r3, r1
 8001088:	431a      	orrs	r2, r3
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800108e:	46c0      	nop			@ (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b004      	add	sp, #16
 8001094:	bd80      	pop	{r7, pc}
 8001096:	46c0      	nop			@ (mov r8, r8)
 8001098:	07ffff00 	.word	0x07ffff00

0800109c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	4a05      	ldr	r2, [pc, #20]	@ (80010c0 <LL_ADC_EnableInternalRegulator+0x24>)
 80010aa:	4013      	ands	r3, r2
 80010ac:	2280      	movs	r2, #128	@ 0x80
 80010ae:	0552      	lsls	r2, r2, #21
 80010b0:	431a      	orrs	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b002      	add	sp, #8
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	6fffffe8 	.word	0x6fffffe8

080010c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	2380      	movs	r3, #128	@ 0x80
 80010d2:	055b      	lsls	r3, r3, #21
 80010d4:	401a      	ands	r2, r3
 80010d6:	2380      	movs	r3, #128	@ 0x80
 80010d8:	055b      	lsls	r3, r3, #21
 80010da:	429a      	cmp	r2, r3
 80010dc:	d101      	bne.n	80010e2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80010de:	2301      	movs	r3, #1
 80010e0:	e000      	b.n	80010e4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80010e2:	2300      	movs	r3, #0
}
 80010e4:	0018      	movs	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b002      	add	sp, #8
 80010ea:	bd80      	pop	{r7, pc}

080010ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	4a04      	ldr	r2, [pc, #16]	@ (800110c <LL_ADC_Enable+0x20>)
 80010fa:	4013      	ands	r3, r2
 80010fc:	2201      	movs	r2, #1
 80010fe:	431a      	orrs	r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001104:	46c0      	nop			@ (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bd80      	pop	{r7, pc}
 800110c:	7fffffe8 	.word	0x7fffffe8

08001110 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	2201      	movs	r2, #1
 800111e:	4013      	ands	r3, r2
 8001120:	2b01      	cmp	r3, #1
 8001122:	d101      	bne.n	8001128 <LL_ADC_IsEnabled+0x18>
 8001124:	2301      	movs	r3, #1
 8001126:	e000      	b.n	800112a <LL_ADC_IsEnabled+0x1a>
 8001128:	2300      	movs	r3, #0
}
 800112a:	0018      	movs	r0, r3
 800112c:	46bd      	mov	sp, r7
 800112e:	b002      	add	sp, #8
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <LL_ADC_REG_StartConversion+0x20>)
 8001142:	4013      	ands	r3, r2
 8001144:	2204      	movs	r2, #4
 8001146:	431a      	orrs	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800114c:	46c0      	nop			@ (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	b002      	add	sp, #8
 8001152:	bd80      	pop	{r7, pc}
 8001154:	7fffffe8 	.word	0x7fffffe8

08001158 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	2204      	movs	r2, #4
 8001166:	4013      	ands	r3, r2
 8001168:	2b04      	cmp	r3, #4
 800116a:	d101      	bne.n	8001170 <LL_ADC_REG_IsConversionOngoing+0x18>
 800116c:	2301      	movs	r3, #1
 800116e:	e000      	b.n	8001172 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001170:	2300      	movs	r3, #0
}
 8001172:	0018      	movs	r0, r3
 8001174:	46bd      	mov	sp, r7
 8001176:	b002      	add	sp, #8
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001184:	231f      	movs	r3, #31
 8001186:	18fb      	adds	r3, r7, r3
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800118c:	2300      	movs	r3, #0
 800118e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e17f      	b.n	80014a2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d10a      	bne.n	80011c0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	0018      	movs	r0, r3
 80011ae:	f7ff fc97 	bl	8000ae0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2254      	movs	r2, #84	@ 0x54
 80011bc:	2100      	movs	r1, #0
 80011be:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	0018      	movs	r0, r3
 80011c6:	f7ff ff7d 	bl	80010c4 <LL_ADC_IsInternalRegulatorEnabled>
 80011ca:	1e03      	subs	r3, r0, #0
 80011cc:	d115      	bne.n	80011fa <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	0018      	movs	r0, r3
 80011d4:	f7ff ff62 	bl	800109c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011d8:	4bb4      	ldr	r3, [pc, #720]	@ (80014ac <HAL_ADC_Init+0x330>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	49b4      	ldr	r1, [pc, #720]	@ (80014b0 <HAL_ADC_Init+0x334>)
 80011de:	0018      	movs	r0, r3
 80011e0:	f7fe ff90 	bl	8000104 <__udivsi3>
 80011e4:	0003      	movs	r3, r0
 80011e6:	3301      	adds	r3, #1
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011ec:	e002      	b.n	80011f4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d1f9      	bne.n	80011ee <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	0018      	movs	r0, r3
 8001200:	f7ff ff60 	bl	80010c4 <LL_ADC_IsInternalRegulatorEnabled>
 8001204:	1e03      	subs	r3, r0, #0
 8001206:	d10f      	bne.n	8001228 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120c:	2210      	movs	r2, #16
 800120e:	431a      	orrs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001218:	2201      	movs	r2, #1
 800121a:	431a      	orrs	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001220:	231f      	movs	r3, #31
 8001222:	18fb      	adds	r3, r7, r3
 8001224:	2201      	movs	r2, #1
 8001226:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	0018      	movs	r0, r3
 800122e:	f7ff ff93 	bl	8001158 <LL_ADC_REG_IsConversionOngoing>
 8001232:	0003      	movs	r3, r0
 8001234:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123a:	2210      	movs	r2, #16
 800123c:	4013      	ands	r3, r2
 800123e:	d000      	beq.n	8001242 <HAL_ADC_Init+0xc6>
 8001240:	e122      	b.n	8001488 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d000      	beq.n	800124a <HAL_ADC_Init+0xce>
 8001248:	e11e      	b.n	8001488 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	4a99      	ldr	r2, [pc, #612]	@ (80014b4 <HAL_ADC_Init+0x338>)
 8001250:	4013      	ands	r3, r2
 8001252:	2202      	movs	r2, #2
 8001254:	431a      	orrs	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	0018      	movs	r0, r3
 8001260:	f7ff ff56 	bl	8001110 <LL_ADC_IsEnabled>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d000      	beq.n	800126a <HAL_ADC_Init+0xee>
 8001268:	e0ad      	b.n	80013c6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	7e1b      	ldrb	r3, [r3, #24]
 8001272:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001274:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	7e5b      	ldrb	r3, [r3, #25]
 800127a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800127c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7e9b      	ldrb	r3, [r3, #26]
 8001282:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001284:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	2b00      	cmp	r3, #0
 800128c:	d002      	beq.n	8001294 <HAL_ADC_Init+0x118>
 800128e:	2380      	movs	r3, #128	@ 0x80
 8001290:	015b      	lsls	r3, r3, #5
 8001292:	e000      	b.n	8001296 <HAL_ADC_Init+0x11a>
 8001294:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001296:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800129c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	691b      	ldr	r3, [r3, #16]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	da04      	bge.n	80012b0 <HAL_ADC_Init+0x134>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	085b      	lsrs	r3, r3, #1
 80012ae:	e001      	b.n	80012b4 <HAL_ADC_Init+0x138>
 80012b0:	2380      	movs	r3, #128	@ 0x80
 80012b2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80012b4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	212c      	movs	r1, #44	@ 0x2c
 80012ba:	5c5b      	ldrb	r3, [r3, r1]
 80012bc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80012be:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2220      	movs	r2, #32
 80012ca:	5c9b      	ldrb	r3, [r3, r2]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d115      	bne.n	80012fc <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	7e9b      	ldrb	r3, [r3, #26]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d105      	bne.n	80012e4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	2280      	movs	r2, #128	@ 0x80
 80012dc:	0252      	lsls	r2, r2, #9
 80012de:	4313      	orrs	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
 80012e2:	e00b      	b.n	80012fc <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e8:	2220      	movs	r2, #32
 80012ea:	431a      	orrs	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012f4:	2201      	movs	r2, #1
 80012f6:	431a      	orrs	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001300:	2b00      	cmp	r3, #0
 8001302:	d00a      	beq.n	800131a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001308:	23e0      	movs	r3, #224	@ 0xe0
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001312:	4313      	orrs	r3, r2
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	4a65      	ldr	r2, [pc, #404]	@ (80014b8 <HAL_ADC_Init+0x33c>)
 8001322:	4013      	ands	r3, r2
 8001324:	0019      	movs	r1, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	430a      	orrs	r2, r1
 800132e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	0f9b      	lsrs	r3, r3, #30
 8001336:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800133c:	4313      	orrs	r3, r2
 800133e:	697a      	ldr	r2, [r7, #20]
 8001340:	4313      	orrs	r3, r2
 8001342:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	223c      	movs	r2, #60	@ 0x3c
 8001348:	5c9b      	ldrb	r3, [r3, r2]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d111      	bne.n	8001372 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	0f9b      	lsrs	r3, r3, #30
 8001354:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800135a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001360:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001366:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	4313      	orrs	r3, r2
 800136c:	2201      	movs	r2, #1
 800136e:	4313      	orrs	r3, r2
 8001370:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	4a50      	ldr	r2, [pc, #320]	@ (80014bc <HAL_ADC_Init+0x340>)
 800137a:	4013      	ands	r3, r2
 800137c:	0019      	movs	r1, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	430a      	orrs	r2, r1
 8001386:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	23c0      	movs	r3, #192	@ 0xc0
 800138e:	061b      	lsls	r3, r3, #24
 8001390:	429a      	cmp	r2, r3
 8001392:	d018      	beq.n	80013c6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001398:	2380      	movs	r3, #128	@ 0x80
 800139a:	05db      	lsls	r3, r3, #23
 800139c:	429a      	cmp	r2, r3
 800139e:	d012      	beq.n	80013c6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80013a4:	2380      	movs	r3, #128	@ 0x80
 80013a6:	061b      	lsls	r3, r3, #24
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d00c      	beq.n	80013c6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80013ac:	4b44      	ldr	r3, [pc, #272]	@ (80014c0 <HAL_ADC_Init+0x344>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a44      	ldr	r2, [pc, #272]	@ (80014c4 <HAL_ADC_Init+0x348>)
 80013b2:	4013      	ands	r3, r2
 80013b4:	0019      	movs	r1, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685a      	ldr	r2, [r3, #4]
 80013ba:	23f0      	movs	r3, #240	@ 0xf0
 80013bc:	039b      	lsls	r3, r3, #14
 80013be:	401a      	ands	r2, r3
 80013c0:	4b3f      	ldr	r3, [pc, #252]	@ (80014c0 <HAL_ADC_Init+0x344>)
 80013c2:	430a      	orrs	r2, r1
 80013c4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6818      	ldr	r0, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ce:	001a      	movs	r2, r3
 80013d0:	2100      	movs	r1, #0
 80013d2:	f7ff fdbe 	bl	8000f52 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6818      	ldr	r0, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013de:	493a      	ldr	r1, [pc, #232]	@ (80014c8 <HAL_ADC_Init+0x34c>)
 80013e0:	001a      	movs	r2, r3
 80013e2:	f7ff fdb6 	bl	8000f52 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d109      	bne.n	8001402 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2110      	movs	r1, #16
 80013fa:	4249      	negs	r1, r1
 80013fc:	430a      	orrs	r2, r1
 80013fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8001400:	e018      	b.n	8001434 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	2380      	movs	r3, #128	@ 0x80
 8001408:	039b      	lsls	r3, r3, #14
 800140a:	429a      	cmp	r2, r3
 800140c:	d112      	bne.n	8001434 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	3b01      	subs	r3, #1
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	221c      	movs	r2, #28
 800141e:	4013      	ands	r3, r2
 8001420:	2210      	movs	r2, #16
 8001422:	4252      	negs	r2, r2
 8001424:	409a      	lsls	r2, r3
 8001426:	0011      	movs	r1, r2
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	430a      	orrs	r2, r1
 8001432:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2100      	movs	r1, #0
 800143a:	0018      	movs	r0, r3
 800143c:	f7ff fda6 	bl	8000f8c <LL_ADC_GetSamplingTimeCommonChannels>
 8001440:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001446:	429a      	cmp	r2, r3
 8001448:	d10b      	bne.n	8001462 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001454:	2203      	movs	r2, #3
 8001456:	4393      	bics	r3, r2
 8001458:	2201      	movs	r2, #1
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001460:	e01c      	b.n	800149c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001466:	2212      	movs	r2, #18
 8001468:	4393      	bics	r3, r2
 800146a:	2210      	movs	r2, #16
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001476:	2201      	movs	r2, #1
 8001478:	431a      	orrs	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800147e:	231f      	movs	r3, #31
 8001480:	18fb      	adds	r3, r7, r3
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001486:	e009      	b.n	800149c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148c:	2210      	movs	r2, #16
 800148e:	431a      	orrs	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001494:	231f      	movs	r3, #31
 8001496:	18fb      	adds	r3, r7, r3
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800149c:	231f      	movs	r3, #31
 800149e:	18fb      	adds	r3, r7, r3
 80014a0:	781b      	ldrb	r3, [r3, #0]
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b008      	add	sp, #32
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	20000024 	.word	0x20000024
 80014b0:	00030d40 	.word	0x00030d40
 80014b4:	fffffefd 	.word	0xfffffefd
 80014b8:	ffde0201 	.word	0xffde0201
 80014bc:	1ffffc02 	.word	0x1ffffc02
 80014c0:	40012708 	.word	0x40012708
 80014c4:	ffc3ffff 	.word	0xffc3ffff
 80014c8:	07ffff04 	.word	0x07ffff04

080014cc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80014cc:	b5b0      	push	{r4, r5, r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	0018      	movs	r0, r3
 80014da:	f7ff fe3d 	bl	8001158 <LL_ADC_REG_IsConversionOngoing>
 80014de:	1e03      	subs	r3, r0, #0
 80014e0:	d135      	bne.n	800154e <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2254      	movs	r2, #84	@ 0x54
 80014e6:	5c9b      	ldrb	r3, [r3, r2]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d101      	bne.n	80014f0 <HAL_ADC_Start+0x24>
 80014ec:	2302      	movs	r3, #2
 80014ee:	e035      	b.n	800155c <HAL_ADC_Start+0x90>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2254      	movs	r2, #84	@ 0x54
 80014f4:	2101      	movs	r1, #1
 80014f6:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80014f8:	250f      	movs	r5, #15
 80014fa:	197c      	adds	r4, r7, r5
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	0018      	movs	r0, r3
 8001500:	f000 faaa 	bl	8001a58 <ADC_Enable>
 8001504:	0003      	movs	r3, r0
 8001506:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001508:	197b      	adds	r3, r7, r5
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d119      	bne.n	8001544 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001514:	4a13      	ldr	r2, [pc, #76]	@ (8001564 <HAL_ADC_Start+0x98>)
 8001516:	4013      	ands	r3, r2
 8001518:	2280      	movs	r2, #128	@ 0x80
 800151a:	0052      	lsls	r2, r2, #1
 800151c:	431a      	orrs	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	221c      	movs	r2, #28
 800152e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2254      	movs	r2, #84	@ 0x54
 8001534:	2100      	movs	r1, #0
 8001536:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	0018      	movs	r0, r3
 800153e:	f7ff fdf9 	bl	8001134 <LL_ADC_REG_StartConversion>
 8001542:	e008      	b.n	8001556 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2254      	movs	r2, #84	@ 0x54
 8001548:	2100      	movs	r1, #0
 800154a:	5499      	strb	r1, [r3, r2]
 800154c:	e003      	b.n	8001556 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800154e:	230f      	movs	r3, #15
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	2202      	movs	r2, #2
 8001554:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001556:	230f      	movs	r3, #15
 8001558:	18fb      	adds	r3, r7, r3
 800155a:	781b      	ldrb	r3, [r3, #0]
}
 800155c:	0018      	movs	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	b004      	add	sp, #16
 8001562:	bdb0      	pop	{r4, r5, r7, pc}
 8001564:	fffff0fe 	.word	0xfffff0fe

08001568 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	2b08      	cmp	r3, #8
 8001578:	d102      	bne.n	8001580 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800157a:	2308      	movs	r3, #8
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	e00f      	b.n	80015a0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	2201      	movs	r2, #1
 8001588:	4013      	ands	r3, r2
 800158a:	d007      	beq.n	800159c <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001590:	2220      	movs	r2, #32
 8001592:	431a      	orrs	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e072      	b.n	8001682 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800159c:	2304      	movs	r3, #4
 800159e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80015a0:	f7ff fcac 	bl	8000efc <HAL_GetTick>
 80015a4:	0003      	movs	r3, r0
 80015a6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80015a8:	e01f      	b.n	80015ea <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	3301      	adds	r3, #1
 80015ae:	d01c      	beq.n	80015ea <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80015b0:	f7ff fca4 	bl	8000efc <HAL_GetTick>
 80015b4:	0002      	movs	r2, r0
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d302      	bcc.n	80015c6 <HAL_ADC_PollForConversion+0x5e>
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d111      	bne.n	80015ea <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	4013      	ands	r3, r2
 80015d0:	d10b      	bne.n	80015ea <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d6:	2204      	movs	r2, #4
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2254      	movs	r2, #84	@ 0x54
 80015e2:	2100      	movs	r1, #0
 80015e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e04b      	b.n	8001682 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	4013      	ands	r3, r2
 80015f4:	d0d9      	beq.n	80015aa <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fa:	2280      	movs	r2, #128	@ 0x80
 80015fc:	0092      	lsls	r2, r2, #2
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	0018      	movs	r0, r3
 800160a:	f7ff fcd6 	bl	8000fba <LL_ADC_REG_IsTriggerSourceSWStart>
 800160e:	1e03      	subs	r3, r0, #0
 8001610:	d02e      	beq.n	8001670 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	7e9b      	ldrb	r3, [r3, #26]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d12a      	bne.n	8001670 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2208      	movs	r2, #8
 8001622:	4013      	ands	r3, r2
 8001624:	2b08      	cmp	r3, #8
 8001626:	d123      	bne.n	8001670 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	0018      	movs	r0, r3
 800162e:	f7ff fd93 	bl	8001158 <LL_ADC_REG_IsConversionOngoing>
 8001632:	1e03      	subs	r3, r0, #0
 8001634:	d110      	bne.n	8001658 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	685a      	ldr	r2, [r3, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	210c      	movs	r1, #12
 8001642:	438a      	bics	r2, r1
 8001644:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164a:	4a10      	ldr	r2, [pc, #64]	@ (800168c <HAL_ADC_PollForConversion+0x124>)
 800164c:	4013      	ands	r3, r2
 800164e:	2201      	movs	r2, #1
 8001650:	431a      	orrs	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	659a      	str	r2, [r3, #88]	@ 0x58
 8001656:	e00b      	b.n	8001670 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165c:	2220      	movs	r2, #32
 800165e:	431a      	orrs	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001668:	2201      	movs	r2, #1
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	7e1b      	ldrb	r3, [r3, #24]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d103      	bne.n	8001680 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	220c      	movs	r2, #12
 800167e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	0018      	movs	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	b004      	add	sp, #16
 8001688:	bd80      	pop	{r7, pc}
 800168a:	46c0      	nop			@ (mov r8, r8)
 800168c:	fffffefe 	.word	0xfffffefe

08001690 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800169e:	0018      	movs	r0, r3
 80016a0:	46bd      	mov	sp, r7
 80016a2:	b002      	add	sp, #8
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016b2:	2317      	movs	r3, #23
 80016b4:	18fb      	adds	r3, r7, r3
 80016b6:	2200      	movs	r2, #0
 80016b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2254      	movs	r2, #84	@ 0x54
 80016c2:	5c9b      	ldrb	r3, [r3, r2]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d101      	bne.n	80016cc <HAL_ADC_ConfigChannel+0x24>
 80016c8:	2302      	movs	r3, #2
 80016ca:	e1c0      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x3a6>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2254      	movs	r2, #84	@ 0x54
 80016d0:	2101      	movs	r1, #1
 80016d2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	0018      	movs	r0, r3
 80016da:	f7ff fd3d 	bl	8001158 <LL_ADC_REG_IsConversionOngoing>
 80016de:	1e03      	subs	r3, r0, #0
 80016e0:	d000      	beq.n	80016e4 <HAL_ADC_ConfigChannel+0x3c>
 80016e2:	e1a3      	b.n	8001a2c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d100      	bne.n	80016ee <HAL_ADC_ConfigChannel+0x46>
 80016ec:	e143      	b.n	8001976 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	691a      	ldr	r2, [r3, #16]
 80016f2:	2380      	movs	r3, #128	@ 0x80
 80016f4:	061b      	lsls	r3, r3, #24
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d004      	beq.n	8001704 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80016fe:	4ac1      	ldr	r2, [pc, #772]	@ (8001a04 <HAL_ADC_ConfigChannel+0x35c>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d108      	bne.n	8001716 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	0019      	movs	r1, r3
 800170e:	0010      	movs	r0, r2
 8001710:	f7ff fc84 	bl	800101c <LL_ADC_REG_SetSequencerChAdd>
 8001714:	e0c9      	b.n	80018aa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	211f      	movs	r1, #31
 8001720:	400b      	ands	r3, r1
 8001722:	210f      	movs	r1, #15
 8001724:	4099      	lsls	r1, r3
 8001726:	000b      	movs	r3, r1
 8001728:	43db      	mvns	r3, r3
 800172a:	4013      	ands	r3, r2
 800172c:	0019      	movs	r1, r3
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	035b      	lsls	r3, r3, #13
 8001734:	0b5b      	lsrs	r3, r3, #13
 8001736:	d105      	bne.n	8001744 <HAL_ADC_ConfigChannel+0x9c>
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	0e9b      	lsrs	r3, r3, #26
 800173e:	221f      	movs	r2, #31
 8001740:	4013      	ands	r3, r2
 8001742:	e098      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2201      	movs	r2, #1
 800174a:	4013      	ands	r3, r2
 800174c:	d000      	beq.n	8001750 <HAL_ADC_ConfigChannel+0xa8>
 800174e:	e091      	b.n	8001874 <HAL_ADC_ConfigChannel+0x1cc>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2202      	movs	r2, #2
 8001756:	4013      	ands	r3, r2
 8001758:	d000      	beq.n	800175c <HAL_ADC_ConfigChannel+0xb4>
 800175a:	e089      	b.n	8001870 <HAL_ADC_ConfigChannel+0x1c8>
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2204      	movs	r2, #4
 8001762:	4013      	ands	r3, r2
 8001764:	d000      	beq.n	8001768 <HAL_ADC_ConfigChannel+0xc0>
 8001766:	e081      	b.n	800186c <HAL_ADC_ConfigChannel+0x1c4>
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2208      	movs	r2, #8
 800176e:	4013      	ands	r3, r2
 8001770:	d000      	beq.n	8001774 <HAL_ADC_ConfigChannel+0xcc>
 8001772:	e079      	b.n	8001868 <HAL_ADC_ConfigChannel+0x1c0>
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2210      	movs	r2, #16
 800177a:	4013      	ands	r3, r2
 800177c:	d000      	beq.n	8001780 <HAL_ADC_ConfigChannel+0xd8>
 800177e:	e071      	b.n	8001864 <HAL_ADC_ConfigChannel+0x1bc>
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2220      	movs	r2, #32
 8001786:	4013      	ands	r3, r2
 8001788:	d000      	beq.n	800178c <HAL_ADC_ConfigChannel+0xe4>
 800178a:	e069      	b.n	8001860 <HAL_ADC_ConfigChannel+0x1b8>
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2240      	movs	r2, #64	@ 0x40
 8001792:	4013      	ands	r3, r2
 8001794:	d000      	beq.n	8001798 <HAL_ADC_ConfigChannel+0xf0>
 8001796:	e061      	b.n	800185c <HAL_ADC_ConfigChannel+0x1b4>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2280      	movs	r2, #128	@ 0x80
 800179e:	4013      	ands	r3, r2
 80017a0:	d000      	beq.n	80017a4 <HAL_ADC_ConfigChannel+0xfc>
 80017a2:	e059      	b.n	8001858 <HAL_ADC_ConfigChannel+0x1b0>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	2380      	movs	r3, #128	@ 0x80
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4013      	ands	r3, r2
 80017ae:	d151      	bne.n	8001854 <HAL_ADC_ConfigChannel+0x1ac>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	2380      	movs	r3, #128	@ 0x80
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4013      	ands	r3, r2
 80017ba:	d149      	bne.n	8001850 <HAL_ADC_ConfigChannel+0x1a8>
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2380      	movs	r3, #128	@ 0x80
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	4013      	ands	r3, r2
 80017c6:	d141      	bne.n	800184c <HAL_ADC_ConfigChannel+0x1a4>
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	2380      	movs	r3, #128	@ 0x80
 80017ce:	011b      	lsls	r3, r3, #4
 80017d0:	4013      	ands	r3, r2
 80017d2:	d139      	bne.n	8001848 <HAL_ADC_ConfigChannel+0x1a0>
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	2380      	movs	r3, #128	@ 0x80
 80017da:	015b      	lsls	r3, r3, #5
 80017dc:	4013      	ands	r3, r2
 80017de:	d131      	bne.n	8001844 <HAL_ADC_ConfigChannel+0x19c>
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	2380      	movs	r3, #128	@ 0x80
 80017e6:	019b      	lsls	r3, r3, #6
 80017e8:	4013      	ands	r3, r2
 80017ea:	d129      	bne.n	8001840 <HAL_ADC_ConfigChannel+0x198>
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	2380      	movs	r3, #128	@ 0x80
 80017f2:	01db      	lsls	r3, r3, #7
 80017f4:	4013      	ands	r3, r2
 80017f6:	d121      	bne.n	800183c <HAL_ADC_ConfigChannel+0x194>
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	2380      	movs	r3, #128	@ 0x80
 80017fe:	021b      	lsls	r3, r3, #8
 8001800:	4013      	ands	r3, r2
 8001802:	d119      	bne.n	8001838 <HAL_ADC_ConfigChannel+0x190>
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	2380      	movs	r3, #128	@ 0x80
 800180a:	025b      	lsls	r3, r3, #9
 800180c:	4013      	ands	r3, r2
 800180e:	d111      	bne.n	8001834 <HAL_ADC_ConfigChannel+0x18c>
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2380      	movs	r3, #128	@ 0x80
 8001816:	029b      	lsls	r3, r3, #10
 8001818:	4013      	ands	r3, r2
 800181a:	d109      	bne.n	8001830 <HAL_ADC_ConfigChannel+0x188>
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	2380      	movs	r3, #128	@ 0x80
 8001822:	02db      	lsls	r3, r3, #11
 8001824:	4013      	ands	r3, r2
 8001826:	d001      	beq.n	800182c <HAL_ADC_ConfigChannel+0x184>
 8001828:	2312      	movs	r3, #18
 800182a:	e024      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 800182c:	2300      	movs	r3, #0
 800182e:	e022      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001830:	2311      	movs	r3, #17
 8001832:	e020      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001834:	2310      	movs	r3, #16
 8001836:	e01e      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001838:	230f      	movs	r3, #15
 800183a:	e01c      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 800183c:	230e      	movs	r3, #14
 800183e:	e01a      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001840:	230d      	movs	r3, #13
 8001842:	e018      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001844:	230c      	movs	r3, #12
 8001846:	e016      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001848:	230b      	movs	r3, #11
 800184a:	e014      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 800184c:	230a      	movs	r3, #10
 800184e:	e012      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001850:	2309      	movs	r3, #9
 8001852:	e010      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001854:	2308      	movs	r3, #8
 8001856:	e00e      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001858:	2307      	movs	r3, #7
 800185a:	e00c      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 800185c:	2306      	movs	r3, #6
 800185e:	e00a      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001860:	2305      	movs	r3, #5
 8001862:	e008      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001864:	2304      	movs	r3, #4
 8001866:	e006      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001868:	2303      	movs	r3, #3
 800186a:	e004      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 800186c:	2302      	movs	r3, #2
 800186e:	e002      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <HAL_ADC_ConfigChannel+0x1ce>
 8001874:	2300      	movs	r3, #0
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	6852      	ldr	r2, [r2, #4]
 800187a:	201f      	movs	r0, #31
 800187c:	4002      	ands	r2, r0
 800187e:	4093      	lsls	r3, r2
 8001880:	000a      	movs	r2, r1
 8001882:	431a      	orrs	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	089b      	lsrs	r3, r3, #2
 800188e:	1c5a      	adds	r2, r3, #1
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	429a      	cmp	r2, r3
 8001896:	d808      	bhi.n	80018aa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6818      	ldr	r0, [r3, #0]
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	6859      	ldr	r1, [r3, #4]
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	001a      	movs	r2, r3
 80018a6:	f7ff fb99 	bl	8000fdc <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6818      	ldr	r0, [r3, #0]
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	6819      	ldr	r1, [r3, #0]
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	001a      	movs	r2, r3
 80018b8:	f7ff fbd4 	bl	8001064 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	db00      	blt.n	80018c6 <HAL_ADC_ConfigChannel+0x21e>
 80018c4:	e0bc      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018c6:	4b50      	ldr	r3, [pc, #320]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 80018c8:	0018      	movs	r0, r3
 80018ca:	f7ff fb35 	bl	8000f38 <LL_ADC_GetCommonPathInternalCh>
 80018ce:	0003      	movs	r3, r0
 80018d0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a4d      	ldr	r2, [pc, #308]	@ (8001a0c <HAL_ADC_ConfigChannel+0x364>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d122      	bne.n	8001922 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	2380      	movs	r3, #128	@ 0x80
 80018e0:	041b      	lsls	r3, r3, #16
 80018e2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80018e4:	d11d      	bne.n	8001922 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	2280      	movs	r2, #128	@ 0x80
 80018ea:	0412      	lsls	r2, r2, #16
 80018ec:	4313      	orrs	r3, r2
 80018ee:	4a46      	ldr	r2, [pc, #280]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 80018f0:	0019      	movs	r1, r3
 80018f2:	0010      	movs	r0, r2
 80018f4:	f7ff fb0c 	bl	8000f10 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80018f8:	4b45      	ldr	r3, [pc, #276]	@ (8001a10 <HAL_ADC_ConfigChannel+0x368>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4945      	ldr	r1, [pc, #276]	@ (8001a14 <HAL_ADC_ConfigChannel+0x36c>)
 80018fe:	0018      	movs	r0, r3
 8001900:	f7fe fc00 	bl	8000104 <__udivsi3>
 8001904:	0003      	movs	r3, r0
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	0013      	movs	r3, r2
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	189b      	adds	r3, r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001912:	e002      	b.n	800191a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	3b01      	subs	r3, #1
 8001918:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1f9      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001920:	e08e      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a3c      	ldr	r2, [pc, #240]	@ (8001a18 <HAL_ADC_ConfigChannel+0x370>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d10e      	bne.n	800194a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	2380      	movs	r3, #128	@ 0x80
 8001930:	045b      	lsls	r3, r3, #17
 8001932:	4013      	ands	r3, r2
 8001934:	d109      	bne.n	800194a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	2280      	movs	r2, #128	@ 0x80
 800193a:	0452      	lsls	r2, r2, #17
 800193c:	4313      	orrs	r3, r2
 800193e:	4a32      	ldr	r2, [pc, #200]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 8001940:	0019      	movs	r1, r3
 8001942:	0010      	movs	r0, r2
 8001944:	f7ff fae4 	bl	8000f10 <LL_ADC_SetCommonPathInternalCh>
 8001948:	e07a      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a33      	ldr	r2, [pc, #204]	@ (8001a1c <HAL_ADC_ConfigChannel+0x374>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d000      	beq.n	8001956 <HAL_ADC_ConfigChannel+0x2ae>
 8001954:	e074      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	2380      	movs	r3, #128	@ 0x80
 800195a:	03db      	lsls	r3, r3, #15
 800195c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800195e:	d000      	beq.n	8001962 <HAL_ADC_ConfigChannel+0x2ba>
 8001960:	e06e      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	2280      	movs	r2, #128	@ 0x80
 8001966:	03d2      	lsls	r2, r2, #15
 8001968:	4313      	orrs	r3, r2
 800196a:	4a27      	ldr	r2, [pc, #156]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 800196c:	0019      	movs	r1, r3
 800196e:	0010      	movs	r0, r2
 8001970:	f7ff face 	bl	8000f10 <LL_ADC_SetCommonPathInternalCh>
 8001974:	e064      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691a      	ldr	r2, [r3, #16]
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	061b      	lsls	r3, r3, #24
 800197e:	429a      	cmp	r2, r3
 8001980:	d004      	beq.n	800198c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001986:	4a1f      	ldr	r2, [pc, #124]	@ (8001a04 <HAL_ADC_ConfigChannel+0x35c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d107      	bne.n	800199c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	0019      	movs	r1, r3
 8001996:	0010      	movs	r0, r2
 8001998:	f7ff fb51 	bl	800103e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	da4d      	bge.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019a4:	4b18      	ldr	r3, [pc, #96]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 80019a6:	0018      	movs	r0, r3
 80019a8:	f7ff fac6 	bl	8000f38 <LL_ADC_GetCommonPathInternalCh>
 80019ac:	0003      	movs	r3, r0
 80019ae:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a15      	ldr	r2, [pc, #84]	@ (8001a0c <HAL_ADC_ConfigChannel+0x364>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d108      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	4a18      	ldr	r2, [pc, #96]	@ (8001a20 <HAL_ADC_ConfigChannel+0x378>)
 80019be:	4013      	ands	r3, r2
 80019c0:	4a11      	ldr	r2, [pc, #68]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 80019c2:	0019      	movs	r1, r3
 80019c4:	0010      	movs	r0, r2
 80019c6:	f7ff faa3 	bl	8000f10 <LL_ADC_SetCommonPathInternalCh>
 80019ca:	e039      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a11      	ldr	r2, [pc, #68]	@ (8001a18 <HAL_ADC_ConfigChannel+0x370>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d108      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4a12      	ldr	r2, [pc, #72]	@ (8001a24 <HAL_ADC_ConfigChannel+0x37c>)
 80019da:	4013      	ands	r3, r2
 80019dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 80019de:	0019      	movs	r1, r3
 80019e0:	0010      	movs	r0, r2
 80019e2:	f7ff fa95 	bl	8000f10 <LL_ADC_SetCommonPathInternalCh>
 80019e6:	e02b      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0b      	ldr	r2, [pc, #44]	@ (8001a1c <HAL_ADC_ConfigChannel+0x374>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d126      	bne.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a28 <HAL_ADC_ConfigChannel+0x380>)
 80019f6:	4013      	ands	r3, r2
 80019f8:	4a03      	ldr	r2, [pc, #12]	@ (8001a08 <HAL_ADC_ConfigChannel+0x360>)
 80019fa:	0019      	movs	r1, r3
 80019fc:	0010      	movs	r0, r2
 80019fe:	f7ff fa87 	bl	8000f10 <LL_ADC_SetCommonPathInternalCh>
 8001a02:	e01d      	b.n	8001a40 <HAL_ADC_ConfigChannel+0x398>
 8001a04:	80000004 	.word	0x80000004
 8001a08:	40012708 	.word	0x40012708
 8001a0c:	b0001000 	.word	0xb0001000
 8001a10:	20000024 	.word	0x20000024
 8001a14:	00030d40 	.word	0x00030d40
 8001a18:	b8004000 	.word	0xb8004000
 8001a1c:	b4002000 	.word	0xb4002000
 8001a20:	ff7fffff 	.word	0xff7fffff
 8001a24:	feffffff 	.word	0xfeffffff
 8001a28:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a30:	2220      	movs	r2, #32
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a38:	2317      	movs	r3, #23
 8001a3a:	18fb      	adds	r3, r7, r3
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2254      	movs	r2, #84	@ 0x54
 8001a44:	2100      	movs	r1, #0
 8001a46:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001a48:	2317      	movs	r3, #23
 8001a4a:	18fb      	adds	r3, r7, r3
 8001a4c:	781b      	ldrb	r3, [r3, #0]
}
 8001a4e:	0018      	movs	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	b006      	add	sp, #24
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	46c0      	nop			@ (mov r8, r8)

08001a58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f7ff fb51 	bl	8001110 <LL_ADC_IsEnabled>
 8001a6e:	1e03      	subs	r3, r0, #0
 8001a70:	d000      	beq.n	8001a74 <ADC_Enable+0x1c>
 8001a72:	e069      	b.n	8001b48 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	4a36      	ldr	r2, [pc, #216]	@ (8001b54 <ADC_Enable+0xfc>)
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d00d      	beq.n	8001a9c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a84:	2210      	movs	r2, #16
 8001a86:	431a      	orrs	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a90:	2201      	movs	r2, #1
 8001a92:	431a      	orrs	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e056      	b.n	8001b4a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	f7ff fb23 	bl	80010ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001aa6:	4b2c      	ldr	r3, [pc, #176]	@ (8001b58 <ADC_Enable+0x100>)
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f7ff fa45 	bl	8000f38 <LL_ADC_GetCommonPathInternalCh>
 8001aae:	0002      	movs	r2, r0
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	041b      	lsls	r3, r3, #16
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d00f      	beq.n	8001ad8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ab8:	4b28      	ldr	r3, [pc, #160]	@ (8001b5c <ADC_Enable+0x104>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4928      	ldr	r1, [pc, #160]	@ (8001b60 <ADC_Enable+0x108>)
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f7fe fb20 	bl	8000104 <__udivsi3>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001ac8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001aca:	e002      	b.n	8001ad2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1f9      	bne.n	8001acc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	7e5b      	ldrb	r3, [r3, #25]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d033      	beq.n	8001b48 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001ae0:	f7ff fa0c 	bl	8000efc <HAL_GetTick>
 8001ae4:	0003      	movs	r3, r0
 8001ae6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ae8:	e027      	b.n	8001b3a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	0018      	movs	r0, r3
 8001af0:	f7ff fb0e 	bl	8001110 <LL_ADC_IsEnabled>
 8001af4:	1e03      	subs	r3, r0, #0
 8001af6:	d104      	bne.n	8001b02 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff faf5 	bl	80010ec <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b02:	f7ff f9fb 	bl	8000efc <HAL_GetTick>
 8001b06:	0002      	movs	r2, r0
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d914      	bls.n	8001b3a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2201      	movs	r2, #1
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d00d      	beq.n	8001b3a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b22:	2210      	movs	r2, #16
 8001b24:	431a      	orrs	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b2e:	2201      	movs	r2, #1
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e007      	b.n	8001b4a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2201      	movs	r2, #1
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d1d0      	bne.n	8001aea <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	b004      	add	sp, #16
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	80000017 	.word	0x80000017
 8001b58:	40012708 	.word	0x40012708
 8001b5c:	20000024 	.word	0x20000024
 8001b60:	00030d40 	.word	0x00030d40

08001b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	0002      	movs	r2, r0
 8001b6c:	1dfb      	adds	r3, r7, #7
 8001b6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b70:	1dfb      	adds	r3, r7, #7
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b76:	d809      	bhi.n	8001b8c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b78:	1dfb      	adds	r3, r7, #7
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	001a      	movs	r2, r3
 8001b7e:	231f      	movs	r3, #31
 8001b80:	401a      	ands	r2, r3
 8001b82:	4b04      	ldr	r3, [pc, #16]	@ (8001b94 <__NVIC_EnableIRQ+0x30>)
 8001b84:	2101      	movs	r1, #1
 8001b86:	4091      	lsls	r1, r2
 8001b88:	000a      	movs	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001b8c:	46c0      	nop			@ (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b002      	add	sp, #8
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	e000e100 	.word	0xe000e100

08001b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	0002      	movs	r2, r0
 8001ba0:	6039      	str	r1, [r7, #0]
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ba6:	1dfb      	adds	r3, r7, #7
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bac:	d828      	bhi.n	8001c00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bae:	4a2f      	ldr	r2, [pc, #188]	@ (8001c6c <__NVIC_SetPriority+0xd4>)
 8001bb0:	1dfb      	adds	r3, r7, #7
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b25b      	sxtb	r3, r3
 8001bb6:	089b      	lsrs	r3, r3, #2
 8001bb8:	33c0      	adds	r3, #192	@ 0xc0
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	589b      	ldr	r3, [r3, r2]
 8001bbe:	1dfa      	adds	r2, r7, #7
 8001bc0:	7812      	ldrb	r2, [r2, #0]
 8001bc2:	0011      	movs	r1, r2
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	400a      	ands	r2, r1
 8001bc8:	00d2      	lsls	r2, r2, #3
 8001bca:	21ff      	movs	r1, #255	@ 0xff
 8001bcc:	4091      	lsls	r1, r2
 8001bce:	000a      	movs	r2, r1
 8001bd0:	43d2      	mvns	r2, r2
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	019b      	lsls	r3, r3, #6
 8001bda:	22ff      	movs	r2, #255	@ 0xff
 8001bdc:	401a      	ands	r2, r3
 8001bde:	1dfb      	adds	r3, r7, #7
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	0018      	movs	r0, r3
 8001be4:	2303      	movs	r3, #3
 8001be6:	4003      	ands	r3, r0
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bec:	481f      	ldr	r0, [pc, #124]	@ (8001c6c <__NVIC_SetPriority+0xd4>)
 8001bee:	1dfb      	adds	r3, r7, #7
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	b25b      	sxtb	r3, r3
 8001bf4:	089b      	lsrs	r3, r3, #2
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	33c0      	adds	r3, #192	@ 0xc0
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001bfe:	e031      	b.n	8001c64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c00:	4a1b      	ldr	r2, [pc, #108]	@ (8001c70 <__NVIC_SetPriority+0xd8>)
 8001c02:	1dfb      	adds	r3, r7, #7
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	0019      	movs	r1, r3
 8001c08:	230f      	movs	r3, #15
 8001c0a:	400b      	ands	r3, r1
 8001c0c:	3b08      	subs	r3, #8
 8001c0e:	089b      	lsrs	r3, r3, #2
 8001c10:	3306      	adds	r3, #6
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	18d3      	adds	r3, r2, r3
 8001c16:	3304      	adds	r3, #4
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	1dfa      	adds	r2, r7, #7
 8001c1c:	7812      	ldrb	r2, [r2, #0]
 8001c1e:	0011      	movs	r1, r2
 8001c20:	2203      	movs	r2, #3
 8001c22:	400a      	ands	r2, r1
 8001c24:	00d2      	lsls	r2, r2, #3
 8001c26:	21ff      	movs	r1, #255	@ 0xff
 8001c28:	4091      	lsls	r1, r2
 8001c2a:	000a      	movs	r2, r1
 8001c2c:	43d2      	mvns	r2, r2
 8001c2e:	401a      	ands	r2, r3
 8001c30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	019b      	lsls	r3, r3, #6
 8001c36:	22ff      	movs	r2, #255	@ 0xff
 8001c38:	401a      	ands	r2, r3
 8001c3a:	1dfb      	adds	r3, r7, #7
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	0018      	movs	r0, r3
 8001c40:	2303      	movs	r3, #3
 8001c42:	4003      	ands	r3, r0
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c48:	4809      	ldr	r0, [pc, #36]	@ (8001c70 <__NVIC_SetPriority+0xd8>)
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	001c      	movs	r4, r3
 8001c50:	230f      	movs	r3, #15
 8001c52:	4023      	ands	r3, r4
 8001c54:	3b08      	subs	r3, #8
 8001c56:	089b      	lsrs	r3, r3, #2
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	3306      	adds	r3, #6
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	18c3      	adds	r3, r0, r3
 8001c60:	3304      	adds	r3, #4
 8001c62:	601a      	str	r2, [r3, #0]
}
 8001c64:	46c0      	nop			@ (mov r8, r8)
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b003      	add	sp, #12
 8001c6a:	bd90      	pop	{r4, r7, pc}
 8001c6c:	e000e100 	.word	0xe000e100
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	1e5a      	subs	r2, r3, #1
 8001c80:	2380      	movs	r3, #128	@ 0x80
 8001c82:	045b      	lsls	r3, r3, #17
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d301      	bcc.n	8001c8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e010      	b.n	8001cae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb8 <SysTick_Config+0x44>)
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	3a01      	subs	r2, #1
 8001c92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c94:	2301      	movs	r3, #1
 8001c96:	425b      	negs	r3, r3
 8001c98:	2103      	movs	r1, #3
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	f7ff ff7c 	bl	8001b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca0:	4b05      	ldr	r3, [pc, #20]	@ (8001cb8 <SysTick_Config+0x44>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ca6:	4b04      	ldr	r3, [pc, #16]	@ (8001cb8 <SysTick_Config+0x44>)
 8001ca8:	2207      	movs	r2, #7
 8001caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	0018      	movs	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	b002      	add	sp, #8
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	e000e010 	.word	0xe000e010

08001cbc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	607a      	str	r2, [r7, #4]
 8001cc6:	210f      	movs	r1, #15
 8001cc8:	187b      	adds	r3, r7, r1
 8001cca:	1c02      	adds	r2, r0, #0
 8001ccc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	187b      	adds	r3, r7, r1
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	b25b      	sxtb	r3, r3
 8001cd6:	0011      	movs	r1, r2
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f7ff ff5d 	bl	8001b98 <__NVIC_SetPriority>
}
 8001cde:	46c0      	nop			@ (mov r8, r8)
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	b004      	add	sp, #16
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b082      	sub	sp, #8
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	0002      	movs	r2, r0
 8001cee:	1dfb      	adds	r3, r7, #7
 8001cf0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cf2:	1dfb      	adds	r3, r7, #7
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	b25b      	sxtb	r3, r3
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	f7ff ff33 	bl	8001b64 <__NVIC_EnableIRQ>
}
 8001cfe:	46c0      	nop			@ (mov r8, r8)
 8001d00:	46bd      	mov	sp, r7
 8001d02:	b002      	add	sp, #8
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7ff ffaf 	bl	8001c74 <SysTick_Config>
 8001d16:	0003      	movs	r3, r0
}
 8001d18:	0018      	movs	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	b002      	add	sp, #8
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d2e:	e147      	b.n	8001fc0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2101      	movs	r1, #1
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	4091      	lsls	r1, r2
 8001d3a:	000a      	movs	r2, r1
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d100      	bne.n	8001d48 <HAL_GPIO_Init+0x28>
 8001d46:	e138      	b.n	8001fba <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	2203      	movs	r2, #3
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d005      	beq.n	8001d60 <HAL_GPIO_Init+0x40>
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2203      	movs	r2, #3
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d130      	bne.n	8001dc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	2203      	movs	r2, #3
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	0013      	movs	r3, r2
 8001d70:	43da      	mvns	r2, r3
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	409a      	lsls	r2, r3
 8001d82:	0013      	movs	r3, r2
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d96:	2201      	movs	r2, #1
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	0013      	movs	r3, r2
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	091b      	lsrs	r3, r3, #4
 8001dac:	2201      	movs	r2, #1
 8001dae:	401a      	ands	r2, r3
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	409a      	lsls	r2, r3
 8001db4:	0013      	movs	r3, r2
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2203      	movs	r2, #3
 8001dc8:	4013      	ands	r3, r2
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d017      	beq.n	8001dfe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	2203      	movs	r2, #3
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	0013      	movs	r3, r2
 8001dde:	43da      	mvns	r2, r3
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	4013      	ands	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	409a      	lsls	r2, r3
 8001df0:	0013      	movs	r3, r2
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2203      	movs	r2, #3
 8001e04:	4013      	ands	r3, r2
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d123      	bne.n	8001e52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	08da      	lsrs	r2, r3, #3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3208      	adds	r2, #8
 8001e12:	0092      	lsls	r2, r2, #2
 8001e14:	58d3      	ldr	r3, [r2, r3]
 8001e16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	220f      	movs	r2, #15
 8001e22:	409a      	lsls	r2, r3
 8001e24:	0013      	movs	r3, r2
 8001e26:	43da      	mvns	r2, r3
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	691a      	ldr	r2, [r3, #16]
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2107      	movs	r1, #7
 8001e36:	400b      	ands	r3, r1
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	0013      	movs	r3, r2
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	08da      	lsrs	r2, r3, #3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3208      	adds	r2, #8
 8001e4c:	0092      	lsls	r2, r2, #2
 8001e4e:	6939      	ldr	r1, [r7, #16]
 8001e50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	2203      	movs	r2, #3
 8001e5e:	409a      	lsls	r2, r3
 8001e60:	0013      	movs	r3, r2
 8001e62:	43da      	mvns	r2, r3
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	4013      	ands	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2203      	movs	r2, #3
 8001e70:	401a      	ands	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	409a      	lsls	r2, r3
 8001e78:	0013      	movs	r3, r2
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	23c0      	movs	r3, #192	@ 0xc0
 8001e8c:	029b      	lsls	r3, r3, #10
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d100      	bne.n	8001e94 <HAL_GPIO_Init+0x174>
 8001e92:	e092      	b.n	8001fba <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001e94:	4a50      	ldr	r2, [pc, #320]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	089b      	lsrs	r3, r3, #2
 8001e9a:	3318      	adds	r3, #24
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	589b      	ldr	r3, [r3, r2]
 8001ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	220f      	movs	r2, #15
 8001eac:	409a      	lsls	r2, r3
 8001eae:	0013      	movs	r3, r2
 8001eb0:	43da      	mvns	r2, r3
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	23a0      	movs	r3, #160	@ 0xa0
 8001ebc:	05db      	lsls	r3, r3, #23
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d013      	beq.n	8001eea <HAL_GPIO_Init+0x1ca>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a45      	ldr	r2, [pc, #276]	@ (8001fdc <HAL_GPIO_Init+0x2bc>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00d      	beq.n	8001ee6 <HAL_GPIO_Init+0x1c6>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a44      	ldr	r2, [pc, #272]	@ (8001fe0 <HAL_GPIO_Init+0x2c0>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d007      	beq.n	8001ee2 <HAL_GPIO_Init+0x1c2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a43      	ldr	r2, [pc, #268]	@ (8001fe4 <HAL_GPIO_Init+0x2c4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d101      	bne.n	8001ede <HAL_GPIO_Init+0x1be>
 8001eda:	2303      	movs	r3, #3
 8001edc:	e006      	b.n	8001eec <HAL_GPIO_Init+0x1cc>
 8001ede:	2305      	movs	r3, #5
 8001ee0:	e004      	b.n	8001eec <HAL_GPIO_Init+0x1cc>
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	e002      	b.n	8001eec <HAL_GPIO_Init+0x1cc>
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e000      	b.n	8001eec <HAL_GPIO_Init+0x1cc>
 8001eea:	2300      	movs	r3, #0
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	2103      	movs	r1, #3
 8001ef0:	400a      	ands	r2, r1
 8001ef2:	00d2      	lsls	r2, r2, #3
 8001ef4:	4093      	lsls	r3, r2
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001efc:	4936      	ldr	r1, [pc, #216]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	089b      	lsrs	r3, r3, #2
 8001f02:	3318      	adds	r3, #24
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f0a:	4b33      	ldr	r3, [pc, #204]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	43da      	mvns	r2, r3
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4013      	ands	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	2380      	movs	r3, #128	@ 0x80
 8001f20:	035b      	lsls	r3, r3, #13
 8001f22:	4013      	ands	r3, r2
 8001f24:	d003      	beq.n	8001f2e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001f34:	4b28      	ldr	r3, [pc, #160]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	43da      	mvns	r2, r3
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	4013      	ands	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685a      	ldr	r2, [r3, #4]
 8001f48:	2380      	movs	r3, #128	@ 0x80
 8001f4a:	039b      	lsls	r3, r3, #14
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d003      	beq.n	8001f58 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f58:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f5e:	4a1e      	ldr	r2, [pc, #120]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001f60:	2384      	movs	r3, #132	@ 0x84
 8001f62:	58d3      	ldr	r3, [r2, r3]
 8001f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	43da      	mvns	r2, r3
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	2380      	movs	r3, #128	@ 0x80
 8001f76:	029b      	lsls	r3, r3, #10
 8001f78:	4013      	ands	r3, r2
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f84:	4914      	ldr	r1, [pc, #80]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001f86:	2284      	movs	r2, #132	@ 0x84
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001f8c:	4a12      	ldr	r2, [pc, #72]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001f8e:	2380      	movs	r3, #128	@ 0x80
 8001f90:	58d3      	ldr	r3, [r2, r3]
 8001f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	43da      	mvns	r2, r3
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685a      	ldr	r2, [r3, #4]
 8001fa2:	2380      	movs	r3, #128	@ 0x80
 8001fa4:	025b      	lsls	r3, r3, #9
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d003      	beq.n	8001fb2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fb2:	4909      	ldr	r1, [pc, #36]	@ (8001fd8 <HAL_GPIO_Init+0x2b8>)
 8001fb4:	2280      	movs	r2, #128	@ 0x80
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	40da      	lsrs	r2, r3
 8001fc8:	1e13      	subs	r3, r2, #0
 8001fca:	d000      	beq.n	8001fce <HAL_GPIO_Init+0x2ae>
 8001fcc:	e6b0      	b.n	8001d30 <HAL_GPIO_Init+0x10>
  }
}
 8001fce:	46c0      	nop			@ (mov r8, r8)
 8001fd0:	46c0      	nop			@ (mov r8, r8)
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b006      	add	sp, #24
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40021800 	.word	0x40021800
 8001fdc:	50000400 	.word	0x50000400
 8001fe0:	50000800 	.word	0x50000800
 8001fe4:	50000c00 	.word	0x50000c00

08001fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	0008      	movs	r0, r1
 8001ff2:	0011      	movs	r1, r2
 8001ff4:	1cbb      	adds	r3, r7, #2
 8001ff6:	1c02      	adds	r2, r0, #0
 8001ff8:	801a      	strh	r2, [r3, #0]
 8001ffa:	1c7b      	adds	r3, r7, #1
 8001ffc:	1c0a      	adds	r2, r1, #0
 8001ffe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002000:	1c7b      	adds	r3, r7, #1
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d004      	beq.n	8002012 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002008:	1cbb      	adds	r3, r7, #2
 800200a:	881a      	ldrh	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002010:	e003      	b.n	800201a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002012:	1cbb      	adds	r3, r7, #2
 8002014:	881a      	ldrh	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800201a:	46c0      	nop			@ (mov r8, r8)
 800201c:	46bd      	mov	sp, r7
 800201e:	b002      	add	sp, #8
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800202c:	4b19      	ldr	r3, [pc, #100]	@ (8002094 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a19      	ldr	r2, [pc, #100]	@ (8002098 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002032:	4013      	ands	r3, r2
 8002034:	0019      	movs	r1, r3
 8002036:	4b17      	ldr	r3, [pc, #92]	@ (8002094 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	430a      	orrs	r2, r1
 800203c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	2380      	movs	r3, #128	@ 0x80
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	429a      	cmp	r2, r3
 8002046:	d11f      	bne.n	8002088 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002048:	4b14      	ldr	r3, [pc, #80]	@ (800209c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	0013      	movs	r3, r2
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	189b      	adds	r3, r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4912      	ldr	r1, [pc, #72]	@ (80020a0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002056:	0018      	movs	r0, r3
 8002058:	f7fe f854 	bl	8000104 <__udivsi3>
 800205c:	0003      	movs	r3, r0
 800205e:	3301      	adds	r3, #1
 8002060:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002062:	e008      	b.n	8002076 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	3b01      	subs	r3, #1
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	e001      	b.n	8002076 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e009      	b.n	800208a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002076:	4b07      	ldr	r3, [pc, #28]	@ (8002094 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002078:	695a      	ldr	r2, [r3, #20]
 800207a:	2380      	movs	r3, #128	@ 0x80
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	401a      	ands	r2, r3
 8002080:	2380      	movs	r3, #128	@ 0x80
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	429a      	cmp	r2, r3
 8002086:	d0ed      	beq.n	8002064 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	0018      	movs	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	b004      	add	sp, #16
 8002090:	bd80      	pop	{r7, pc}
 8002092:	46c0      	nop			@ (mov r8, r8)
 8002094:	40007000 	.word	0x40007000
 8002098:	fffff9ff 	.word	0xfffff9ff
 800209c:	20000024 	.word	0x20000024
 80020a0:	000f4240 	.word	0x000f4240

080020a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b088      	sub	sp, #32
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e2fe      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2201      	movs	r2, #1
 80020bc:	4013      	ands	r3, r2
 80020be:	d100      	bne.n	80020c2 <HAL_RCC_OscConfig+0x1e>
 80020c0:	e07c      	b.n	80021bc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c2:	4bc3      	ldr	r3, [pc, #780]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	2238      	movs	r2, #56	@ 0x38
 80020c8:	4013      	ands	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020cc:	4bc0      	ldr	r3, [pc, #768]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	2203      	movs	r2, #3
 80020d2:	4013      	ands	r3, r2
 80020d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2b10      	cmp	r3, #16
 80020da:	d102      	bne.n	80020e2 <HAL_RCC_OscConfig+0x3e>
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	2b03      	cmp	r3, #3
 80020e0:	d002      	beq.n	80020e8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d10b      	bne.n	8002100 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e8:	4bb9      	ldr	r3, [pc, #740]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2380      	movs	r3, #128	@ 0x80
 80020ee:	029b      	lsls	r3, r3, #10
 80020f0:	4013      	ands	r3, r2
 80020f2:	d062      	beq.n	80021ba <HAL_RCC_OscConfig+0x116>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d15e      	bne.n	80021ba <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e2d9      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685a      	ldr	r2, [r3, #4]
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	025b      	lsls	r3, r3, #9
 8002108:	429a      	cmp	r2, r3
 800210a:	d107      	bne.n	800211c <HAL_RCC_OscConfig+0x78>
 800210c:	4bb0      	ldr	r3, [pc, #704]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	4baf      	ldr	r3, [pc, #700]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002112:	2180      	movs	r1, #128	@ 0x80
 8002114:	0249      	lsls	r1, r1, #9
 8002116:	430a      	orrs	r2, r1
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	e020      	b.n	800215e <HAL_RCC_OscConfig+0xba>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	23a0      	movs	r3, #160	@ 0xa0
 8002122:	02db      	lsls	r3, r3, #11
 8002124:	429a      	cmp	r2, r3
 8002126:	d10e      	bne.n	8002146 <HAL_RCC_OscConfig+0xa2>
 8002128:	4ba9      	ldr	r3, [pc, #676]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	4ba8      	ldr	r3, [pc, #672]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800212e:	2180      	movs	r1, #128	@ 0x80
 8002130:	02c9      	lsls	r1, r1, #11
 8002132:	430a      	orrs	r2, r1
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	4ba6      	ldr	r3, [pc, #664]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	4ba5      	ldr	r3, [pc, #660]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800213c:	2180      	movs	r1, #128	@ 0x80
 800213e:	0249      	lsls	r1, r1, #9
 8002140:	430a      	orrs	r2, r1
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	e00b      	b.n	800215e <HAL_RCC_OscConfig+0xba>
 8002146:	4ba2      	ldr	r3, [pc, #648]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	4ba1      	ldr	r3, [pc, #644]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800214c:	49a1      	ldr	r1, [pc, #644]	@ (80023d4 <HAL_RCC_OscConfig+0x330>)
 800214e:	400a      	ands	r2, r1
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	4b9f      	ldr	r3, [pc, #636]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	4b9e      	ldr	r3, [pc, #632]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002158:	499f      	ldr	r1, [pc, #636]	@ (80023d8 <HAL_RCC_OscConfig+0x334>)
 800215a:	400a      	ands	r2, r1
 800215c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d014      	beq.n	8002190 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002166:	f7fe fec9 	bl	8000efc <HAL_GetTick>
 800216a:	0003      	movs	r3, r0
 800216c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002170:	f7fe fec4 	bl	8000efc <HAL_GetTick>
 8002174:	0002      	movs	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b64      	cmp	r3, #100	@ 0x64
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e298      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002182:	4b93      	ldr	r3, [pc, #588]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	2380      	movs	r3, #128	@ 0x80
 8002188:	029b      	lsls	r3, r3, #10
 800218a:	4013      	ands	r3, r2
 800218c:	d0f0      	beq.n	8002170 <HAL_RCC_OscConfig+0xcc>
 800218e:	e015      	b.n	80021bc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002190:	f7fe feb4 	bl	8000efc <HAL_GetTick>
 8002194:	0003      	movs	r3, r0
 8002196:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800219a:	f7fe feaf 	bl	8000efc <HAL_GetTick>
 800219e:	0002      	movs	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b64      	cmp	r3, #100	@ 0x64
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e283      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021ac:	4b88      	ldr	r3, [pc, #544]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	2380      	movs	r3, #128	@ 0x80
 80021b2:	029b      	lsls	r3, r3, #10
 80021b4:	4013      	ands	r3, r2
 80021b6:	d1f0      	bne.n	800219a <HAL_RCC_OscConfig+0xf6>
 80021b8:	e000      	b.n	80021bc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ba:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2202      	movs	r2, #2
 80021c2:	4013      	ands	r3, r2
 80021c4:	d100      	bne.n	80021c8 <HAL_RCC_OscConfig+0x124>
 80021c6:	e099      	b.n	80022fc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021c8:	4b81      	ldr	r3, [pc, #516]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2238      	movs	r2, #56	@ 0x38
 80021ce:	4013      	ands	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021d2:	4b7f      	ldr	r3, [pc, #508]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	2203      	movs	r2, #3
 80021d8:	4013      	ands	r3, r2
 80021da:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	2b10      	cmp	r3, #16
 80021e0:	d102      	bne.n	80021e8 <HAL_RCC_OscConfig+0x144>
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d002      	beq.n	80021ee <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d135      	bne.n	800225a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021ee:	4b78      	ldr	r3, [pc, #480]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	2380      	movs	r3, #128	@ 0x80
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	4013      	ands	r3, r2
 80021f8:	d005      	beq.n	8002206 <HAL_RCC_OscConfig+0x162>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e256      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002206:	4b72      	ldr	r3, [pc, #456]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	4a74      	ldr	r2, [pc, #464]	@ (80023dc <HAL_RCC_OscConfig+0x338>)
 800220c:	4013      	ands	r3, r2
 800220e:	0019      	movs	r1, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	021a      	lsls	r2, r3, #8
 8002216:	4b6e      	ldr	r3, [pc, #440]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002218:	430a      	orrs	r2, r1
 800221a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d112      	bne.n	8002248 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002222:	4b6b      	ldr	r3, [pc, #428]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a6e      	ldr	r2, [pc, #440]	@ (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	691a      	ldr	r2, [r3, #16]
 8002230:	4b67      	ldr	r3, [pc, #412]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002232:	430a      	orrs	r2, r1
 8002234:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002236:	4b66      	ldr	r3, [pc, #408]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	0adb      	lsrs	r3, r3, #11
 800223c:	2207      	movs	r2, #7
 800223e:	4013      	ands	r3, r2
 8002240:	4a68      	ldr	r2, [pc, #416]	@ (80023e4 <HAL_RCC_OscConfig+0x340>)
 8002242:	40da      	lsrs	r2, r3
 8002244:	4b68      	ldr	r3, [pc, #416]	@ (80023e8 <HAL_RCC_OscConfig+0x344>)
 8002246:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002248:	4b68      	ldr	r3, [pc, #416]	@ (80023ec <HAL_RCC_OscConfig+0x348>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	0018      	movs	r0, r3
 800224e:	f7fe fdf9 	bl	8000e44 <HAL_InitTick>
 8002252:	1e03      	subs	r3, r0, #0
 8002254:	d051      	beq.n	80022fa <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e22c      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d030      	beq.n	80022c4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002262:	4b5b      	ldr	r3, [pc, #364]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a5e      	ldr	r2, [pc, #376]	@ (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002268:	4013      	ands	r3, r2
 800226a:	0019      	movs	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691a      	ldr	r2, [r3, #16]
 8002270:	4b57      	ldr	r3, [pc, #348]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002272:	430a      	orrs	r2, r1
 8002274:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002276:	4b56      	ldr	r3, [pc, #344]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	4b55      	ldr	r3, [pc, #340]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800227c:	2180      	movs	r1, #128	@ 0x80
 800227e:	0049      	lsls	r1, r1, #1
 8002280:	430a      	orrs	r2, r1
 8002282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002284:	f7fe fe3a 	bl	8000efc <HAL_GetTick>
 8002288:	0003      	movs	r3, r0
 800228a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800228e:	f7fe fe35 	bl	8000efc <HAL_GetTick>
 8002292:	0002      	movs	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e209      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022a0:	4b4b      	ldr	r3, [pc, #300]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	2380      	movs	r3, #128	@ 0x80
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	4013      	ands	r3, r2
 80022aa:	d0f0      	beq.n	800228e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ac:	4b48      	ldr	r3, [pc, #288]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	4a4a      	ldr	r2, [pc, #296]	@ (80023dc <HAL_RCC_OscConfig+0x338>)
 80022b2:	4013      	ands	r3, r2
 80022b4:	0019      	movs	r1, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	021a      	lsls	r2, r3, #8
 80022bc:	4b44      	ldr	r3, [pc, #272]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80022be:	430a      	orrs	r2, r1
 80022c0:	605a      	str	r2, [r3, #4]
 80022c2:	e01b      	b.n	80022fc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80022c4:	4b42      	ldr	r3, [pc, #264]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b41      	ldr	r3, [pc, #260]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80022ca:	4949      	ldr	r1, [pc, #292]	@ (80023f0 <HAL_RCC_OscConfig+0x34c>)
 80022cc:	400a      	ands	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d0:	f7fe fe14 	bl	8000efc <HAL_GetTick>
 80022d4:	0003      	movs	r3, r0
 80022d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022da:	f7fe fe0f 	bl	8000efc <HAL_GetTick>
 80022de:	0002      	movs	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e1e3      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022ec:	4b38      	ldr	r3, [pc, #224]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	2380      	movs	r3, #128	@ 0x80
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4013      	ands	r3, r2
 80022f6:	d1f0      	bne.n	80022da <HAL_RCC_OscConfig+0x236>
 80022f8:	e000      	b.n	80022fc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022fa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2208      	movs	r2, #8
 8002302:	4013      	ands	r3, r2
 8002304:	d047      	beq.n	8002396 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002306:	4b32      	ldr	r3, [pc, #200]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2238      	movs	r2, #56	@ 0x38
 800230c:	4013      	ands	r3, r2
 800230e:	2b18      	cmp	r3, #24
 8002310:	d10a      	bne.n	8002328 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002312:	4b2f      	ldr	r3, [pc, #188]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002316:	2202      	movs	r2, #2
 8002318:	4013      	ands	r3, r2
 800231a:	d03c      	beq.n	8002396 <HAL_RCC_OscConfig+0x2f2>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d138      	bne.n	8002396 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e1c5      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d019      	beq.n	8002364 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002330:	4b27      	ldr	r3, [pc, #156]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002332:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002334:	4b26      	ldr	r3, [pc, #152]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002336:	2101      	movs	r1, #1
 8002338:	430a      	orrs	r2, r1
 800233a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233c:	f7fe fdde 	bl	8000efc <HAL_GetTick>
 8002340:	0003      	movs	r3, r0
 8002342:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002346:	f7fe fdd9 	bl	8000efc <HAL_GetTick>
 800234a:	0002      	movs	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e1ad      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002358:	4b1d      	ldr	r3, [pc, #116]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800235a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800235c:	2202      	movs	r2, #2
 800235e:	4013      	ands	r3, r2
 8002360:	d0f1      	beq.n	8002346 <HAL_RCC_OscConfig+0x2a2>
 8002362:	e018      	b.n	8002396 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002364:	4b1a      	ldr	r3, [pc, #104]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 8002366:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002368:	4b19      	ldr	r3, [pc, #100]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800236a:	2101      	movs	r1, #1
 800236c:	438a      	bics	r2, r1
 800236e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002370:	f7fe fdc4 	bl	8000efc <HAL_GetTick>
 8002374:	0003      	movs	r3, r0
 8002376:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002378:	e008      	b.n	800238c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800237a:	f7fe fdbf 	bl	8000efc <HAL_GetTick>
 800237e:	0002      	movs	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e193      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800238c:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 800238e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002390:	2202      	movs	r2, #2
 8002392:	4013      	ands	r3, r2
 8002394:	d1f1      	bne.n	800237a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2204      	movs	r2, #4
 800239c:	4013      	ands	r3, r2
 800239e:	d100      	bne.n	80023a2 <HAL_RCC_OscConfig+0x2fe>
 80023a0:	e0c6      	b.n	8002530 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023a2:	231f      	movs	r3, #31
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80023aa:	4b09      	ldr	r3, [pc, #36]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	2238      	movs	r2, #56	@ 0x38
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b20      	cmp	r3, #32
 80023b4:	d11e      	bne.n	80023f4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80023b6:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <HAL_RCC_OscConfig+0x32c>)
 80023b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ba:	2202      	movs	r2, #2
 80023bc:	4013      	ands	r3, r2
 80023be:	d100      	bne.n	80023c2 <HAL_RCC_OscConfig+0x31e>
 80023c0:	e0b6      	b.n	8002530 <HAL_RCC_OscConfig+0x48c>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d000      	beq.n	80023cc <HAL_RCC_OscConfig+0x328>
 80023ca:	e0b1      	b.n	8002530 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e171      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
 80023d0:	40021000 	.word	0x40021000
 80023d4:	fffeffff 	.word	0xfffeffff
 80023d8:	fffbffff 	.word	0xfffbffff
 80023dc:	ffff80ff 	.word	0xffff80ff
 80023e0:	ffffc7ff 	.word	0xffffc7ff
 80023e4:	00f42400 	.word	0x00f42400
 80023e8:	20000024 	.word	0x20000024
 80023ec:	20000028 	.word	0x20000028
 80023f0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80023f4:	4bb1      	ldr	r3, [pc, #708]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80023f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023f8:	2380      	movs	r3, #128	@ 0x80
 80023fa:	055b      	lsls	r3, r3, #21
 80023fc:	4013      	ands	r3, r2
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_OscConfig+0x360>
 8002400:	2301      	movs	r3, #1
 8002402:	e000      	b.n	8002406 <HAL_RCC_OscConfig+0x362>
 8002404:	2300      	movs	r3, #0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d011      	beq.n	800242e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800240a:	4bac      	ldr	r3, [pc, #688]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800240c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800240e:	4bab      	ldr	r3, [pc, #684]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002410:	2180      	movs	r1, #128	@ 0x80
 8002412:	0549      	lsls	r1, r1, #21
 8002414:	430a      	orrs	r2, r1
 8002416:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002418:	4ba8      	ldr	r3, [pc, #672]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800241a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	055b      	lsls	r3, r3, #21
 8002420:	4013      	ands	r3, r2
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002426:	231f      	movs	r3, #31
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	2201      	movs	r2, #1
 800242c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800242e:	4ba4      	ldr	r3, [pc, #656]	@ (80026c0 <HAL_RCC_OscConfig+0x61c>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	2380      	movs	r3, #128	@ 0x80
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	4013      	ands	r3, r2
 8002438:	d11a      	bne.n	8002470 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800243a:	4ba1      	ldr	r3, [pc, #644]	@ (80026c0 <HAL_RCC_OscConfig+0x61c>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	4ba0      	ldr	r3, [pc, #640]	@ (80026c0 <HAL_RCC_OscConfig+0x61c>)
 8002440:	2180      	movs	r1, #128	@ 0x80
 8002442:	0049      	lsls	r1, r1, #1
 8002444:	430a      	orrs	r2, r1
 8002446:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002448:	f7fe fd58 	bl	8000efc <HAL_GetTick>
 800244c:	0003      	movs	r3, r0
 800244e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002452:	f7fe fd53 	bl	8000efc <HAL_GetTick>
 8002456:	0002      	movs	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e127      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002464:	4b96      	ldr	r3, [pc, #600]	@ (80026c0 <HAL_RCC_OscConfig+0x61c>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	2380      	movs	r3, #128	@ 0x80
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	4013      	ands	r3, r2
 800246e:	d0f0      	beq.n	8002452 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d106      	bne.n	8002486 <HAL_RCC_OscConfig+0x3e2>
 8002478:	4b90      	ldr	r3, [pc, #576]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800247a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800247c:	4b8f      	ldr	r3, [pc, #572]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800247e:	2101      	movs	r1, #1
 8002480:	430a      	orrs	r2, r1
 8002482:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002484:	e01c      	b.n	80024c0 <HAL_RCC_OscConfig+0x41c>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	2b05      	cmp	r3, #5
 800248c:	d10c      	bne.n	80024a8 <HAL_RCC_OscConfig+0x404>
 800248e:	4b8b      	ldr	r3, [pc, #556]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002490:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002492:	4b8a      	ldr	r3, [pc, #552]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002494:	2104      	movs	r1, #4
 8002496:	430a      	orrs	r2, r1
 8002498:	65da      	str	r2, [r3, #92]	@ 0x5c
 800249a:	4b88      	ldr	r3, [pc, #544]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800249c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800249e:	4b87      	ldr	r3, [pc, #540]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80024a0:	2101      	movs	r1, #1
 80024a2:	430a      	orrs	r2, r1
 80024a4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80024a6:	e00b      	b.n	80024c0 <HAL_RCC_OscConfig+0x41c>
 80024a8:	4b84      	ldr	r3, [pc, #528]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80024aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80024ac:	4b83      	ldr	r3, [pc, #524]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80024ae:	2101      	movs	r1, #1
 80024b0:	438a      	bics	r2, r1
 80024b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80024b4:	4b81      	ldr	r3, [pc, #516]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80024b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80024b8:	4b80      	ldr	r3, [pc, #512]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80024ba:	2104      	movs	r1, #4
 80024bc:	438a      	bics	r2, r1
 80024be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d014      	beq.n	80024f2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c8:	f7fe fd18 	bl	8000efc <HAL_GetTick>
 80024cc:	0003      	movs	r3, r0
 80024ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024d0:	e009      	b.n	80024e6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d2:	f7fe fd13 	bl	8000efc <HAL_GetTick>
 80024d6:	0002      	movs	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	4a79      	ldr	r2, [pc, #484]	@ (80026c4 <HAL_RCC_OscConfig+0x620>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e0e6      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e6:	4b75      	ldr	r3, [pc, #468]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80024e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ea:	2202      	movs	r2, #2
 80024ec:	4013      	ands	r3, r2
 80024ee:	d0f0      	beq.n	80024d2 <HAL_RCC_OscConfig+0x42e>
 80024f0:	e013      	b.n	800251a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f2:	f7fe fd03 	bl	8000efc <HAL_GetTick>
 80024f6:	0003      	movs	r3, r0
 80024f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024fa:	e009      	b.n	8002510 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fc:	f7fe fcfe 	bl	8000efc <HAL_GetTick>
 8002500:	0002      	movs	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	4a6f      	ldr	r2, [pc, #444]	@ (80026c4 <HAL_RCC_OscConfig+0x620>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e0d1      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002510:	4b6a      	ldr	r3, [pc, #424]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002514:	2202      	movs	r2, #2
 8002516:	4013      	ands	r3, r2
 8002518:	d1f0      	bne.n	80024fc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800251a:	231f      	movs	r3, #31
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d105      	bne.n	8002530 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002524:	4b65      	ldr	r3, [pc, #404]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002526:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002528:	4b64      	ldr	r3, [pc, #400]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800252a:	4967      	ldr	r1, [pc, #412]	@ (80026c8 <HAL_RCC_OscConfig+0x624>)
 800252c:	400a      	ands	r2, r1
 800252e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d100      	bne.n	800253a <HAL_RCC_OscConfig+0x496>
 8002538:	e0bb      	b.n	80026b2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800253a:	4b60      	ldr	r3, [pc, #384]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2238      	movs	r2, #56	@ 0x38
 8002540:	4013      	ands	r3, r2
 8002542:	2b10      	cmp	r3, #16
 8002544:	d100      	bne.n	8002548 <HAL_RCC_OscConfig+0x4a4>
 8002546:	e07b      	b.n	8002640 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d156      	bne.n	80025fe <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002550:	4b5a      	ldr	r3, [pc, #360]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b59      	ldr	r3, [pc, #356]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002556:	495d      	ldr	r1, [pc, #372]	@ (80026cc <HAL_RCC_OscConfig+0x628>)
 8002558:	400a      	ands	r2, r1
 800255a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255c:	f7fe fcce 	bl	8000efc <HAL_GetTick>
 8002560:	0003      	movs	r3, r0
 8002562:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002566:	f7fe fcc9 	bl	8000efc <HAL_GetTick>
 800256a:	0002      	movs	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e09d      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002578:	4b50      	ldr	r3, [pc, #320]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	2380      	movs	r3, #128	@ 0x80
 800257e:	049b      	lsls	r3, r3, #18
 8002580:	4013      	ands	r3, r2
 8002582:	d1f0      	bne.n	8002566 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002584:	4b4d      	ldr	r3, [pc, #308]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	4a51      	ldr	r2, [pc, #324]	@ (80026d0 <HAL_RCC_OscConfig+0x62c>)
 800258a:	4013      	ands	r3, r2
 800258c:	0019      	movs	r1, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a1a      	ldr	r2, [r3, #32]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002596:	431a      	orrs	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259c:	021b      	lsls	r3, r3, #8
 800259e:	431a      	orrs	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a4:	431a      	orrs	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025b0:	431a      	orrs	r2, r3
 80025b2:	4b42      	ldr	r3, [pc, #264]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80025b4:	430a      	orrs	r2, r1
 80025b6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025b8:	4b40      	ldr	r3, [pc, #256]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4b3f      	ldr	r3, [pc, #252]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80025be:	2180      	movs	r1, #128	@ 0x80
 80025c0:	0449      	lsls	r1, r1, #17
 80025c2:	430a      	orrs	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80025c6:	4b3d      	ldr	r3, [pc, #244]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	4b3c      	ldr	r3, [pc, #240]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80025cc:	2180      	movs	r1, #128	@ 0x80
 80025ce:	0549      	lsls	r1, r1, #21
 80025d0:	430a      	orrs	r2, r1
 80025d2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d4:	f7fe fc92 	bl	8000efc <HAL_GetTick>
 80025d8:	0003      	movs	r3, r0
 80025da:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025de:	f7fe fc8d 	bl	8000efc <HAL_GetTick>
 80025e2:	0002      	movs	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e061      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f0:	4b32      	ldr	r3, [pc, #200]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2380      	movs	r3, #128	@ 0x80
 80025f6:	049b      	lsls	r3, r3, #18
 80025f8:	4013      	ands	r3, r2
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x53a>
 80025fc:	e059      	b.n	80026b2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025fe:	4b2f      	ldr	r3, [pc, #188]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4b2e      	ldr	r3, [pc, #184]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002604:	4931      	ldr	r1, [pc, #196]	@ (80026cc <HAL_RCC_OscConfig+0x628>)
 8002606:	400a      	ands	r2, r1
 8002608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260a:	f7fe fc77 	bl	8000efc <HAL_GetTick>
 800260e:	0003      	movs	r3, r0
 8002610:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002614:	f7fe fc72 	bl	8000efc <HAL_GetTick>
 8002618:	0002      	movs	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e046      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002626:	4b25      	ldr	r3, [pc, #148]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	2380      	movs	r3, #128	@ 0x80
 800262c:	049b      	lsls	r3, r3, #18
 800262e:	4013      	ands	r3, r2
 8002630:	d1f0      	bne.n	8002614 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002632:	4b22      	ldr	r3, [pc, #136]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	4b21      	ldr	r3, [pc, #132]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 8002638:	4926      	ldr	r1, [pc, #152]	@ (80026d4 <HAL_RCC_OscConfig+0x630>)
 800263a:	400a      	ands	r2, r1
 800263c:	60da      	str	r2, [r3, #12]
 800263e:	e038      	b.n	80026b2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d101      	bne.n	800264c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e033      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800264c:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <HAL_RCC_OscConfig+0x618>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2203      	movs	r2, #3
 8002656:	401a      	ands	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	429a      	cmp	r2, r3
 800265e:	d126      	bne.n	80026ae <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	2270      	movs	r2, #112	@ 0x70
 8002664:	401a      	ands	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800266a:	429a      	cmp	r2, r3
 800266c:	d11f      	bne.n	80026ae <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	23fe      	movs	r3, #254	@ 0xfe
 8002672:	01db      	lsls	r3, r3, #7
 8002674:	401a      	ands	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800267c:	429a      	cmp	r2, r3
 800267e:	d116      	bne.n	80026ae <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	23f8      	movs	r3, #248	@ 0xf8
 8002684:	039b      	lsls	r3, r3, #14
 8002686:	401a      	ands	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800268c:	429a      	cmp	r2, r3
 800268e:	d10e      	bne.n	80026ae <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	23e0      	movs	r3, #224	@ 0xe0
 8002694:	051b      	lsls	r3, r3, #20
 8002696:	401a      	ands	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800269c:	429a      	cmp	r2, r3
 800269e:	d106      	bne.n	80026ae <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	0f5b      	lsrs	r3, r3, #29
 80026a4:	075a      	lsls	r2, r3, #29
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d001      	beq.n	80026b2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e000      	b.n	80026b4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	0018      	movs	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b008      	add	sp, #32
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40007000 	.word	0x40007000
 80026c4:	00001388 	.word	0x00001388
 80026c8:	efffffff 	.word	0xefffffff
 80026cc:	feffffff 	.word	0xfeffffff
 80026d0:	11c1808c 	.word	0x11c1808c
 80026d4:	eefefffc 	.word	0xeefefffc

080026d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d101      	bne.n	80026ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e0e9      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026ec:	4b76      	ldr	r3, [pc, #472]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2207      	movs	r2, #7
 80026f2:	4013      	ands	r3, r2
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d91e      	bls.n	8002738 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fa:	4b73      	ldr	r3, [pc, #460]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2207      	movs	r2, #7
 8002700:	4393      	bics	r3, r2
 8002702:	0019      	movs	r1, r3
 8002704:	4b70      	ldr	r3, [pc, #448]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800270c:	f7fe fbf6 	bl	8000efc <HAL_GetTick>
 8002710:	0003      	movs	r3, r0
 8002712:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002714:	e009      	b.n	800272a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002716:	f7fe fbf1 	bl	8000efc <HAL_GetTick>
 800271a:	0002      	movs	r2, r0
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	4a6a      	ldr	r2, [pc, #424]	@ (80028cc <HAL_RCC_ClockConfig+0x1f4>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d901      	bls.n	800272a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e0ca      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800272a:	4b67      	ldr	r3, [pc, #412]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2207      	movs	r2, #7
 8002730:	4013      	ands	r3, r2
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d1ee      	bne.n	8002716 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2202      	movs	r2, #2
 800273e:	4013      	ands	r3, r2
 8002740:	d015      	beq.n	800276e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2204      	movs	r2, #4
 8002748:	4013      	ands	r3, r2
 800274a:	d006      	beq.n	800275a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800274c:	4b60      	ldr	r3, [pc, #384]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	4b5f      	ldr	r3, [pc, #380]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002752:	21e0      	movs	r1, #224	@ 0xe0
 8002754:	01c9      	lsls	r1, r1, #7
 8002756:	430a      	orrs	r2, r1
 8002758:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800275a:	4b5d      	ldr	r3, [pc, #372]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	4a5d      	ldr	r2, [pc, #372]	@ (80028d4 <HAL_RCC_ClockConfig+0x1fc>)
 8002760:	4013      	ands	r3, r2
 8002762:	0019      	movs	r1, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	4b59      	ldr	r3, [pc, #356]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 800276a:	430a      	orrs	r2, r1
 800276c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2201      	movs	r2, #1
 8002774:	4013      	ands	r3, r2
 8002776:	d057      	beq.n	8002828 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d107      	bne.n	8002790 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002780:	4b53      	ldr	r3, [pc, #332]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	2380      	movs	r3, #128	@ 0x80
 8002786:	029b      	lsls	r3, r3, #10
 8002788:	4013      	ands	r3, r2
 800278a:	d12b      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e097      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	2b02      	cmp	r3, #2
 8002796:	d107      	bne.n	80027a8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002798:	4b4d      	ldr	r3, [pc, #308]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	2380      	movs	r3, #128	@ 0x80
 800279e:	049b      	lsls	r3, r3, #18
 80027a0:	4013      	ands	r3, r2
 80027a2:	d11f      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e08b      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d107      	bne.n	80027c0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027b0:	4b47      	ldr	r3, [pc, #284]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	2380      	movs	r3, #128	@ 0x80
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	4013      	ands	r3, r2
 80027ba:	d113      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e07f      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	2b03      	cmp	r3, #3
 80027c6:	d106      	bne.n	80027d6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027c8:	4b41      	ldr	r3, [pc, #260]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 80027ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027cc:	2202      	movs	r2, #2
 80027ce:	4013      	ands	r3, r2
 80027d0:	d108      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e074      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027d6:	4b3e      	ldr	r3, [pc, #248]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 80027d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027da:	2202      	movs	r2, #2
 80027dc:	4013      	ands	r3, r2
 80027de:	d101      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e06d      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027e4:	4b3a      	ldr	r3, [pc, #232]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2207      	movs	r2, #7
 80027ea:	4393      	bics	r3, r2
 80027ec:	0019      	movs	r1, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	4b37      	ldr	r3, [pc, #220]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 80027f4:	430a      	orrs	r2, r1
 80027f6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f8:	f7fe fb80 	bl	8000efc <HAL_GetTick>
 80027fc:	0003      	movs	r3, r0
 80027fe:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002800:	e009      	b.n	8002816 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002802:	f7fe fb7b 	bl	8000efc <HAL_GetTick>
 8002806:	0002      	movs	r2, r0
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	4a2f      	ldr	r2, [pc, #188]	@ (80028cc <HAL_RCC_ClockConfig+0x1f4>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e054      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002816:	4b2e      	ldr	r3, [pc, #184]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	2238      	movs	r2, #56	@ 0x38
 800281c:	401a      	ands	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	00db      	lsls	r3, r3, #3
 8002824:	429a      	cmp	r2, r3
 8002826:	d1ec      	bne.n	8002802 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002828:	4b27      	ldr	r3, [pc, #156]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2207      	movs	r2, #7
 800282e:	4013      	ands	r3, r2
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d21e      	bcs.n	8002874 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002836:	4b24      	ldr	r3, [pc, #144]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2207      	movs	r2, #7
 800283c:	4393      	bics	r3, r2
 800283e:	0019      	movs	r1, r3
 8002840:	4b21      	ldr	r3, [pc, #132]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002848:	f7fe fb58 	bl	8000efc <HAL_GetTick>
 800284c:	0003      	movs	r3, r0
 800284e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002850:	e009      	b.n	8002866 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002852:	f7fe fb53 	bl	8000efc <HAL_GetTick>
 8002856:	0002      	movs	r2, r0
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	4a1b      	ldr	r2, [pc, #108]	@ (80028cc <HAL_RCC_ClockConfig+0x1f4>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e02c      	b.n	80028c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002866:	4b18      	ldr	r3, [pc, #96]	@ (80028c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2207      	movs	r2, #7
 800286c:	4013      	ands	r3, r2
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d1ee      	bne.n	8002852 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2204      	movs	r2, #4
 800287a:	4013      	ands	r3, r2
 800287c:	d009      	beq.n	8002892 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800287e:	4b14      	ldr	r3, [pc, #80]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	4a15      	ldr	r2, [pc, #84]	@ (80028d8 <HAL_RCC_ClockConfig+0x200>)
 8002884:	4013      	ands	r3, r2
 8002886:	0019      	movs	r1, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	68da      	ldr	r2, [r3, #12]
 800288c:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 800288e:	430a      	orrs	r2, r1
 8002890:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002892:	f000 f829 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8002896:	0001      	movs	r1, r0
 8002898:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <HAL_RCC_ClockConfig+0x1f8>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	0a1b      	lsrs	r3, r3, #8
 800289e:	220f      	movs	r2, #15
 80028a0:	401a      	ands	r2, r3
 80028a2:	4b0e      	ldr	r3, [pc, #56]	@ (80028dc <HAL_RCC_ClockConfig+0x204>)
 80028a4:	0092      	lsls	r2, r2, #2
 80028a6:	58d3      	ldr	r3, [r2, r3]
 80028a8:	221f      	movs	r2, #31
 80028aa:	4013      	ands	r3, r2
 80028ac:	000a      	movs	r2, r1
 80028ae:	40da      	lsrs	r2, r3
 80028b0:	4b0b      	ldr	r3, [pc, #44]	@ (80028e0 <HAL_RCC_ClockConfig+0x208>)
 80028b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80028b4:	4b0b      	ldr	r3, [pc, #44]	@ (80028e4 <HAL_RCC_ClockConfig+0x20c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	0018      	movs	r0, r3
 80028ba:	f7fe fac3 	bl	8000e44 <HAL_InitTick>
 80028be:	0003      	movs	r3, r0
}
 80028c0:	0018      	movs	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	b004      	add	sp, #16
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40022000 	.word	0x40022000
 80028cc:	00001388 	.word	0x00001388
 80028d0:	40021000 	.word	0x40021000
 80028d4:	fffff0ff 	.word	0xfffff0ff
 80028d8:	ffff8fff 	.word	0xffff8fff
 80028dc:	0800422c 	.word	0x0800422c
 80028e0:	20000024 	.word	0x20000024
 80028e4:	20000028 	.word	0x20000028

080028e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ee:	4b3c      	ldr	r3, [pc, #240]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	2238      	movs	r2, #56	@ 0x38
 80028f4:	4013      	ands	r3, r2
 80028f6:	d10f      	bne.n	8002918 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80028f8:	4b39      	ldr	r3, [pc, #228]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	0adb      	lsrs	r3, r3, #11
 80028fe:	2207      	movs	r2, #7
 8002900:	4013      	ands	r3, r2
 8002902:	2201      	movs	r2, #1
 8002904:	409a      	lsls	r2, r3
 8002906:	0013      	movs	r3, r2
 8002908:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800290a:	6839      	ldr	r1, [r7, #0]
 800290c:	4835      	ldr	r0, [pc, #212]	@ (80029e4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800290e:	f7fd fbf9 	bl	8000104 <__udivsi3>
 8002912:	0003      	movs	r3, r0
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	e05d      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002918:	4b31      	ldr	r3, [pc, #196]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	2238      	movs	r2, #56	@ 0x38
 800291e:	4013      	ands	r3, r2
 8002920:	2b08      	cmp	r3, #8
 8002922:	d102      	bne.n	800292a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002924:	4b30      	ldr	r3, [pc, #192]	@ (80029e8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	e054      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800292a:	4b2d      	ldr	r3, [pc, #180]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2238      	movs	r2, #56	@ 0x38
 8002930:	4013      	ands	r3, r2
 8002932:	2b10      	cmp	r3, #16
 8002934:	d138      	bne.n	80029a8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002936:	4b2a      	ldr	r3, [pc, #168]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	2203      	movs	r2, #3
 800293c:	4013      	ands	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002940:	4b27      	ldr	r3, [pc, #156]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	091b      	lsrs	r3, r3, #4
 8002946:	2207      	movs	r2, #7
 8002948:	4013      	ands	r3, r2
 800294a:	3301      	adds	r3, #1
 800294c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2b03      	cmp	r3, #3
 8002952:	d10d      	bne.n	8002970 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002954:	68b9      	ldr	r1, [r7, #8]
 8002956:	4824      	ldr	r0, [pc, #144]	@ (80029e8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002958:	f7fd fbd4 	bl	8000104 <__udivsi3>
 800295c:	0003      	movs	r3, r0
 800295e:	0019      	movs	r1, r3
 8002960:	4b1f      	ldr	r3, [pc, #124]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	0a1b      	lsrs	r3, r3, #8
 8002966:	227f      	movs	r2, #127	@ 0x7f
 8002968:	4013      	ands	r3, r2
 800296a:	434b      	muls	r3, r1
 800296c:	617b      	str	r3, [r7, #20]
        break;
 800296e:	e00d      	b.n	800298c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002970:	68b9      	ldr	r1, [r7, #8]
 8002972:	481c      	ldr	r0, [pc, #112]	@ (80029e4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002974:	f7fd fbc6 	bl	8000104 <__udivsi3>
 8002978:	0003      	movs	r3, r0
 800297a:	0019      	movs	r1, r3
 800297c:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	0a1b      	lsrs	r3, r3, #8
 8002982:	227f      	movs	r2, #127	@ 0x7f
 8002984:	4013      	ands	r3, r2
 8002986:	434b      	muls	r3, r1
 8002988:	617b      	str	r3, [r7, #20]
        break;
 800298a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800298c:	4b14      	ldr	r3, [pc, #80]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	0f5b      	lsrs	r3, r3, #29
 8002992:	2207      	movs	r2, #7
 8002994:	4013      	ands	r3, r2
 8002996:	3301      	adds	r3, #1
 8002998:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	6978      	ldr	r0, [r7, #20]
 800299e:	f7fd fbb1 	bl	8000104 <__udivsi3>
 80029a2:	0003      	movs	r3, r0
 80029a4:	613b      	str	r3, [r7, #16]
 80029a6:	e015      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80029a8:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	2238      	movs	r2, #56	@ 0x38
 80029ae:	4013      	ands	r3, r2
 80029b0:	2b20      	cmp	r3, #32
 80029b2:	d103      	bne.n	80029bc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80029b4:	2380      	movs	r3, #128	@ 0x80
 80029b6:	021b      	lsls	r3, r3, #8
 80029b8:	613b      	str	r3, [r7, #16]
 80029ba:	e00b      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80029bc:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2238      	movs	r2, #56	@ 0x38
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b18      	cmp	r3, #24
 80029c6:	d103      	bne.n	80029d0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80029c8:	23fa      	movs	r3, #250	@ 0xfa
 80029ca:	01db      	lsls	r3, r3, #7
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	e001      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80029d4:	693b      	ldr	r3, [r7, #16]
}
 80029d6:	0018      	movs	r0, r3
 80029d8:	46bd      	mov	sp, r7
 80029da:	b006      	add	sp, #24
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	46c0      	nop			@ (mov r8, r8)
 80029e0:	40021000 	.word	0x40021000
 80029e4:	00f42400 	.word	0x00f42400
 80029e8:	007a1200 	.word	0x007a1200

080029ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80029f4:	2313      	movs	r3, #19
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029fc:	2312      	movs	r3, #18
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	2380      	movs	r3, #128	@ 0x80
 8002a0a:	029b      	lsls	r3, r3, #10
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	d100      	bne.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002a10:	e0a3      	b.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a12:	2011      	movs	r0, #17
 8002a14:	183b      	adds	r3, r7, r0
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a1a:	4bc3      	ldr	r3, [pc, #780]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a1e:	2380      	movs	r3, #128	@ 0x80
 8002a20:	055b      	lsls	r3, r3, #21
 8002a22:	4013      	ands	r3, r2
 8002a24:	d110      	bne.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a26:	4bc0      	ldr	r3, [pc, #768]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a2a:	4bbf      	ldr	r3, [pc, #764]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a2c:	2180      	movs	r1, #128	@ 0x80
 8002a2e:	0549      	lsls	r1, r1, #21
 8002a30:	430a      	orrs	r2, r1
 8002a32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a34:	4bbc      	ldr	r3, [pc, #752]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a38:	2380      	movs	r3, #128	@ 0x80
 8002a3a:	055b      	lsls	r3, r3, #21
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a42:	183b      	adds	r3, r7, r0
 8002a44:	2201      	movs	r2, #1
 8002a46:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a48:	4bb8      	ldr	r3, [pc, #736]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4bb7      	ldr	r3, [pc, #732]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002a4e:	2180      	movs	r1, #128	@ 0x80
 8002a50:	0049      	lsls	r1, r1, #1
 8002a52:	430a      	orrs	r2, r1
 8002a54:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a56:	f7fe fa51 	bl	8000efc <HAL_GetTick>
 8002a5a:	0003      	movs	r3, r0
 8002a5c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a5e:	e00b      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a60:	f7fe fa4c 	bl	8000efc <HAL_GetTick>
 8002a64:	0002      	movs	r2, r0
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d904      	bls.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002a6e:	2313      	movs	r3, #19
 8002a70:	18fb      	adds	r3, r7, r3
 8002a72:	2203      	movs	r2, #3
 8002a74:	701a      	strb	r2, [r3, #0]
        break;
 8002a76:	e005      	b.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a78:	4bac      	ldr	r3, [pc, #688]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	2380      	movs	r3, #128	@ 0x80
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	4013      	ands	r3, r2
 8002a82:	d0ed      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002a84:	2313      	movs	r3, #19
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d154      	bne.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a8e:	4ba6      	ldr	r3, [pc, #664]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002a90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a92:	23c0      	movs	r3, #192	@ 0xc0
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	4013      	ands	r3, r2
 8002a98:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d019      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa4:	697a      	ldr	r2, [r7, #20]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d014      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002aaa:	4b9f      	ldr	r3, [pc, #636]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aae:	4aa0      	ldr	r2, [pc, #640]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ab4:	4b9c      	ldr	r3, [pc, #624]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ab6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ab8:	4b9b      	ldr	r3, [pc, #620]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002aba:	2180      	movs	r1, #128	@ 0x80
 8002abc:	0249      	lsls	r1, r1, #9
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ac2:	4b99      	ldr	r3, [pc, #612]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ac4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ac6:	4b98      	ldr	r3, [pc, #608]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ac8:	499a      	ldr	r1, [pc, #616]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002aca:	400a      	ands	r2, r1
 8002acc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ace:	4b96      	ldr	r3, [pc, #600]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	4013      	ands	r3, r2
 8002ada:	d016      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002adc:	f7fe fa0e 	bl	8000efc <HAL_GetTick>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ae4:	e00c      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae6:	f7fe fa09 	bl	8000efc <HAL_GetTick>
 8002aea:	0002      	movs	r2, r0
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	4a91      	ldr	r2, [pc, #580]	@ (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d904      	bls.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002af6:	2313      	movs	r3, #19
 8002af8:	18fb      	adds	r3, r7, r3
 8002afa:	2203      	movs	r2, #3
 8002afc:	701a      	strb	r2, [r3, #0]
            break;
 8002afe:	e004      	b.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b00:	4b89      	ldr	r3, [pc, #548]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b04:	2202      	movs	r2, #2
 8002b06:	4013      	ands	r3, r2
 8002b08:	d0ed      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002b0a:	2313      	movs	r3, #19
 8002b0c:	18fb      	adds	r3, r7, r3
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10a      	bne.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b14:	4b84      	ldr	r3, [pc, #528]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b18:	4a85      	ldr	r2, [pc, #532]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	0019      	movs	r1, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b22:	4b81      	ldr	r3, [pc, #516]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b24:	430a      	orrs	r2, r1
 8002b26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b28:	e00c      	b.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b2a:	2312      	movs	r3, #18
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	2213      	movs	r2, #19
 8002b30:	18ba      	adds	r2, r7, r2
 8002b32:	7812      	ldrb	r2, [r2, #0]
 8002b34:	701a      	strb	r2, [r3, #0]
 8002b36:	e005      	b.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b38:	2312      	movs	r3, #18
 8002b3a:	18fb      	adds	r3, r7, r3
 8002b3c:	2213      	movs	r2, #19
 8002b3e:	18ba      	adds	r2, r7, r2
 8002b40:	7812      	ldrb	r2, [r2, #0]
 8002b42:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b44:	2311      	movs	r3, #17
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d105      	bne.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b4e:	4b76      	ldr	r3, [pc, #472]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b52:	4b75      	ldr	r3, [pc, #468]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b54:	4979      	ldr	r1, [pc, #484]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002b56:	400a      	ands	r2, r1
 8002b58:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	4013      	ands	r3, r2
 8002b62:	d009      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b64:	4b70      	ldr	r3, [pc, #448]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b68:	2203      	movs	r2, #3
 8002b6a:	4393      	bics	r3, r2
 8002b6c:	0019      	movs	r1, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	4b6d      	ldr	r3, [pc, #436]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b74:	430a      	orrs	r2, r1
 8002b76:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	4013      	ands	r3, r2
 8002b80:	d009      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b82:	4b69      	ldr	r3, [pc, #420]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b86:	220c      	movs	r2, #12
 8002b88:	4393      	bics	r3, r2
 8002b8a:	0019      	movs	r1, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	4b65      	ldr	r3, [pc, #404]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002b92:	430a      	orrs	r2, r1
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2210      	movs	r2, #16
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d009      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ba0:	4b61      	ldr	r3, [pc, #388]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba4:	4a66      	ldr	r2, [pc, #408]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	0019      	movs	r1, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	4b5e      	ldr	r3, [pc, #376]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	2380      	movs	r3, #128	@ 0x80
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	d009      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bc0:	4b59      	ldr	r3, [pc, #356]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc4:	4a5f      	ldr	r2, [pc, #380]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	0019      	movs	r1, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	699a      	ldr	r2, [r3, #24]
 8002bce:	4b56      	ldr	r3, [pc, #344]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	2380      	movs	r3, #128	@ 0x80
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d009      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002be0:	4b51      	ldr	r3, [pc, #324]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	4a58      	ldr	r2, [pc, #352]	@ (8002d48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	0019      	movs	r1, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69da      	ldr	r2, [r3, #28]
 8002bee:	4b4e      	ldr	r3, [pc, #312]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d009      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bfe:	4b4a      	ldr	r3, [pc, #296]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c02:	4a52      	ldr	r2, [pc, #328]	@ (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	0019      	movs	r1, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	691a      	ldr	r2, [r3, #16]
 8002c0c:	4b46      	ldr	r3, [pc, #280]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	2380      	movs	r3, #128	@ 0x80
 8002c18:	01db      	lsls	r3, r3, #7
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d015      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c1e:	4b42      	ldr	r3, [pc, #264]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	0899      	lsrs	r1, r3, #2
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1a      	ldr	r2, [r3, #32]
 8002c2a:	4b3f      	ldr	r3, [pc, #252]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1a      	ldr	r2, [r3, #32]
 8002c34:	2380      	movs	r3, #128	@ 0x80
 8002c36:	05db      	lsls	r3, r3, #23
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d106      	bne.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c3c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	4b39      	ldr	r3, [pc, #228]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c42:	2180      	movs	r1, #128	@ 0x80
 8002c44:	0249      	lsls	r1, r1, #9
 8002c46:	430a      	orrs	r2, r1
 8002c48:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	2380      	movs	r3, #128	@ 0x80
 8002c50:	031b      	lsls	r3, r3, #12
 8002c52:	4013      	ands	r3, r2
 8002c54:	d009      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c56:	4b34      	ldr	r3, [pc, #208]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5a:	2240      	movs	r2, #64	@ 0x40
 8002c5c:	4393      	bics	r3, r2
 8002c5e:	0019      	movs	r1, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c64:	4b30      	ldr	r3, [pc, #192]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c66:	430a      	orrs	r2, r1
 8002c68:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	2380      	movs	r3, #128	@ 0x80
 8002c70:	039b      	lsls	r3, r3, #14
 8002c72:	4013      	ands	r3, r2
 8002c74:	d016      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c76:	4b2c      	ldr	r3, [pc, #176]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c7a:	4a35      	ldr	r2, [pc, #212]	@ (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	0019      	movs	r1, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c84:	4b28      	ldr	r3, [pc, #160]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c86:	430a      	orrs	r2, r1
 8002c88:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c8e:	2380      	movs	r3, #128	@ 0x80
 8002c90:	03db      	lsls	r3, r3, #15
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d106      	bne.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c96:	4b24      	ldr	r3, [pc, #144]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	4b23      	ldr	r3, [pc, #140]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c9c:	2180      	movs	r1, #128	@ 0x80
 8002c9e:	0449      	lsls	r1, r1, #17
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	2380      	movs	r3, #128	@ 0x80
 8002caa:	03db      	lsls	r3, r3, #15
 8002cac:	4013      	ands	r3, r2
 8002cae:	d016      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb4:	4a27      	ldr	r2, [pc, #156]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	0019      	movs	r1, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cc8:	2380      	movs	r3, #128	@ 0x80
 8002cca:	045b      	lsls	r3, r3, #17
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d106      	bne.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002cd0:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	4b14      	ldr	r3, [pc, #80]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cd6:	2180      	movs	r1, #128	@ 0x80
 8002cd8:	0449      	lsls	r1, r1, #17
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	2380      	movs	r3, #128	@ 0x80
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	d016      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002cea:	4b0f      	ldr	r3, [pc, #60]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cee:	4a1a      	ldr	r2, [pc, #104]	@ (8002d58 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	0019      	movs	r1, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	695a      	ldr	r2, [r3, #20]
 8002d02:	2380      	movs	r3, #128	@ 0x80
 8002d04:	01db      	lsls	r3, r3, #7
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d106      	bne.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002d0a:	4b07      	ldr	r3, [pc, #28]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d10:	2180      	movs	r1, #128	@ 0x80
 8002d12:	0249      	lsls	r1, r1, #9
 8002d14:	430a      	orrs	r2, r1
 8002d16:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002d18:	2312      	movs	r3, #18
 8002d1a:	18fb      	adds	r3, r7, r3
 8002d1c:	781b      	ldrb	r3, [r3, #0]
}
 8002d1e:	0018      	movs	r0, r3
 8002d20:	46bd      	mov	sp, r7
 8002d22:	b006      	add	sp, #24
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	46c0      	nop			@ (mov r8, r8)
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40007000 	.word	0x40007000
 8002d30:	fffffcff 	.word	0xfffffcff
 8002d34:	fffeffff 	.word	0xfffeffff
 8002d38:	00001388 	.word	0x00001388
 8002d3c:	efffffff 	.word	0xefffffff
 8002d40:	fffff3ff 	.word	0xfffff3ff
 8002d44:	fff3ffff 	.word	0xfff3ffff
 8002d48:	ffcfffff 	.word	0xffcfffff
 8002d4c:	ffffcfff 	.word	0xffffcfff
 8002d50:	ffbfffff 	.word	0xffbfffff
 8002d54:	feffffff 	.word	0xfeffffff
 8002d58:	ffff3fff 	.word	0xffff3fff

08002d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e04a      	b.n	8002e04 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	223d      	movs	r2, #61	@ 0x3d
 8002d72:	5c9b      	ldrb	r3, [r3, r2]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d107      	bne.n	8002d8a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	223c      	movs	r2, #60	@ 0x3c
 8002d7e:	2100      	movs	r1, #0
 8002d80:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	0018      	movs	r0, r3
 8002d86:	f7fd feef 	bl	8000b68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	223d      	movs	r2, #61	@ 0x3d
 8002d8e:	2102      	movs	r1, #2
 8002d90:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	0019      	movs	r1, r3
 8002d9c:	0010      	movs	r0, r2
 8002d9e:	f000 fcd9 	bl	8003754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2248      	movs	r2, #72	@ 0x48
 8002da6:	2101      	movs	r1, #1
 8002da8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	223e      	movs	r2, #62	@ 0x3e
 8002dae:	2101      	movs	r1, #1
 8002db0:	5499      	strb	r1, [r3, r2]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	223f      	movs	r2, #63	@ 0x3f
 8002db6:	2101      	movs	r1, #1
 8002db8:	5499      	strb	r1, [r3, r2]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2240      	movs	r2, #64	@ 0x40
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	5499      	strb	r1, [r3, r2]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2241      	movs	r2, #65	@ 0x41
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	5499      	strb	r1, [r3, r2]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2242      	movs	r2, #66	@ 0x42
 8002dce:	2101      	movs	r1, #1
 8002dd0:	5499      	strb	r1, [r3, r2]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2243      	movs	r2, #67	@ 0x43
 8002dd6:	2101      	movs	r1, #1
 8002dd8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2244      	movs	r2, #68	@ 0x44
 8002dde:	2101      	movs	r1, #1
 8002de0:	5499      	strb	r1, [r3, r2]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2245      	movs	r2, #69	@ 0x45
 8002de6:	2101      	movs	r1, #1
 8002de8:	5499      	strb	r1, [r3, r2]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2246      	movs	r2, #70	@ 0x46
 8002dee:	2101      	movs	r1, #1
 8002df0:	5499      	strb	r1, [r3, r2]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2247      	movs	r2, #71	@ 0x47
 8002df6:	2101      	movs	r1, #1
 8002df8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	223d      	movs	r2, #61	@ 0x3d
 8002dfe:	2101      	movs	r1, #1
 8002e00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	0018      	movs	r0, r3
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b002      	add	sp, #8
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	223d      	movs	r2, #61	@ 0x3d
 8002e18:	5c9b      	ldrb	r3, [r3, r2]
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d001      	beq.n	8002e24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e042      	b.n	8002eaa <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	223d      	movs	r2, #61	@ 0x3d
 8002e28:	2102      	movs	r1, #2
 8002e2a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2101      	movs	r1, #1
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a1c      	ldr	r2, [pc, #112]	@ (8002eb4 <HAL_TIM_Base_Start_IT+0xa8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d00f      	beq.n	8002e66 <HAL_TIM_Base_Start_IT+0x5a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	2380      	movs	r3, #128	@ 0x80
 8002e4c:	05db      	lsls	r3, r3, #23
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d009      	beq.n	8002e66 <HAL_TIM_Base_Start_IT+0x5a>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a18      	ldr	r2, [pc, #96]	@ (8002eb8 <HAL_TIM_Base_Start_IT+0xac>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d004      	beq.n	8002e66 <HAL_TIM_Base_Start_IT+0x5a>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a16      	ldr	r2, [pc, #88]	@ (8002ebc <HAL_TIM_Base_Start_IT+0xb0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d116      	bne.n	8002e94 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	4a14      	ldr	r2, [pc, #80]	@ (8002ec0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002e6e:	4013      	ands	r3, r2
 8002e70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b06      	cmp	r3, #6
 8002e76:	d016      	beq.n	8002ea6 <HAL_TIM_Base_Start_IT+0x9a>
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	2380      	movs	r3, #128	@ 0x80
 8002e7c:	025b      	lsls	r3, r3, #9
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d011      	beq.n	8002ea6 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e92:	e008      	b.n	8002ea6 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	e000      	b.n	8002ea8 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ea6:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	0018      	movs	r0, r3
 8002eac:	46bd      	mov	sp, r7
 8002eae:	b004      	add	sp, #16
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	46c0      	nop			@ (mov r8, r8)
 8002eb4:	40012c00 	.word	0x40012c00
 8002eb8:	40000400 	.word	0x40000400
 8002ebc:	40014000 	.word	0x40014000
 8002ec0:	00010007 	.word	0x00010007

08002ec4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e04a      	b.n	8002f6c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	223d      	movs	r2, #61	@ 0x3d
 8002eda:	5c9b      	ldrb	r3, [r3, r2]
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d107      	bne.n	8002ef2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	223c      	movs	r2, #60	@ 0x3c
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	0018      	movs	r0, r3
 8002eee:	f000 f841 	bl	8002f74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	223d      	movs	r2, #61	@ 0x3d
 8002ef6:	2102      	movs	r1, #2
 8002ef8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	3304      	adds	r3, #4
 8002f02:	0019      	movs	r1, r3
 8002f04:	0010      	movs	r0, r2
 8002f06:	f000 fc25 	bl	8003754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2248      	movs	r2, #72	@ 0x48
 8002f0e:	2101      	movs	r1, #1
 8002f10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	223e      	movs	r2, #62	@ 0x3e
 8002f16:	2101      	movs	r1, #1
 8002f18:	5499      	strb	r1, [r3, r2]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	223f      	movs	r2, #63	@ 0x3f
 8002f1e:	2101      	movs	r1, #1
 8002f20:	5499      	strb	r1, [r3, r2]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2240      	movs	r2, #64	@ 0x40
 8002f26:	2101      	movs	r1, #1
 8002f28:	5499      	strb	r1, [r3, r2]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2241      	movs	r2, #65	@ 0x41
 8002f2e:	2101      	movs	r1, #1
 8002f30:	5499      	strb	r1, [r3, r2]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2242      	movs	r2, #66	@ 0x42
 8002f36:	2101      	movs	r1, #1
 8002f38:	5499      	strb	r1, [r3, r2]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2243      	movs	r2, #67	@ 0x43
 8002f3e:	2101      	movs	r1, #1
 8002f40:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2244      	movs	r2, #68	@ 0x44
 8002f46:	2101      	movs	r1, #1
 8002f48:	5499      	strb	r1, [r3, r2]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2245      	movs	r2, #69	@ 0x45
 8002f4e:	2101      	movs	r1, #1
 8002f50:	5499      	strb	r1, [r3, r2]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2246      	movs	r2, #70	@ 0x46
 8002f56:	2101      	movs	r1, #1
 8002f58:	5499      	strb	r1, [r3, r2]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2247      	movs	r2, #71	@ 0x47
 8002f5e:	2101      	movs	r1, #1
 8002f60:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	223d      	movs	r2, #61	@ 0x3d
 8002f66:	2101      	movs	r1, #1
 8002f68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b002      	add	sp, #8
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002f7c:	46c0      	nop			@ (mov r8, r8)
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	b002      	add	sp, #8
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d108      	bne.n	8002fa6 <HAL_TIM_PWM_Start+0x22>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	223e      	movs	r2, #62	@ 0x3e
 8002f98:	5c9b      	ldrb	r3, [r3, r2]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	1e5a      	subs	r2, r3, #1
 8002fa0:	4193      	sbcs	r3, r2
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	e037      	b.n	8003016 <HAL_TIM_PWM_Start+0x92>
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2b04      	cmp	r3, #4
 8002faa:	d108      	bne.n	8002fbe <HAL_TIM_PWM_Start+0x3a>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	223f      	movs	r2, #63	@ 0x3f
 8002fb0:	5c9b      	ldrb	r3, [r3, r2]
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	1e5a      	subs	r2, r3, #1
 8002fb8:	4193      	sbcs	r3, r2
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	e02b      	b.n	8003016 <HAL_TIM_PWM_Start+0x92>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d108      	bne.n	8002fd6 <HAL_TIM_PWM_Start+0x52>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2240      	movs	r2, #64	@ 0x40
 8002fc8:	5c9b      	ldrb	r3, [r3, r2]
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	1e5a      	subs	r2, r3, #1
 8002fd0:	4193      	sbcs	r3, r2
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	e01f      	b.n	8003016 <HAL_TIM_PWM_Start+0x92>
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b0c      	cmp	r3, #12
 8002fda:	d108      	bne.n	8002fee <HAL_TIM_PWM_Start+0x6a>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2241      	movs	r2, #65	@ 0x41
 8002fe0:	5c9b      	ldrb	r3, [r3, r2]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	1e5a      	subs	r2, r3, #1
 8002fe8:	4193      	sbcs	r3, r2
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	e013      	b.n	8003016 <HAL_TIM_PWM_Start+0x92>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	2b10      	cmp	r3, #16
 8002ff2:	d108      	bne.n	8003006 <HAL_TIM_PWM_Start+0x82>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2242      	movs	r2, #66	@ 0x42
 8002ff8:	5c9b      	ldrb	r3, [r3, r2]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	1e5a      	subs	r2, r3, #1
 8003000:	4193      	sbcs	r3, r2
 8003002:	b2db      	uxtb	r3, r3
 8003004:	e007      	b.n	8003016 <HAL_TIM_PWM_Start+0x92>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2243      	movs	r2, #67	@ 0x43
 800300a:	5c9b      	ldrb	r3, [r3, r2]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	3b01      	subs	r3, #1
 8003010:	1e5a      	subs	r2, r3, #1
 8003012:	4193      	sbcs	r3, r2
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e08b      	b.n	8003136 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d104      	bne.n	800302e <HAL_TIM_PWM_Start+0xaa>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	223e      	movs	r2, #62	@ 0x3e
 8003028:	2102      	movs	r1, #2
 800302a:	5499      	strb	r1, [r3, r2]
 800302c:	e023      	b.n	8003076 <HAL_TIM_PWM_Start+0xf2>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2b04      	cmp	r3, #4
 8003032:	d104      	bne.n	800303e <HAL_TIM_PWM_Start+0xba>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	223f      	movs	r2, #63	@ 0x3f
 8003038:	2102      	movs	r1, #2
 800303a:	5499      	strb	r1, [r3, r2]
 800303c:	e01b      	b.n	8003076 <HAL_TIM_PWM_Start+0xf2>
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	2b08      	cmp	r3, #8
 8003042:	d104      	bne.n	800304e <HAL_TIM_PWM_Start+0xca>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2240      	movs	r2, #64	@ 0x40
 8003048:	2102      	movs	r1, #2
 800304a:	5499      	strb	r1, [r3, r2]
 800304c:	e013      	b.n	8003076 <HAL_TIM_PWM_Start+0xf2>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	2b0c      	cmp	r3, #12
 8003052:	d104      	bne.n	800305e <HAL_TIM_PWM_Start+0xda>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2241      	movs	r2, #65	@ 0x41
 8003058:	2102      	movs	r1, #2
 800305a:	5499      	strb	r1, [r3, r2]
 800305c:	e00b      	b.n	8003076 <HAL_TIM_PWM_Start+0xf2>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	2b10      	cmp	r3, #16
 8003062:	d104      	bne.n	800306e <HAL_TIM_PWM_Start+0xea>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2242      	movs	r2, #66	@ 0x42
 8003068:	2102      	movs	r1, #2
 800306a:	5499      	strb	r1, [r3, r2]
 800306c:	e003      	b.n	8003076 <HAL_TIM_PWM_Start+0xf2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2243      	movs	r2, #67	@ 0x43
 8003072:	2102      	movs	r1, #2
 8003074:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6839      	ldr	r1, [r7, #0]
 800307c:	2201      	movs	r2, #1
 800307e:	0018      	movs	r0, r3
 8003080:	f000 ff56 	bl	8003f30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a2d      	ldr	r2, [pc, #180]	@ (8003140 <HAL_TIM_PWM_Start+0x1bc>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d00e      	beq.n	80030ac <HAL_TIM_PWM_Start+0x128>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a2c      	ldr	r2, [pc, #176]	@ (8003144 <HAL_TIM_PWM_Start+0x1c0>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d009      	beq.n	80030ac <HAL_TIM_PWM_Start+0x128>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a2a      	ldr	r2, [pc, #168]	@ (8003148 <HAL_TIM_PWM_Start+0x1c4>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d004      	beq.n	80030ac <HAL_TIM_PWM_Start+0x128>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a29      	ldr	r2, [pc, #164]	@ (800314c <HAL_TIM_PWM_Start+0x1c8>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d101      	bne.n	80030b0 <HAL_TIM_PWM_Start+0x12c>
 80030ac:	2301      	movs	r3, #1
 80030ae:	e000      	b.n	80030b2 <HAL_TIM_PWM_Start+0x12e>
 80030b0:	2300      	movs	r3, #0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d008      	beq.n	80030c8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2180      	movs	r1, #128	@ 0x80
 80030c2:	0209      	lsls	r1, r1, #8
 80030c4:	430a      	orrs	r2, r1
 80030c6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003140 <HAL_TIM_PWM_Start+0x1bc>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00f      	beq.n	80030f2 <HAL_TIM_PWM_Start+0x16e>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	2380      	movs	r3, #128	@ 0x80
 80030d8:	05db      	lsls	r3, r3, #23
 80030da:	429a      	cmp	r2, r3
 80030dc:	d009      	beq.n	80030f2 <HAL_TIM_PWM_Start+0x16e>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a1b      	ldr	r2, [pc, #108]	@ (8003150 <HAL_TIM_PWM_Start+0x1cc>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d004      	beq.n	80030f2 <HAL_TIM_PWM_Start+0x16e>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a15      	ldr	r2, [pc, #84]	@ (8003144 <HAL_TIM_PWM_Start+0x1c0>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d116      	bne.n	8003120 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	4a16      	ldr	r2, [pc, #88]	@ (8003154 <HAL_TIM_PWM_Start+0x1d0>)
 80030fa:	4013      	ands	r3, r2
 80030fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2b06      	cmp	r3, #6
 8003102:	d016      	beq.n	8003132 <HAL_TIM_PWM_Start+0x1ae>
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	2380      	movs	r3, #128	@ 0x80
 8003108:	025b      	lsls	r3, r3, #9
 800310a:	429a      	cmp	r2, r3
 800310c:	d011      	beq.n	8003132 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2101      	movs	r1, #1
 800311a:	430a      	orrs	r2, r1
 800311c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311e:	e008      	b.n	8003132 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2101      	movs	r1, #1
 800312c:	430a      	orrs	r2, r1
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	e000      	b.n	8003134 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003132:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	0018      	movs	r0, r3
 8003138:	46bd      	mov	sp, r7
 800313a:	b004      	add	sp, #16
 800313c:	bd80      	pop	{r7, pc}
 800313e:	46c0      	nop			@ (mov r8, r8)
 8003140:	40012c00 	.word	0x40012c00
 8003144:	40014000 	.word	0x40014000
 8003148:	40014400 	.word	0x40014400
 800314c:	40014800 	.word	0x40014800
 8003150:	40000400 	.word	0x40000400
 8003154:	00010007 	.word	0x00010007

08003158 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2202      	movs	r2, #2
 8003174:	4013      	ands	r3, r2
 8003176:	d021      	beq.n	80031bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2202      	movs	r2, #2
 800317c:	4013      	ands	r3, r2
 800317e:	d01d      	beq.n	80031bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2203      	movs	r2, #3
 8003186:	4252      	negs	r2, r2
 8003188:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	2203      	movs	r2, #3
 8003198:	4013      	ands	r3, r2
 800319a:	d004      	beq.n	80031a6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	0018      	movs	r0, r3
 80031a0:	f000 fac0 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 80031a4:	e007      	b.n	80031b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	0018      	movs	r0, r3
 80031aa:	f000 fab3 	bl	8003714 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	0018      	movs	r0, r3
 80031b2:	f000 fabf 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	2204      	movs	r2, #4
 80031c0:	4013      	ands	r3, r2
 80031c2:	d022      	beq.n	800320a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2204      	movs	r2, #4
 80031c8:	4013      	ands	r3, r2
 80031ca:	d01e      	beq.n	800320a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2205      	movs	r2, #5
 80031d2:	4252      	negs	r2, r2
 80031d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2202      	movs	r2, #2
 80031da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699a      	ldr	r2, [r3, #24]
 80031e2:	23c0      	movs	r3, #192	@ 0xc0
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	4013      	ands	r3, r2
 80031e8:	d004      	beq.n	80031f4 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	0018      	movs	r0, r3
 80031ee:	f000 fa99 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 80031f2:	e007      	b.n	8003204 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	0018      	movs	r0, r3
 80031f8:	f000 fa8c 	bl	8003714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	0018      	movs	r0, r3
 8003200:	f000 fa98 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	2208      	movs	r2, #8
 800320e:	4013      	ands	r3, r2
 8003210:	d021      	beq.n	8003256 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2208      	movs	r2, #8
 8003216:	4013      	ands	r3, r2
 8003218:	d01d      	beq.n	8003256 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2209      	movs	r2, #9
 8003220:	4252      	negs	r2, r2
 8003222:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2204      	movs	r2, #4
 8003228:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	69db      	ldr	r3, [r3, #28]
 8003230:	2203      	movs	r2, #3
 8003232:	4013      	ands	r3, r2
 8003234:	d004      	beq.n	8003240 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	0018      	movs	r0, r3
 800323a:	f000 fa73 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 800323e:	e007      	b.n	8003250 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	0018      	movs	r0, r3
 8003244:	f000 fa66 	bl	8003714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	0018      	movs	r0, r3
 800324c:	f000 fa72 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2210      	movs	r2, #16
 800325a:	4013      	ands	r3, r2
 800325c:	d022      	beq.n	80032a4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2210      	movs	r2, #16
 8003262:	4013      	ands	r3, r2
 8003264:	d01e      	beq.n	80032a4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2211      	movs	r2, #17
 800326c:	4252      	negs	r2, r2
 800326e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2208      	movs	r2, #8
 8003274:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	69da      	ldr	r2, [r3, #28]
 800327c:	23c0      	movs	r3, #192	@ 0xc0
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4013      	ands	r3, r2
 8003282:	d004      	beq.n	800328e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	0018      	movs	r0, r3
 8003288:	f000 fa4c 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 800328c:	e007      	b.n	800329e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	0018      	movs	r0, r3
 8003292:	f000 fa3f 	bl	8003714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	0018      	movs	r0, r3
 800329a:	f000 fa4b 	bl	8003734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	2201      	movs	r2, #1
 80032a8:	4013      	ands	r3, r2
 80032aa:	d00c      	beq.n	80032c6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2201      	movs	r2, #1
 80032b0:	4013      	ands	r3, r2
 80032b2:	d008      	beq.n	80032c6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2202      	movs	r2, #2
 80032ba:	4252      	negs	r2, r2
 80032bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	0018      	movs	r0, r3
 80032c2:	f7fd fab9 	bl	8000838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	2280      	movs	r2, #128	@ 0x80
 80032ca:	4013      	ands	r3, r2
 80032cc:	d104      	bne.n	80032d8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80032ce:	68ba      	ldr	r2, [r7, #8]
 80032d0:	2380      	movs	r3, #128	@ 0x80
 80032d2:	019b      	lsls	r3, r3, #6
 80032d4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80032d6:	d00b      	beq.n	80032f0 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2280      	movs	r2, #128	@ 0x80
 80032dc:	4013      	ands	r3, r2
 80032de:	d007      	beq.n	80032f0 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003360 <HAL_TIM_IRQHandler+0x208>)
 80032e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	0018      	movs	r0, r3
 80032ec:	f000 ff56 	bl	800419c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	2380      	movs	r3, #128	@ 0x80
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	4013      	ands	r3, r2
 80032f8:	d00b      	beq.n	8003312 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2280      	movs	r2, #128	@ 0x80
 80032fe:	4013      	ands	r3, r2
 8003300:	d007      	beq.n	8003312 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a17      	ldr	r2, [pc, #92]	@ (8003364 <HAL_TIM_IRQHandler+0x20c>)
 8003308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	0018      	movs	r0, r3
 800330e:	f000 ff4d 	bl	80041ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2240      	movs	r2, #64	@ 0x40
 8003316:	4013      	ands	r3, r2
 8003318:	d00c      	beq.n	8003334 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2240      	movs	r2, #64	@ 0x40
 800331e:	4013      	ands	r3, r2
 8003320:	d008      	beq.n	8003334 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2241      	movs	r2, #65	@ 0x41
 8003328:	4252      	negs	r2, r2
 800332a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	0018      	movs	r0, r3
 8003330:	f000 fa08 	bl	8003744 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	2220      	movs	r2, #32
 8003338:	4013      	ands	r3, r2
 800333a:	d00c      	beq.n	8003356 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2220      	movs	r2, #32
 8003340:	4013      	ands	r3, r2
 8003342:	d008      	beq.n	8003356 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2221      	movs	r2, #33	@ 0x21
 800334a:	4252      	negs	r2, r2
 800334c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	0018      	movs	r0, r3
 8003352:	f000 ff1b 	bl	800418c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003356:	46c0      	nop			@ (mov r8, r8)
 8003358:	46bd      	mov	sp, r7
 800335a:	b004      	add	sp, #16
 800335c:	bd80      	pop	{r7, pc}
 800335e:	46c0      	nop			@ (mov r8, r8)
 8003360:	ffffdf7f 	.word	0xffffdf7f
 8003364:	fffffeff 	.word	0xfffffeff

08003368 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003374:	2317      	movs	r3, #23
 8003376:	18fb      	adds	r3, r7, r3
 8003378:	2200      	movs	r2, #0
 800337a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	223c      	movs	r2, #60	@ 0x3c
 8003380:	5c9b      	ldrb	r3, [r3, r2]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d101      	bne.n	800338a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003386:	2302      	movs	r3, #2
 8003388:	e0e5      	b.n	8003556 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	223c      	movs	r2, #60	@ 0x3c
 800338e:	2101      	movs	r1, #1
 8003390:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b14      	cmp	r3, #20
 8003396:	d900      	bls.n	800339a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003398:	e0d1      	b.n	800353e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	009a      	lsls	r2, r3, #2
 800339e:	4b70      	ldr	r3, [pc, #448]	@ (8003560 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80033a0:	18d3      	adds	r3, r2, r3
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	0011      	movs	r1, r2
 80033ae:	0018      	movs	r0, r3
 80033b0:	f000 fa5e 	bl	8003870 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2108      	movs	r1, #8
 80033c0:	430a      	orrs	r2, r1
 80033c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	699a      	ldr	r2, [r3, #24]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2104      	movs	r1, #4
 80033d0:	438a      	bics	r2, r1
 80033d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6999      	ldr	r1, [r3, #24]
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	691a      	ldr	r2, [r3, #16]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	619a      	str	r2, [r3, #24]
      break;
 80033e6:	e0af      	b.n	8003548 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68ba      	ldr	r2, [r7, #8]
 80033ee:	0011      	movs	r1, r2
 80033f0:	0018      	movs	r0, r3
 80033f2:	f000 fac7 	bl	8003984 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	699a      	ldr	r2, [r3, #24]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2180      	movs	r1, #128	@ 0x80
 8003402:	0109      	lsls	r1, r1, #4
 8003404:	430a      	orrs	r2, r1
 8003406:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	699a      	ldr	r2, [r3, #24]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4954      	ldr	r1, [pc, #336]	@ (8003564 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003414:	400a      	ands	r2, r1
 8003416:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6999      	ldr	r1, [r3, #24]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	021a      	lsls	r2, r3, #8
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	619a      	str	r2, [r3, #24]
      break;
 800342c:	e08c      	b.n	8003548 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	0011      	movs	r1, r2
 8003436:	0018      	movs	r0, r3
 8003438:	f000 fb28 	bl	8003a8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	69da      	ldr	r2, [r3, #28]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2108      	movs	r1, #8
 8003448:	430a      	orrs	r2, r1
 800344a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	69da      	ldr	r2, [r3, #28]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2104      	movs	r1, #4
 8003458:	438a      	bics	r2, r1
 800345a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	69d9      	ldr	r1, [r3, #28]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	691a      	ldr	r2, [r3, #16]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	61da      	str	r2, [r3, #28]
      break;
 800346e:	e06b      	b.n	8003548 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	0011      	movs	r1, r2
 8003478:	0018      	movs	r0, r3
 800347a:	f000 fb8f 	bl	8003b9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	69da      	ldr	r2, [r3, #28]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2180      	movs	r1, #128	@ 0x80
 800348a:	0109      	lsls	r1, r1, #4
 800348c:	430a      	orrs	r2, r1
 800348e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	69da      	ldr	r2, [r3, #28]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4932      	ldr	r1, [pc, #200]	@ (8003564 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800349c:	400a      	ands	r2, r1
 800349e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	69d9      	ldr	r1, [r3, #28]
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	021a      	lsls	r2, r3, #8
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	61da      	str	r2, [r3, #28]
      break;
 80034b4:	e048      	b.n	8003548 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	0011      	movs	r1, r2
 80034be:	0018      	movs	r0, r3
 80034c0:	f000 fbd6 	bl	8003c70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2108      	movs	r1, #8
 80034d0:	430a      	orrs	r2, r1
 80034d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2104      	movs	r1, #4
 80034e0:	438a      	bics	r2, r1
 80034e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	691a      	ldr	r2, [r3, #16]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80034f6:	e027      	b.n	8003548 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	0011      	movs	r1, r2
 8003500:	0018      	movs	r0, r3
 8003502:	f000 fc15 	bl	8003d30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2180      	movs	r1, #128	@ 0x80
 8003512:	0109      	lsls	r1, r1, #4
 8003514:	430a      	orrs	r2, r1
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4910      	ldr	r1, [pc, #64]	@ (8003564 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003524:	400a      	ands	r2, r1
 8003526:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	021a      	lsls	r2, r3, #8
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800353c:	e004      	b.n	8003548 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800353e:	2317      	movs	r3, #23
 8003540:	18fb      	adds	r3, r7, r3
 8003542:	2201      	movs	r2, #1
 8003544:	701a      	strb	r2, [r3, #0]
      break;
 8003546:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	223c      	movs	r2, #60	@ 0x3c
 800354c:	2100      	movs	r1, #0
 800354e:	5499      	strb	r1, [r3, r2]

  return status;
 8003550:	2317      	movs	r3, #23
 8003552:	18fb      	adds	r3, r7, r3
 8003554:	781b      	ldrb	r3, [r3, #0]
}
 8003556:	0018      	movs	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	b006      	add	sp, #24
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			@ (mov r8, r8)
 8003560:	0800426c 	.word	0x0800426c
 8003564:	fffffbff 	.word	0xfffffbff

08003568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003572:	230f      	movs	r3, #15
 8003574:	18fb      	adds	r3, r7, r3
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	223c      	movs	r2, #60	@ 0x3c
 800357e:	5c9b      	ldrb	r3, [r3, r2]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d101      	bne.n	8003588 <HAL_TIM_ConfigClockSource+0x20>
 8003584:	2302      	movs	r3, #2
 8003586:	e0bc      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x19a>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	223c      	movs	r2, #60	@ 0x3c
 800358c:	2101      	movs	r1, #1
 800358e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	223d      	movs	r2, #61	@ 0x3d
 8003594:	2102      	movs	r1, #2
 8003596:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4a5a      	ldr	r2, [pc, #360]	@ (800370c <HAL_TIM_ConfigClockSource+0x1a4>)
 80035a4:	4013      	ands	r3, r2
 80035a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	4a59      	ldr	r2, [pc, #356]	@ (8003710 <HAL_TIM_ConfigClockSource+0x1a8>)
 80035ac:	4013      	ands	r3, r2
 80035ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2280      	movs	r2, #128	@ 0x80
 80035be:	0192      	lsls	r2, r2, #6
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d040      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0xde>
 80035c4:	2280      	movs	r2, #128	@ 0x80
 80035c6:	0192      	lsls	r2, r2, #6
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d900      	bls.n	80035ce <HAL_TIM_ConfigClockSource+0x66>
 80035cc:	e088      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 80035ce:	2280      	movs	r2, #128	@ 0x80
 80035d0:	0152      	lsls	r2, r2, #5
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d100      	bne.n	80035d8 <HAL_TIM_ConfigClockSource+0x70>
 80035d6:	e088      	b.n	80036ea <HAL_TIM_ConfigClockSource+0x182>
 80035d8:	2280      	movs	r2, #128	@ 0x80
 80035da:	0152      	lsls	r2, r2, #5
 80035dc:	4293      	cmp	r3, r2
 80035de:	d900      	bls.n	80035e2 <HAL_TIM_ConfigClockSource+0x7a>
 80035e0:	e07e      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 80035e2:	2b70      	cmp	r3, #112	@ 0x70
 80035e4:	d018      	beq.n	8003618 <HAL_TIM_ConfigClockSource+0xb0>
 80035e6:	d900      	bls.n	80035ea <HAL_TIM_ConfigClockSource+0x82>
 80035e8:	e07a      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 80035ea:	2b60      	cmp	r3, #96	@ 0x60
 80035ec:	d04f      	beq.n	800368e <HAL_TIM_ConfigClockSource+0x126>
 80035ee:	d900      	bls.n	80035f2 <HAL_TIM_ConfigClockSource+0x8a>
 80035f0:	e076      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 80035f2:	2b50      	cmp	r3, #80	@ 0x50
 80035f4:	d03b      	beq.n	800366e <HAL_TIM_ConfigClockSource+0x106>
 80035f6:	d900      	bls.n	80035fa <HAL_TIM_ConfigClockSource+0x92>
 80035f8:	e072      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 80035fa:	2b40      	cmp	r3, #64	@ 0x40
 80035fc:	d057      	beq.n	80036ae <HAL_TIM_ConfigClockSource+0x146>
 80035fe:	d900      	bls.n	8003602 <HAL_TIM_ConfigClockSource+0x9a>
 8003600:	e06e      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 8003602:	2b30      	cmp	r3, #48	@ 0x30
 8003604:	d063      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x166>
 8003606:	d86b      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 8003608:	2b20      	cmp	r3, #32
 800360a:	d060      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x166>
 800360c:	d868      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
 800360e:	2b00      	cmp	r3, #0
 8003610:	d05d      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x166>
 8003612:	2b10      	cmp	r3, #16
 8003614:	d05b      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x166>
 8003616:	e063      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003628:	f000 fc62 	bl	8003ef0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2277      	movs	r2, #119	@ 0x77
 8003638:	4313      	orrs	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	609a      	str	r2, [r3, #8]
      break;
 8003644:	e052      	b.n	80036ec <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003656:	f000 fc4b 	bl	8003ef0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689a      	ldr	r2, [r3, #8]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2180      	movs	r1, #128	@ 0x80
 8003666:	01c9      	lsls	r1, r1, #7
 8003668:	430a      	orrs	r2, r1
 800366a:	609a      	str	r2, [r3, #8]
      break;
 800366c:	e03e      	b.n	80036ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800367a:	001a      	movs	r2, r3
 800367c:	f000 fbbc 	bl	8003df8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2150      	movs	r1, #80	@ 0x50
 8003686:	0018      	movs	r0, r3
 8003688:	f000 fc16 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 800368c:	e02e      	b.n	80036ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800369a:	001a      	movs	r2, r3
 800369c:	f000 fbda 	bl	8003e54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2160      	movs	r1, #96	@ 0x60
 80036a6:	0018      	movs	r0, r3
 80036a8:	f000 fc06 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 80036ac:	e01e      	b.n	80036ec <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ba:	001a      	movs	r2, r3
 80036bc:	f000 fb9c 	bl	8003df8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2140      	movs	r1, #64	@ 0x40
 80036c6:	0018      	movs	r0, r3
 80036c8:	f000 fbf6 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 80036cc:	e00e      	b.n	80036ec <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	0019      	movs	r1, r3
 80036d8:	0010      	movs	r0, r2
 80036da:	f000 fbed 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 80036de:	e005      	b.n	80036ec <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80036e0:	230f      	movs	r3, #15
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	2201      	movs	r2, #1
 80036e6:	701a      	strb	r2, [r3, #0]
      break;
 80036e8:	e000      	b.n	80036ec <HAL_TIM_ConfigClockSource+0x184>
      break;
 80036ea:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	223d      	movs	r2, #61	@ 0x3d
 80036f0:	2101      	movs	r1, #1
 80036f2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	223c      	movs	r2, #60	@ 0x3c
 80036f8:	2100      	movs	r1, #0
 80036fa:	5499      	strb	r1, [r3, r2]

  return status;
 80036fc:	230f      	movs	r3, #15
 80036fe:	18fb      	adds	r3, r7, r3
 8003700:	781b      	ldrb	r3, [r3, #0]
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b004      	add	sp, #16
 8003708:	bd80      	pop	{r7, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	ffceff88 	.word	0xffceff88
 8003710:	ffff00ff 	.word	0xffff00ff

08003714 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800371c:	46c0      	nop			@ (mov r8, r8)
 800371e:	46bd      	mov	sp, r7
 8003720:	b002      	add	sp, #8
 8003722:	bd80      	pop	{r7, pc}

08003724 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800372c:	46c0      	nop			@ (mov r8, r8)
 800372e:	46bd      	mov	sp, r7
 8003730:	b002      	add	sp, #8
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800373c:	46c0      	nop			@ (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	b002      	add	sp, #8
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800374c:	46c0      	nop			@ (mov r8, r8)
 800374e:	46bd      	mov	sp, r7
 8003750:	b002      	add	sp, #8
 8003752:	bd80      	pop	{r7, pc}

08003754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a3b      	ldr	r2, [pc, #236]	@ (8003854 <TIM_Base_SetConfig+0x100>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d008      	beq.n	800377e <TIM_Base_SetConfig+0x2a>
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	2380      	movs	r3, #128	@ 0x80
 8003770:	05db      	lsls	r3, r3, #23
 8003772:	429a      	cmp	r2, r3
 8003774:	d003      	beq.n	800377e <TIM_Base_SetConfig+0x2a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a37      	ldr	r2, [pc, #220]	@ (8003858 <TIM_Base_SetConfig+0x104>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d108      	bne.n	8003790 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2270      	movs	r2, #112	@ 0x70
 8003782:	4393      	bics	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	4313      	orrs	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a30      	ldr	r2, [pc, #192]	@ (8003854 <TIM_Base_SetConfig+0x100>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d018      	beq.n	80037ca <TIM_Base_SetConfig+0x76>
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	2380      	movs	r3, #128	@ 0x80
 800379c:	05db      	lsls	r3, r3, #23
 800379e:	429a      	cmp	r2, r3
 80037a0:	d013      	beq.n	80037ca <TIM_Base_SetConfig+0x76>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a2c      	ldr	r2, [pc, #176]	@ (8003858 <TIM_Base_SetConfig+0x104>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00f      	beq.n	80037ca <TIM_Base_SetConfig+0x76>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a2b      	ldr	r2, [pc, #172]	@ (800385c <TIM_Base_SetConfig+0x108>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d00b      	beq.n	80037ca <TIM_Base_SetConfig+0x76>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003860 <TIM_Base_SetConfig+0x10c>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d007      	beq.n	80037ca <TIM_Base_SetConfig+0x76>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a29      	ldr	r2, [pc, #164]	@ (8003864 <TIM_Base_SetConfig+0x110>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d003      	beq.n	80037ca <TIM_Base_SetConfig+0x76>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a28      	ldr	r2, [pc, #160]	@ (8003868 <TIM_Base_SetConfig+0x114>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d108      	bne.n	80037dc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	4a27      	ldr	r2, [pc, #156]	@ (800386c <TIM_Base_SetConfig+0x118>)
 80037ce:	4013      	ands	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	4313      	orrs	r3, r2
 80037da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2280      	movs	r2, #128	@ 0x80
 80037e0:	4393      	bics	r3, r2
 80037e2:	001a      	movs	r2, r3
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	695b      	ldr	r3, [r3, #20]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a13      	ldr	r2, [pc, #76]	@ (8003854 <TIM_Base_SetConfig+0x100>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d00b      	beq.n	8003822 <TIM_Base_SetConfig+0xce>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a14      	ldr	r2, [pc, #80]	@ (8003860 <TIM_Base_SetConfig+0x10c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d007      	beq.n	8003822 <TIM_Base_SetConfig+0xce>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a13      	ldr	r2, [pc, #76]	@ (8003864 <TIM_Base_SetConfig+0x110>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d003      	beq.n	8003822 <TIM_Base_SetConfig+0xce>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a12      	ldr	r2, [pc, #72]	@ (8003868 <TIM_Base_SetConfig+0x114>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d103      	bne.n	800382a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	2201      	movs	r2, #1
 8003836:	4013      	ands	r3, r2
 8003838:	2b01      	cmp	r3, #1
 800383a:	d106      	bne.n	800384a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	2201      	movs	r2, #1
 8003842:	4393      	bics	r3, r2
 8003844:	001a      	movs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	611a      	str	r2, [r3, #16]
  }
}
 800384a:	46c0      	nop			@ (mov r8, r8)
 800384c:	46bd      	mov	sp, r7
 800384e:	b004      	add	sp, #16
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			@ (mov r8, r8)
 8003854:	40012c00 	.word	0x40012c00
 8003858:	40000400 	.word	0x40000400
 800385c:	40002000 	.word	0x40002000
 8003860:	40014000 	.word	0x40014000
 8003864:	40014400 	.word	0x40014400
 8003868:	40014800 	.word	0x40014800
 800386c:	fffffcff 	.word	0xfffffcff

08003870 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	2201      	movs	r2, #1
 8003886:	4393      	bics	r3, r2
 8003888:	001a      	movs	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4a32      	ldr	r2, [pc, #200]	@ (8003968 <TIM_OC1_SetConfig+0xf8>)
 800389e:	4013      	ands	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2203      	movs	r2, #3
 80038a6:	4393      	bics	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	2202      	movs	r2, #2
 80038b8:	4393      	bics	r3, r2
 80038ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a28      	ldr	r2, [pc, #160]	@ (800396c <TIM_OC1_SetConfig+0xfc>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d00b      	beq.n	80038e6 <TIM_OC1_SetConfig+0x76>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a27      	ldr	r2, [pc, #156]	@ (8003970 <TIM_OC1_SetConfig+0x100>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d007      	beq.n	80038e6 <TIM_OC1_SetConfig+0x76>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a26      	ldr	r2, [pc, #152]	@ (8003974 <TIM_OC1_SetConfig+0x104>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d003      	beq.n	80038e6 <TIM_OC1_SetConfig+0x76>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a25      	ldr	r2, [pc, #148]	@ (8003978 <TIM_OC1_SetConfig+0x108>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d10c      	bne.n	8003900 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2208      	movs	r2, #8
 80038ea:	4393      	bics	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2204      	movs	r2, #4
 80038fc:	4393      	bics	r3, r2
 80038fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a1a      	ldr	r2, [pc, #104]	@ (800396c <TIM_OC1_SetConfig+0xfc>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d00b      	beq.n	8003920 <TIM_OC1_SetConfig+0xb0>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a19      	ldr	r2, [pc, #100]	@ (8003970 <TIM_OC1_SetConfig+0x100>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d007      	beq.n	8003920 <TIM_OC1_SetConfig+0xb0>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a18      	ldr	r2, [pc, #96]	@ (8003974 <TIM_OC1_SetConfig+0x104>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d003      	beq.n	8003920 <TIM_OC1_SetConfig+0xb0>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a17      	ldr	r2, [pc, #92]	@ (8003978 <TIM_OC1_SetConfig+0x108>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d111      	bne.n	8003944 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	4a16      	ldr	r2, [pc, #88]	@ (800397c <TIM_OC1_SetConfig+0x10c>)
 8003924:	4013      	ands	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	4a15      	ldr	r2, [pc, #84]	@ (8003980 <TIM_OC1_SetConfig+0x110>)
 800392c:	4013      	ands	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	621a      	str	r2, [r3, #32]
}
 800395e:	46c0      	nop			@ (mov r8, r8)
 8003960:	46bd      	mov	sp, r7
 8003962:	b006      	add	sp, #24
 8003964:	bd80      	pop	{r7, pc}
 8003966:	46c0      	nop			@ (mov r8, r8)
 8003968:	fffeff8f 	.word	0xfffeff8f
 800396c:	40012c00 	.word	0x40012c00
 8003970:	40014000 	.word	0x40014000
 8003974:	40014400 	.word	0x40014400
 8003978:	40014800 	.word	0x40014800
 800397c:	fffffeff 	.word	0xfffffeff
 8003980:	fffffdff 	.word	0xfffffdff

08003984 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	2210      	movs	r2, #16
 800399a:	4393      	bics	r3, r2
 800399c:	001a      	movs	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4a2e      	ldr	r2, [pc, #184]	@ (8003a6c <TIM_OC2_SetConfig+0xe8>)
 80039b2:	4013      	ands	r3, r2
 80039b4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003a70 <TIM_OC2_SetConfig+0xec>)
 80039ba:	4013      	ands	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	021b      	lsls	r3, r3, #8
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2220      	movs	r2, #32
 80039ce:	4393      	bics	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	4313      	orrs	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a24      	ldr	r2, [pc, #144]	@ (8003a74 <TIM_OC2_SetConfig+0xf0>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d10d      	bne.n	8003a02 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	2280      	movs	r2, #128	@ 0x80
 80039ea:	4393      	bics	r3, r2
 80039ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	2240      	movs	r2, #64	@ 0x40
 80039fe:	4393      	bics	r3, r2
 8003a00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a1b      	ldr	r2, [pc, #108]	@ (8003a74 <TIM_OC2_SetConfig+0xf0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d00b      	beq.n	8003a22 <TIM_OC2_SetConfig+0x9e>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a1a      	ldr	r2, [pc, #104]	@ (8003a78 <TIM_OC2_SetConfig+0xf4>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d007      	beq.n	8003a22 <TIM_OC2_SetConfig+0x9e>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a19      	ldr	r2, [pc, #100]	@ (8003a7c <TIM_OC2_SetConfig+0xf8>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d003      	beq.n	8003a22 <TIM_OC2_SetConfig+0x9e>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a18      	ldr	r2, [pc, #96]	@ (8003a80 <TIM_OC2_SetConfig+0xfc>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d113      	bne.n	8003a4a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	4a17      	ldr	r2, [pc, #92]	@ (8003a84 <TIM_OC2_SetConfig+0x100>)
 8003a26:	4013      	ands	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	4a16      	ldr	r2, [pc, #88]	@ (8003a88 <TIM_OC2_SetConfig+0x104>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	621a      	str	r2, [r3, #32]
}
 8003a64:	46c0      	nop			@ (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b006      	add	sp, #24
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	feff8fff 	.word	0xfeff8fff
 8003a70:	fffffcff 	.word	0xfffffcff
 8003a74:	40012c00 	.word	0x40012c00
 8003a78:	40014000 	.word	0x40014000
 8003a7c:	40014400 	.word	0x40014400
 8003a80:	40014800 	.word	0x40014800
 8003a84:	fffffbff 	.word	0xfffffbff
 8003a88:	fffff7ff 	.word	0xfffff7ff

08003a8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	4a33      	ldr	r2, [pc, #204]	@ (8003b70 <TIM_OC3_SetConfig+0xe4>)
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69db      	ldr	r3, [r3, #28]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	4a2f      	ldr	r2, [pc, #188]	@ (8003b74 <TIM_OC3_SetConfig+0xe8>)
 8003ab8:	4013      	ands	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2203      	movs	r2, #3
 8003ac0:	4393      	bics	r3, r2
 8003ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	4a29      	ldr	r2, [pc, #164]	@ (8003b78 <TIM_OC3_SetConfig+0xec>)
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	021b      	lsls	r3, r3, #8
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a25      	ldr	r2, [pc, #148]	@ (8003b7c <TIM_OC3_SetConfig+0xf0>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d10d      	bne.n	8003b06 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	4a24      	ldr	r2, [pc, #144]	@ (8003b80 <TIM_OC3_SetConfig+0xf4>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	021b      	lsls	r3, r3, #8
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	4a20      	ldr	r2, [pc, #128]	@ (8003b84 <TIM_OC3_SetConfig+0xf8>)
 8003b02:	4013      	ands	r3, r2
 8003b04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a1c      	ldr	r2, [pc, #112]	@ (8003b7c <TIM_OC3_SetConfig+0xf0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00b      	beq.n	8003b26 <TIM_OC3_SetConfig+0x9a>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a1d      	ldr	r2, [pc, #116]	@ (8003b88 <TIM_OC3_SetConfig+0xfc>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d007      	beq.n	8003b26 <TIM_OC3_SetConfig+0x9a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a1c      	ldr	r2, [pc, #112]	@ (8003b8c <TIM_OC3_SetConfig+0x100>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d003      	beq.n	8003b26 <TIM_OC3_SetConfig+0x9a>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a1b      	ldr	r2, [pc, #108]	@ (8003b90 <TIM_OC3_SetConfig+0x104>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d113      	bne.n	8003b4e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	4a1a      	ldr	r2, [pc, #104]	@ (8003b94 <TIM_OC3_SetConfig+0x108>)
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	4a19      	ldr	r2, [pc, #100]	@ (8003b98 <TIM_OC3_SetConfig+0x10c>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	011b      	lsls	r3, r3, #4
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	621a      	str	r2, [r3, #32]
}
 8003b68:	46c0      	nop			@ (mov r8, r8)
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b006      	add	sp, #24
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	fffffeff 	.word	0xfffffeff
 8003b74:	fffeff8f 	.word	0xfffeff8f
 8003b78:	fffffdff 	.word	0xfffffdff
 8003b7c:	40012c00 	.word	0x40012c00
 8003b80:	fffff7ff 	.word	0xfffff7ff
 8003b84:	fffffbff 	.word	0xfffffbff
 8003b88:	40014000 	.word	0x40014000
 8003b8c:	40014400 	.word	0x40014400
 8003b90:	40014800 	.word	0x40014800
 8003b94:	ffffefff 	.word	0xffffefff
 8003b98:	ffffdfff 	.word	0xffffdfff

08003b9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a1b      	ldr	r3, [r3, #32]
 8003bb0:	4a26      	ldr	r2, [pc, #152]	@ (8003c4c <TIM_OC4_SetConfig+0xb0>)
 8003bb2:	401a      	ands	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4a22      	ldr	r2, [pc, #136]	@ (8003c50 <TIM_OC4_SetConfig+0xb4>)
 8003bc8:	4013      	ands	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4a21      	ldr	r2, [pc, #132]	@ (8003c54 <TIM_OC4_SetConfig+0xb8>)
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	021b      	lsls	r3, r3, #8
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c58 <TIM_OC4_SetConfig+0xbc>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	031b      	lsls	r3, r3, #12
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a19      	ldr	r2, [pc, #100]	@ (8003c5c <TIM_OC4_SetConfig+0xc0>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d00b      	beq.n	8003c14 <TIM_OC4_SetConfig+0x78>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a18      	ldr	r2, [pc, #96]	@ (8003c60 <TIM_OC4_SetConfig+0xc4>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d007      	beq.n	8003c14 <TIM_OC4_SetConfig+0x78>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a17      	ldr	r2, [pc, #92]	@ (8003c64 <TIM_OC4_SetConfig+0xc8>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d003      	beq.n	8003c14 <TIM_OC4_SetConfig+0x78>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a16      	ldr	r2, [pc, #88]	@ (8003c68 <TIM_OC4_SetConfig+0xcc>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d109      	bne.n	8003c28 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	4a15      	ldr	r2, [pc, #84]	@ (8003c6c <TIM_OC4_SetConfig+0xd0>)
 8003c18:	4013      	ands	r3, r2
 8003c1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	019b      	lsls	r3, r3, #6
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	621a      	str	r2, [r3, #32]
}
 8003c42:	46c0      	nop			@ (mov r8, r8)
 8003c44:	46bd      	mov	sp, r7
 8003c46:	b006      	add	sp, #24
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	46c0      	nop			@ (mov r8, r8)
 8003c4c:	ffffefff 	.word	0xffffefff
 8003c50:	feff8fff 	.word	0xfeff8fff
 8003c54:	fffffcff 	.word	0xfffffcff
 8003c58:	ffffdfff 	.word	0xffffdfff
 8003c5c:	40012c00 	.word	0x40012c00
 8003c60:	40014000 	.word	0x40014000
 8003c64:	40014400 	.word	0x40014400
 8003c68:	40014800 	.word	0x40014800
 8003c6c:	ffffbfff 	.word	0xffffbfff

08003c70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	4a23      	ldr	r2, [pc, #140]	@ (8003d14 <TIM_OC5_SetConfig+0xa4>)
 8003c86:	401a      	ands	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003d18 <TIM_OC5_SetConfig+0xa8>)
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	4a1b      	ldr	r2, [pc, #108]	@ (8003d1c <TIM_OC5_SetConfig+0xac>)
 8003cae:	4013      	ands	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	041b      	lsls	r3, r3, #16
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a17      	ldr	r2, [pc, #92]	@ (8003d20 <TIM_OC5_SetConfig+0xb0>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d00b      	beq.n	8003cde <TIM_OC5_SetConfig+0x6e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a16      	ldr	r2, [pc, #88]	@ (8003d24 <TIM_OC5_SetConfig+0xb4>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d007      	beq.n	8003cde <TIM_OC5_SetConfig+0x6e>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a15      	ldr	r2, [pc, #84]	@ (8003d28 <TIM_OC5_SetConfig+0xb8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d003      	beq.n	8003cde <TIM_OC5_SetConfig+0x6e>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a14      	ldr	r2, [pc, #80]	@ (8003d2c <TIM_OC5_SetConfig+0xbc>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d109      	bne.n	8003cf2 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8003d14 <TIM_OC5_SetConfig+0xa4>)
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	021b      	lsls	r3, r3, #8
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	621a      	str	r2, [r3, #32]
}
 8003d0c:	46c0      	nop			@ (mov r8, r8)
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	b006      	add	sp, #24
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	fffeffff 	.word	0xfffeffff
 8003d18:	fffeff8f 	.word	0xfffeff8f
 8003d1c:	fffdffff 	.word	0xfffdffff
 8003d20:	40012c00 	.word	0x40012c00
 8003d24:	40014000 	.word	0x40014000
 8003d28:	40014400 	.word	0x40014400
 8003d2c:	40014800 	.word	0x40014800

08003d30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b086      	sub	sp, #24
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	4a24      	ldr	r2, [pc, #144]	@ (8003dd8 <TIM_OC6_SetConfig+0xa8>)
 8003d46:	401a      	ands	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	4a20      	ldr	r2, [pc, #128]	@ (8003ddc <TIM_OC6_SetConfig+0xac>)
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	021b      	lsls	r3, r3, #8
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8003de0 <TIM_OC6_SetConfig+0xb0>)
 8003d70:	4013      	ands	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	051b      	lsls	r3, r3, #20
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a18      	ldr	r2, [pc, #96]	@ (8003de4 <TIM_OC6_SetConfig+0xb4>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d00b      	beq.n	8003da0 <TIM_OC6_SetConfig+0x70>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a17      	ldr	r2, [pc, #92]	@ (8003de8 <TIM_OC6_SetConfig+0xb8>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d007      	beq.n	8003da0 <TIM_OC6_SetConfig+0x70>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a16      	ldr	r2, [pc, #88]	@ (8003dec <TIM_OC6_SetConfig+0xbc>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d003      	beq.n	8003da0 <TIM_OC6_SetConfig+0x70>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a15      	ldr	r2, [pc, #84]	@ (8003df0 <TIM_OC6_SetConfig+0xc0>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d109      	bne.n	8003db4 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	4a14      	ldr	r2, [pc, #80]	@ (8003df4 <TIM_OC6_SetConfig+0xc4>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	029b      	lsls	r3, r3, #10
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	621a      	str	r2, [r3, #32]
}
 8003dce:	46c0      	nop			@ (mov r8, r8)
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	b006      	add	sp, #24
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	ffefffff 	.word	0xffefffff
 8003ddc:	feff8fff 	.word	0xfeff8fff
 8003de0:	ffdfffff 	.word	0xffdfffff
 8003de4:	40012c00 	.word	0x40012c00
 8003de8:	40014000 	.word	0x40014000
 8003dec:	40014400 	.word	0x40014400
 8003df0:	40014800 	.word	0x40014800
 8003df4:	fffbffff 	.word	0xfffbffff

08003df8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	4393      	bics	r3, r2
 8003e12:	001a      	movs	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	22f0      	movs	r2, #240	@ 0xf0
 8003e22:	4393      	bics	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	220a      	movs	r2, #10
 8003e34:	4393      	bics	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	621a      	str	r2, [r3, #32]
}
 8003e4c:	46c0      	nop			@ (mov r8, r8)
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	b006      	add	sp, #24
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	2210      	movs	r2, #16
 8003e6c:	4393      	bics	r3, r2
 8003e6e:	001a      	movs	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003eb4 <TIM_TI2_ConfigInputStage+0x60>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	031b      	lsls	r3, r3, #12
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	22a0      	movs	r2, #160	@ 0xa0
 8003e90:	4393      	bics	r3, r2
 8003e92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	46c0      	nop			@ (mov r8, r8)
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b006      	add	sp, #24
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	46c0      	nop			@ (mov r8, r8)
 8003eb4:	ffff0fff 	.word	0xffff0fff

08003eb8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4a08      	ldr	r2, [pc, #32]	@ (8003eec <TIM_ITRx_SetConfig+0x34>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	2207      	movs	r2, #7
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	609a      	str	r2, [r3, #8]
}
 8003ee2:	46c0      	nop			@ (mov r8, r8)
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	b004      	add	sp, #16
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	46c0      	nop			@ (mov r8, r8)
 8003eec:	ffcfff8f 	.word	0xffcfff8f

08003ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
 8003efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	4a09      	ldr	r2, [pc, #36]	@ (8003f2c <TIM_ETR_SetConfig+0x3c>)
 8003f08:	4013      	ands	r3, r2
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	021a      	lsls	r2, r3, #8
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	431a      	orrs	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	609a      	str	r2, [r3, #8]
}
 8003f24:	46c0      	nop			@ (mov r8, r8)
 8003f26:	46bd      	mov	sp, r7
 8003f28:	b006      	add	sp, #24
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	ffff00ff 	.word	0xffff00ff

08003f30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	221f      	movs	r2, #31
 8003f40:	4013      	ands	r3, r2
 8003f42:	2201      	movs	r2, #1
 8003f44:	409a      	lsls	r2, r3
 8003f46:	0013      	movs	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	43d2      	mvns	r2, r2
 8003f52:	401a      	ands	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6a1a      	ldr	r2, [r3, #32]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	211f      	movs	r1, #31
 8003f60:	400b      	ands	r3, r1
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	4099      	lsls	r1, r3
 8003f66:	000b      	movs	r3, r1
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	621a      	str	r2, [r3, #32]
}
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	46bd      	mov	sp, r7
 8003f72:	b006      	add	sp, #24
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	223c      	movs	r2, #60	@ 0x3c
 8003f86:	5c9b      	ldrb	r3, [r3, r2]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d101      	bne.n	8003f90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	e055      	b.n	800403c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	223c      	movs	r2, #60	@ 0x3c
 8003f94:	2101      	movs	r1, #1
 8003f96:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	223d      	movs	r2, #61	@ 0x3d
 8003f9c:	2102      	movs	r1, #2
 8003f9e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a23      	ldr	r2, [pc, #140]	@ (8004044 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d108      	bne.n	8003fcc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	4a22      	ldr	r2, [pc, #136]	@ (8004048 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2270      	movs	r2, #112	@ 0x70
 8003fd0:	4393      	bics	r3, r2
 8003fd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00f      	beq.n	8004010 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	2380      	movs	r3, #128	@ 0x80
 8003ff6:	05db      	lsls	r3, r3, #23
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d009      	beq.n	8004010 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a12      	ldr	r2, [pc, #72]	@ (800404c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d004      	beq.n	8004010 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a11      	ldr	r2, [pc, #68]	@ (8004050 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d10c      	bne.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2280      	movs	r2, #128	@ 0x80
 8004014:	4393      	bics	r3, r2
 8004016:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	4313      	orrs	r3, r2
 8004020:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	223d      	movs	r2, #61	@ 0x3d
 800402e:	2101      	movs	r1, #1
 8004030:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	223c      	movs	r2, #60	@ 0x3c
 8004036:	2100      	movs	r1, #0
 8004038:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	0018      	movs	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	b004      	add	sp, #16
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40012c00 	.word	0x40012c00
 8004048:	ff0fffff 	.word	0xff0fffff
 800404c:	40000400 	.word	0x40000400
 8004050:	40014000 	.word	0x40014000

08004054 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	223c      	movs	r2, #60	@ 0x3c
 8004066:	5c9b      	ldrb	r3, [r3, r2]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d101      	bne.n	8004070 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800406c:	2302      	movs	r3, #2
 800406e:	e06f      	b.n	8004150 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	223c      	movs	r2, #60	@ 0x3c
 8004074:	2101      	movs	r1, #1
 8004076:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	22ff      	movs	r2, #255	@ 0xff
 800407c:	4393      	bics	r3, r2
 800407e:	001a      	movs	r2, r3
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	4313      	orrs	r3, r2
 8004086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	4a33      	ldr	r2, [pc, #204]	@ (8004158 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800408c:	401a      	ands	r2, r3
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	4313      	orrs	r3, r2
 8004094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	4a30      	ldr	r2, [pc, #192]	@ (800415c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800409a:	401a      	ands	r2, r3
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4a2e      	ldr	r2, [pc, #184]	@ (8004160 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80040a8:	401a      	ands	r2, r3
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	4a2b      	ldr	r2, [pc, #172]	@ (8004164 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80040b6:	401a      	ands	r2, r3
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4a29      	ldr	r2, [pc, #164]	@ (8004168 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80040c4:	401a      	ands	r2, r3
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	4a26      	ldr	r2, [pc, #152]	@ (800416c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80040d2:	401a      	ands	r2, r3
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d8:	4313      	orrs	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4a24      	ldr	r2, [pc, #144]	@ (8004170 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80040e0:	401a      	ands	r2, r3
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	041b      	lsls	r3, r3, #16
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4a21      	ldr	r2, [pc, #132]	@ (8004174 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80040f0:	401a      	ands	r2, r3
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a1e      	ldr	r2, [pc, #120]	@ (8004178 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d11c      	bne.n	800413e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4a1d      	ldr	r2, [pc, #116]	@ (800417c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004108:	401a      	ands	r2, r3
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410e:	051b      	lsls	r3, r3, #20
 8004110:	4313      	orrs	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	4a1a      	ldr	r2, [pc, #104]	@ (8004180 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004118:	401a      	ands	r2, r3
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	4313      	orrs	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	4a17      	ldr	r2, [pc, #92]	@ (8004184 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004126:	401a      	ands	r2, r3
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412c:	4313      	orrs	r3, r2
 800412e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4a15      	ldr	r2, [pc, #84]	@ (8004188 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004134:	401a      	ands	r2, r3
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413a:	4313      	orrs	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	223c      	movs	r2, #60	@ 0x3c
 800414a:	2100      	movs	r1, #0
 800414c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	0018      	movs	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	b004      	add	sp, #16
 8004156:	bd80      	pop	{r7, pc}
 8004158:	fffffcff 	.word	0xfffffcff
 800415c:	fffffbff 	.word	0xfffffbff
 8004160:	fffff7ff 	.word	0xfffff7ff
 8004164:	ffffefff 	.word	0xffffefff
 8004168:	ffffdfff 	.word	0xffffdfff
 800416c:	ffffbfff 	.word	0xffffbfff
 8004170:	fff0ffff 	.word	0xfff0ffff
 8004174:	efffffff 	.word	0xefffffff
 8004178:	40012c00 	.word	0x40012c00
 800417c:	ff0fffff 	.word	0xff0fffff
 8004180:	feffffff 	.word	0xfeffffff
 8004184:	fdffffff 	.word	0xfdffffff
 8004188:	dfffffff 	.word	0xdfffffff

0800418c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004194:	46c0      	nop			@ (mov r8, r8)
 8004196:	46bd      	mov	sp, r7
 8004198:	b002      	add	sp, #8
 800419a:	bd80      	pop	{r7, pc}

0800419c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041a4:	46c0      	nop			@ (mov r8, r8)
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b002      	add	sp, #8
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80041b4:	46c0      	nop			@ (mov r8, r8)
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b002      	add	sp, #8
 80041ba:	bd80      	pop	{r7, pc}

080041bc <memset>:
 80041bc:	0003      	movs	r3, r0
 80041be:	1882      	adds	r2, r0, r2
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d100      	bne.n	80041c6 <memset+0xa>
 80041c4:	4770      	bx	lr
 80041c6:	7019      	strb	r1, [r3, #0]
 80041c8:	3301      	adds	r3, #1
 80041ca:	e7f9      	b.n	80041c0 <memset+0x4>

080041cc <__libc_init_array>:
 80041cc:	b570      	push	{r4, r5, r6, lr}
 80041ce:	2600      	movs	r6, #0
 80041d0:	4c0c      	ldr	r4, [pc, #48]	@ (8004204 <__libc_init_array+0x38>)
 80041d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004208 <__libc_init_array+0x3c>)
 80041d4:	1b64      	subs	r4, r4, r5
 80041d6:	10a4      	asrs	r4, r4, #2
 80041d8:	42a6      	cmp	r6, r4
 80041da:	d109      	bne.n	80041f0 <__libc_init_array+0x24>
 80041dc:	2600      	movs	r6, #0
 80041de:	f000 f819 	bl	8004214 <_init>
 80041e2:	4c0a      	ldr	r4, [pc, #40]	@ (800420c <__libc_init_array+0x40>)
 80041e4:	4d0a      	ldr	r5, [pc, #40]	@ (8004210 <__libc_init_array+0x44>)
 80041e6:	1b64      	subs	r4, r4, r5
 80041e8:	10a4      	asrs	r4, r4, #2
 80041ea:	42a6      	cmp	r6, r4
 80041ec:	d105      	bne.n	80041fa <__libc_init_array+0x2e>
 80041ee:	bd70      	pop	{r4, r5, r6, pc}
 80041f0:	00b3      	lsls	r3, r6, #2
 80041f2:	58eb      	ldr	r3, [r5, r3]
 80041f4:	4798      	blx	r3
 80041f6:	3601      	adds	r6, #1
 80041f8:	e7ee      	b.n	80041d8 <__libc_init_array+0xc>
 80041fa:	00b3      	lsls	r3, r6, #2
 80041fc:	58eb      	ldr	r3, [r5, r3]
 80041fe:	4798      	blx	r3
 8004200:	3601      	adds	r6, #1
 8004202:	e7f2      	b.n	80041ea <__libc_init_array+0x1e>
 8004204:	080042c0 	.word	0x080042c0
 8004208:	080042c0 	.word	0x080042c0
 800420c:	080042c4 	.word	0x080042c4
 8004210:	080042c0 	.word	0x080042c0

08004214 <_init>:
 8004214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004216:	46c0      	nop			@ (mov r8, r8)
 8004218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800421a:	bc08      	pop	{r3}
 800421c:	469e      	mov	lr, r3
 800421e:	4770      	bx	lr

08004220 <_fini>:
 8004220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004222:	46c0      	nop			@ (mov r8, r8)
 8004224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004226:	bc08      	pop	{r3}
 8004228:	469e      	mov	lr, r3
 800422a:	4770      	bx	lr
