Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Nov  7 08:53:16 2024
| Host         : DESKTOP-GTUF0U5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab_6_top_level_control_sets_placed.rpt
| Design       : lab_6_top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              29 |           12 |
| Yes          | No                    | No                     |              16 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             407 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                         |                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | BIN2BCD/p_1_in                          | ADC_PROC/SR[0]   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                         | ADC_PROC/SR[0]   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | triangle_pwm_inst/downcounter_inst/E[0] | FSM/SR[0]        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | BIN2BCD/bcd_out[15]_i_1_n_0             | reset_IBUF       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | FSM/E[0]                                | reset_IBUF       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                         | reset_IBUF       |               12 |             26 |         2.17 |
|  clk_IBUF_BUFG | FSM/current_state_reg[0]_0[0]           | reset_IBUF       |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG | BIN2BCD/scratch[31]_i_1_n_0             | ADC_PROC/SR[0]   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | ADC_PROC/AVERAGER/ready_r_reg           |                  |               32 |            144 |         4.50 |
|  clk_IBUF_BUFG | ADC_PROC/AVERAGER/ready_r_reg           | reset_IBUF       |               76 |            309 |         4.07 |
+----------------+-----------------------------------------+------------------+------------------+----------------+--------------+


