#define CONFIG_HAS_MCUX 1
#define CONFIG_HAS_MCUX_CACHE 1
#define CONFIG_HAS_MCUX_CCM 1
#define CONFIG_HAS_MCUX_ELCDIF 1
#define CONFIG_HAS_MCUX_ENET 1
#define CONFIG_HAS_MCUX_IGPIO 1
#define CONFIG_HAS_MCUX_LPI2C 1
#define CONFIG_HAS_MCUX_LPSPI 1
#define CONFIG_HAS_MCUX_LPUART 1
#define CONFIG_HAS_MCUX_GPT 1
#define CONFIG_HAS_MCUX_TRNG 1
#define CONFIG_HAS_MCUX_USB_EHCI 1
#define CONFIG_HAS_MCUX_USDHC1 1
#define CONFIG_HAS_MCUX_USDHC2 1
#define CONFIG_HAS_MCUX_PWM 1
#define CONFIG_HAS_MCUX_CSI 1
#define CONFIG_SPI 1
#define CONFIG_I2C 1
#define CONFIG_UART_INTERRUPT_DRIVEN 1
#define CONFIG_BOARD "mm_swiftio"
#define CONFIG_DISK_ACCESS_USDHC1 1
#define CONFIG_GPIO_MCUX_IGPIO_1 1
#define CONFIG_GPIO_MCUX_IGPIO_2 1
#define CONFIG_GPIO_MCUX_IGPIO_5 1
#define CONFIG_UART_MCUX_LPUART_1 1
#define CONFIG_SOC "mimxrt1052"
#define CONFIG_SOC_SERIES "rt"
#define CONFIG_NUM_IRQS 160
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 600000000
#define CONFIG_SOC_PART_NUMBER "MIMXRT1052DVL6A"
#define CONFIG_GPIO 1
#define CONFIG_CORTEX_M_SYSTICK 1
#define CONFIG_CLOCK_CONTROL 1
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 10000
#define CONFIG_TEXT_SECTION_OFFSET 0x0
#define CONFIG_CLOCK_CONTROL_MCUX_CCM 1
#define CONFIG_DISK_ACCESS_USDHC 1
#define CONFIG_GPIO_MCUX_IGPIO 1
#define CONFIG_I2C_MCUX_LPI2C 1
#define CONFIG_PWM_MCUX 1
#define CONFIG_UART_MCUX_LPUART 1
#define CONFIG_SPI_MCUX_LPSPI 1
#define CONFIG_FLASH_SIZE 8192
#define CONFIG_FLASH_BASE_ADDRESS 0x60000000
#define CONFIG_SRAM_SIZE 32768
#define CONFIG_SRAM_BASE_ADDRESS 0x80000000
#define CONFIG_HAS_ARM_DIV 1
#define CONFIG_ARM_DIV 1
#define CONFIG_AHB_DIV 0
#define CONFIG_IPG_DIV 3
#define CONFIG_HEAP_MEM_POOL_SIZE 16384
#define CONFIG_BOOTLOADER_SRAM_SIZE 16
#define CONFIG_BOARD_MM_SWIFTIO 1
#define CONFIG_SOC_SERIES_IMX_RT 1
#define CONFIG_CPU_HAS_ARM_MPU 1
#define CONFIG_CPU_HAS_FPU_DOUBLE_PRECISION 1
#define CONFIG_SOC_FAMILY "nxp_imx"
#define CONFIG_SOC_FAMILY_IMX 1
#define CONFIG_SOC_MIMXRT1052 1
#define CONFIG_SOC_PART_NUMBER_MIMXRT1052DVL6A 1
#define CONFIG_SOC_PART_NUMBER_IMX_RT "MIMXRT1052DVL6A"
#define CONFIG_INIT_ARM_PLL 1
#define CONFIG_INIT_SYS_PLL 1
#define CONFIG_INIT_USB1_PLL 1
#define CONFIG_CODE_SEMC 1
#define CONFIG_DATA_SEMC 1
#define CONFIG_SOC_LOG_LEVEL_INF 1
#define CONFIG_SOC_LOG_LEVEL 3
#define CONFIG_CPU_CORTEX 1
#define CONFIG_CPU_CORTEX_M 1
#define CONFIG_ISA_THUMB2 1
#define CONFIG_STACK_ALIGN_DOUBLE_WORD 1
#define CONFIG_FAULT_DUMP 2
#define CONFIG_CPU_CORTEX_M7 1
#define CONFIG_CPU_CORTEX_M_HAS_SYSTICK 1
#define CONFIG_CPU_CORTEX_M_HAS_DWT 1
#define CONFIG_CPU_CORTEX_M_HAS_BASEPRI 1
#define CONFIG_CPU_CORTEX_M_HAS_VTOR 1
#define CONFIG_CPU_CORTEX_M_HAS_PROGRAMMABLE_FAULT_PRIOS 1
#define CONFIG_ARMV7_M_ARMV8_M_MAINLINE 1
#define CONFIG_ARMV7_M_ARMV8_M_FP 1
#define CONFIG_GEN_ISR_TABLES 1
#define CONFIG_GEN_IRQ_VECTOR_TABLE 1
#define CONFIG_ARM_MPU 1
#define CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE 32
#define CONFIG_CUSTOM_SECTION_MIN_ALIGN_SIZE 32
#define CONFIG_MAIN_STACK_SIZE 262144
#define CONFIG_IDLE_STACK_SIZE 1024
#define CONFIG_ISR_STACK_SIZE 16384
#define CONFIG_TEST_EXTRA_STACKSIZE 0
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_OFFLOAD_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_ARCH "arm"
#define CONFIG_ARM 1
#define CONFIG_ARCH_IS_SET 1
#define CONFIG_ARCH_LOG_LEVEL_INF 1
#define CONFIG_ARCH_LOG_LEVEL 3
#define CONFIG_MPU_LOG_LEVEL_INF 1
#define CONFIG_MPU_LOG_LEVEL 3
#define CONFIG_PRIVILEGED_STACK_SIZE 1024
#define CONFIG_PRIVILEGED_STACK_TEXT_AREA 256
#define CONFIG_KOBJECT_TEXT_AREA 256
#define CONFIG_GEN_SW_ISR_TABLE 1
#define CONFIG_ARCH_SW_ISR_TABLE_ALIGN 0
#define CONFIG_GEN_IRQ_START_VECTOR 0
#define CONFIG_ARCH_HAS_STACK_PROTECTION 1
#define CONFIG_ARCH_HAS_USERSPACE 1
#define CONFIG_ARCH_HAS_EXECUTABLE_PAGE_BIT 1
#define CONFIG_ARCH_HAS_NOCACHE_MEMORY_SUPPORT 1
#define CONFIG_ARCH_HAS_RAMFUNC_SUPPORT 1
#define CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION 1
#define CONFIG_ARCH_HAS_THREAD_ABORT 1
#define CONFIG_CPU_HAS_FPU 1
#define CONFIG_CPU_HAS_MPU 1
#define CONFIG_MEMORY_PROTECTION 1
#define CONFIG_MPU_REQUIRES_POWER_OF_TWO_ALIGNMENT 1
#define CONFIG_KERNEL_LOG_LEVEL_INF 1
#define CONFIG_KERNEL_LOG_LEVEL 3
#define CONFIG_MULTITHREADING 1
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_COOP_ENABLED 1
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_PRIORITY_CEILING 0
#define CONFIG_NUM_METAIRQ_PRIORITIES 0
#define CONFIG_THREAD_STACK_INFO 1
#define CONFIG_ERRNO 1
#define CONFIG_SCHED_DUMB 1
#define CONFIG_WAITQ_DUMB 1
#define CONFIG_BOOT_DELAY 50
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_OFFLOAD_WORKQUEUE_PRIORITY -1
#define CONFIG_ATOMIC_OPERATIONS_BUILTIN 1
#define CONFIG_TIMESLICING 1
#define CONFIG_TIMESLICE_SIZE 0
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_HEAP_MEM_POOL_MIN_SIZE 64
#define CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN 1
#define CONFIG_SWAP_NONATOMIC 1
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_STACK_POINTER_RANDOM 0
#define CONFIG_MP_NUM_CPUS 1
#define CONFIG_TICKLESS_IDLE 1
#define CONFIG_TICKLESS_IDLE_THRESH 3
#define CONFIG_TICKLESS_KERNEL 1
#define CONFIG_HAS_DTS 1
#define CONFIG_HAS_DTS_GPIO 1
#define CONFIG_HAS_DTS_I2C 1
#define CONFIG_UART_CONSOLE_ON_DEV_NAME "UART_1"
#define CONFIG_CONSOLE 1
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_UART_CONSOLE 1
#define CONFIG_UART_CONSOLE_INIT_PRIORITY 60
#define CONFIG_UART_CONSOLE_LOG_LEVEL_INF 1
#define CONFIG_UART_CONSOLE_LOG_LEVEL 3
#define CONFIG_HAS_SEGGER_RTT 1
#define CONFIG_SERIAL 1
#define CONFIG_SERIAL_HAS_DRIVER 1
#define CONFIG_SERIAL_SUPPORT_INTERRUPT 1
#define CONFIG_UART_MCUX_LPUART_2 1
#define CONFIG_UART_MCUX_LPUART_4 1
#define CONFIG_UART_MCUX_LPUART_6 1
#define CONFIG_UART_MCUX_LPUART_8 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_TICKLESS_CAPABLE 1
#define CONFIG_GPIO_LOG_LEVEL_INF 1
#define CONFIG_GPIO_LOG_LEVEL 3
#define CONFIG_SPI_INIT_PRIORITY 70
#define CONFIG_SPI_LOG_LEVEL_INF 1
#define CONFIG_SPI_LOG_LEVEL 3
#define CONFIG_SPI_3 1
#define CONFIG_SPI_3_OP_MODES 1
#define CONFIG_SPI_4 1
#define CONFIG_SPI_4_OP_MODES 1
#define CONFIG_I2C_INIT_PRIORITY 60
#define CONFIG_I2C_LOG_LEVEL_INF 1
#define CONFIG_I2C_LOG_LEVEL 3
#define CONFIG_I2C_1 1
#define CONFIG_I2C_3 1
#define CONFIG_PWM 1
#define CONFIG_PWM_LOG_LEVEL_INF 1
#define CONFIG_PWM_LOG_LEVEL 3
#define CONFIG_FLEXPWM1_PWM3 1
#define CONFIG_FLEXPWM2_PWM0 1
#define CONFIG_FLEXPWM2_PWM1 1
#define CONFIG_FLEXPWM2_PWM2 1
#define CONFIG_FLEXPWM2_PWM3 1
#define CONFIG_FLEXPWM4_PWM0 1
#define CONFIG_FLEXPWM4_PWM1 1
#define CONFIG_FLEXPWM4_PWM2 1
#define CONFIG_FLEXPWM4_PWM3 1
#define CONFIG_CLOCK_CONTROL_LOG_LEVEL_INF 1
#define CONFIG_CLOCK_CONTROL_LOG_LEVEL 3
#define CONFIG_FLASH 1
#define CONFIG_FLASH_LOG_LEVEL_INF 1
#define CONFIG_FLASH_LOG_LEVEL 3
#define CONFIG_NEWLIB_LIBC 1
#define CONFIG_HAS_NEWLIB_LIBC_NANO 1
#define CONFIG_STDOUT_CONSOLE 1
#define CONFIG_POSIX_MAX_FDS 4
#define CONFIG_MAX_TIMER_COUNT 5
#define CONFIG_UPDATEHUB_LOG_LEVEL_INF 1
#define CONFIG_UPDATEHUB_LOG_LEVEL 3
#define CONFIG_CPLUSPLUS 1
#define CONFIG_STD_CPP11 1
#define CONFIG_LIB_CPLUSPLUS 1
#define CONFIG_PRINTK 1
#define CONFIG_ASSERT_VERBOSE 1
#define CONFIG_DISK_ACCESS 1
#define CONFIG_DISK_LOG_LEVEL_INF 1
#define CONFIG_DISK_LOG_LEVEL 3
#define CONFIG_DISK_ACCESS_SDHC 1
#define CONFIG_DISK_SDHC_VOLUME_NAME "SD"
#define CONFIG_FILE_SYSTEM 1
#define CONFIG_FS_LOG_LEVEL_INF 1
#define CONFIG_FS_LOG_LEVEL 3
#define CONFIG_APP_LINK_WITH_FS 1
#define CONFIG_FAT_FILESYSTEM_ELM 1
#define CONFIG_FS_FATFS_NUM_FILES 20
#define CONFIG_FS_FATFS_NUM_DIRS 20
#define CONFIG_FS_FATFS_LFN 1
#define CONFIG_FS_FATFS_LFN_MODE_BSS 1
#define CONFIG_FS_FATFS_MAX_LFN 255
#define CONFIG_FS_FATFS_CODEPAGE 936
#define CONFIG_FS_LITTLEFS_NUM_FILES 4
#define CONFIG_FS_LITTLEFS_NUM_DIRS 4
#define CONFIG_FS_LITTLEFS_READ_SIZE 16
#define CONFIG_FS_LITTLEFS_PROG_SIZE 16
#define CONFIG_FS_LITTLEFS_CACHE_SIZE 64
#define CONFIG_FS_LITTLEFS_LOOKAHEAD_SIZE 32
#define CONFIG_FS_LITTLEFS_BLOCK_CYCLES 512
#define CONFIG_LOG 1
#define CONFIG_LOG_DEFAULT_LEVEL 3
#define CONFIG_LOG_OVERRIDE_LEVEL 0
#define CONFIG_LOG_MAX_LEVEL 4
#define CONFIG_LOG_FUNC_NAME_PREFIX_DBG 1
#define CONFIG_LOG_MODE_OVERFLOW 1
#define CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD 10
#define CONFIG_LOG_PROCESS_THREAD 1
#define CONFIG_LOG_PROCESS_THREAD_SLEEP_MS 1000
#define CONFIG_LOG_PROCESS_THREAD_STACK_SIZE 768
#define CONFIG_LOG_BUFFER_SIZE 1024
#define CONFIG_LOG_DETECT_MISSED_STRDUP 1
#define CONFIG_LOG_STRDUP_MAX_STRING 32
#define CONFIG_LOG_STRDUP_BUF_COUNT 4
#define CONFIG_LOG_DOMAIN_ID 0
#define CONFIG_LOG_BACKEND_UART 1
#define CONFIG_LOG_BACKEND_SHOW_COLOR 1
#define CONFIG_LOG_BACKEND_FORMAT_TIMESTAMP 1
#define CONFIG_TEST_RANDOM_GENERATOR 1
#define CONFIG_TIMER_RANDOM_GENERATOR 1
#define CONFIG_TEST_ARM_CORTEX_M 1
#define CONFIG_HAS_CMSIS_CORE 1
#define CONFIG_HAS_CMSIS_CORE_M 1
#define CONFIG_TOOLCHAIN_GNUARMEMB 1
#define CONFIG_LINKER_ORPHAN_SECTION_WARN 1
#define CONFIG_HAS_FLASH_LOAD_OFFSET 1
#define CONFIG_FLASH_LOAD_OFFSET 0x0
#define CONFIG_FLASH_LOAD_SIZE 0x0
#define CONFIG_KERNEL_ENTRY "__start"
#define CONFIG_LINKER_SORT_BY_ALIGNMENT 1
#define CONFIG_SIZE_OPTIMIZATIONS 1
#define CONFIG_COMPILER_OPT "-fno-short-enums"
#define CONFIG_RUNTIME_ERROR_CHECKS 1
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_OUTPUT_STAT 1
#define CONFIG_OUTPUT_DISASSEMBLY 1
#define CONFIG_OUTPUT_PRINT_MEMORY_USAGE 1
#define CONFIG_BUILD_OUTPUT_BIN 1
#define CONFIG_COMPAT_INCLUDES 1
