0.7
2020.2
Sep  5 2024
14:48:23
/home/nibaogang/vivado/nbg_cpu_16/nbg_cpu_16.sim/sim_1/impl/func/xsim/TestBenchCPU_func_impl.v,1729740896,verilog,,/home/nibaogang/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sim_1/new/TestBenchCPU.v,,Decoder;InstructionFetch;MemoryInterface;OperationController;ProcesserCoreSystem;RegisterBank;SystemBus;blk_ram;blk_ram_blk_mem_gen_generic_cstr;blk_ram_blk_mem_gen_prim_width;blk_ram_blk_mem_gen_prim_wrapper;blk_ram_blk_mem_gen_top;blk_ram_blk_mem_gen_v8_4_8;blk_ram_blk_mem_gen_v8_4_8_synth;blk_rom;blk_rom_blk_mem_gen_generic_cstr;blk_rom_blk_mem_gen_prim_width;blk_rom_blk_mem_gen_prim_wrapper_init;blk_rom_blk_mem_gen_top;blk_rom_blk_mem_gen_v8_4_8;blk_rom_blk_mem_gen_v8_4_8_synth;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_5;fifo_generator_v13_1_5__parameterized0;fifo_generator_v13_1_5_synth;fifo_generator_v13_1_5_synth__parameterized0;glbl;ltlib_v1_0_2_bscan;ltlib_v1_0_2_generic_mux;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;u_ila_0;u_ila_0_blk_mem_gen_v8_4_8;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_generic_cstr;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized0;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized1;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized2;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized3;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0_56;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0_57;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0_58;u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_top;u_ila_0_blk_mem_gen_v8_4_8_synth;u_ila_0_ila_v6_2_15_ila;u_ila_0_ila_v6_2_15_ila_cap_addrgen;u_ila_0_ila_v6_2_15_ila_cap_ctrl_legacy;u_ila_0_ila_v6_2_15_ila_cap_sample_counter;u_ila_0_ila_v6_2_15_ila_cap_window_counter;u_ila_0_ila_v6_2_15_ila_core;u_ila_0_ila_v6_2_15_ila_register;u_ila_0_ila_v6_2_15_ila_reset_ctrl;u_ila_0_ila_v6_2_15_ila_trace_memory;u_ila_0_ila_v6_2_15_ila_trig_match;u_ila_0_ila_v6_2_15_ila_trigger;u_ila_0_ltlib_v1_0_2_all_typeA;u_ila_0_ltlib_v1_0_2_all_typeA_24;u_ila_0_ltlib_v1_0_2_all_typeA_26;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_17;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_21;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_12;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_6;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_49;u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_53;u_ila_0_ltlib_v1_0_2_all_typeA_slice;u_ila_0_ltlib_v1_0_2_all_typeA_slice_0;u_ila_0_ltlib_v1_0_2_all_typeA_slice_10;u_ila_0_ltlib_v1_0_2_all_typeA_slice_16;u_ila_0_ltlib_v1_0_2_all_typeA_slice_19;u_ila_0_ltlib_v1_0_2_all_typeA_slice_23;u_ila_0_ltlib_v1_0_2_all_typeA_slice_25;u_ila_0_ltlib_v1_0_2_all_typeA_slice_27;u_ila_0_ltlib_v1_0_2_all_typeA_slice_4;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_1;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_13;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_14;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_15;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_18;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_2;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_22;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_3;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_46;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_47;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_50;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_51;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_54;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_55;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_7;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_8;u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_9;u_ila_0_ltlib_v1_0_2_allx_typeA;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_20;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_11;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_5;u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4;u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay;u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay_48;u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay_52;u_ila_0_ltlib_v1_0_2_async_edge_xfer;u_ila_0_ltlib_v1_0_2_async_edge_xfer__1;u_ila_0_ltlib_v1_0_2_async_edge_xfer__2;u_ila_0_ltlib_v1_0_2_async_edge_xfer__3;u_ila_0_ltlib_v1_0_2_cfglut4;u_ila_0_ltlib_v1_0_2_cfglut4__1;u_ila_0_ltlib_v1_0_2_cfglut5;u_ila_0_ltlib_v1_0_2_cfglut5__1;u_ila_0_ltlib_v1_0_2_cfglut5__2;u_ila_0_ltlib_v1_0_2_cfglut6;u_ila_0_ltlib_v1_0_2_cfglut6__1;u_ila_0_ltlib_v1_0_2_cfglut6__parameterized0;u_ila_0_ltlib_v1_0_2_cfglut7;u_ila_0_ltlib_v1_0_2_cfglut7__1;u_ila_0_ltlib_v1_0_2_generic_memrd;u_ila_0_ltlib_v1_0_2_match;u_ila_0_ltlib_v1_0_2_match__parameterized0;u_ila_0_ltlib_v1_0_2_match__parameterized1;u_ila_0_ltlib_v1_0_2_match__parameterized1__1;u_ila_0_ltlib_v1_0_2_match__parameterized2;u_ila_0_ltlib_v1_0_2_match__parameterized3;u_ila_0_ltlib_v1_0_2_match__parameterized3__1;u_ila_0_ltlib_v1_0_2_match__parameterized3__2;u_ila_0_ltlib_v1_0_2_match__parameterized4;u_ila_0_ltlib_v1_0_2_match_nodelay;u_ila_0_ltlib_v1_0_2_match_nodelay__1;u_ila_0_ltlib_v1_0_2_match_nodelay__2;u_ila_0_ltlib_v1_0_2_rising_edge_detection;u_ila_0_ltlib_v1_0_2_rising_edge_detection__1;u_ila_0_xsdbs_v1_0_4_reg__parameterized25;u_ila_0_xsdbs_v1_0_4_reg__parameterized26;u_ila_0_xsdbs_v1_0_4_reg__parameterized27;u_ila_0_xsdbs_v1_0_4_reg__parameterized28;u_ila_0_xsdbs_v1_0_4_reg__parameterized40;u_ila_0_xsdbs_v1_0_4_reg__parameterized41;u_ila_0_xsdbs_v1_0_4_reg__parameterized42;u_ila_0_xsdbs_v1_0_4_reg__parameterized43;u_ila_0_xsdbs_v1_0_4_reg__parameterized44;u_ila_0_xsdbs_v1_0_4_reg__parameterized45;u_ila_0_xsdbs_v1_0_4_reg__parameterized46;u_ila_0_xsdbs_v1_0_4_reg__parameterized47;u_ila_0_xsdbs_v1_0_4_reg__parameterized48;u_ila_0_xsdbs_v1_0_4_reg__parameterized49;u_ila_0_xsdbs_v1_0_4_reg__parameterized50;u_ila_0_xsdbs_v1_0_4_reg__parameterized51;u_ila_0_xsdbs_v1_0_4_reg__parameterized53;u_ila_0_xsdbs_v1_0_4_reg__parameterized55;u_ila_0_xsdbs_v1_0_4_reg__parameterized58;u_ila_0_xsdbs_v1_0_4_reg_ctl;u_ila_0_xsdbs_v1_0_4_reg_ctl_31;u_ila_0_xsdbs_v1_0_4_reg_ctl_32;u_ila_0_xsdbs_v1_0_4_reg_ctl_33;u_ila_0_xsdbs_v1_0_4_reg_ctl_34;u_ila_0_xsdbs_v1_0_4_reg_ctl_37;u_ila_0_xsdbs_v1_0_4_reg_ctl_38;u_ila_0_xsdbs_v1_0_4_reg_ctl_39;u_ila_0_xsdbs_v1_0_4_reg_ctl_40;u_ila_0_xsdbs_v1_0_4_reg_ctl_41;u_ila_0_xsdbs_v1_0_4_reg_ctl_44;u_ila_0_xsdbs_v1_0_4_reg_ctl_45;u_ila_0_xsdbs_v1_0_4_reg_ctl__parameterized1;u_ila_0_xsdbs_v1_0_4_reg_ctl__parameterized1_35;u_ila_0_xsdbs_v1_0_4_reg_ctl__parameterized1_36;u_ila_0_xsdbs_v1_0_4_reg_p2s;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized0;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized1;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized2;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized3;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized4;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized5;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized6;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized7;u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized8;u_ila_0_xsdbs_v1_0_4_reg_stat;u_ila_0_xsdbs_v1_0_4_reg_stat_28;u_ila_0_xsdbs_v1_0_4_reg_stat_29;u_ila_0_xsdbs_v1_0_4_reg_stat_30;u_ila_0_xsdbs_v1_0_4_reg_stat_42;u_ila_0_xsdbs_v1_0_4_reg_stat_43;u_ila_0_xsdbs_v1_0_4_reg_stream;u_ila_0_xsdbs_v1_0_4_reg_stream__parameterized0;u_ila_0_xsdbs_v1_0_4_xsdbs;uart_tx;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_2_addr_ctl;xsdbm_v3_0_2_bscan_switch;xsdbm_v3_0_2_burst_wdlen_ctl;xsdbm_v3_0_2_bus_ctl;xsdbm_v3_0_2_bus_ctl_cnt;xsdbm_v3_0_2_bus_ctl_flg;xsdbm_v3_0_2_bus_ctl_flg__parameterized0;xsdbm_v3_0_2_bus_mstr2sl_if;xsdbm_v3_0_2_cmd_decode;xsdbm_v3_0_2_ctl_reg;xsdbm_v3_0_2_ctl_reg__parameterized0;xsdbm_v3_0_2_ctl_reg__parameterized1;xsdbm_v3_0_2_ctl_reg__parameterized2;xsdbm_v3_0_2_icon;xsdbm_v3_0_2_icon2xsdb;xsdbm_v3_0_2_if;xsdbm_v3_0_2_if_static_status;xsdbm_v3_0_2_rdfifo;xsdbm_v3_0_2_rdreg;xsdbm_v3_0_2_stat;xsdbm_v3_0_2_stat_reg;xsdbm_v3_0_2_stat_reg__parameterized0;xsdbm_v3_0_2_stat_reg__parameterized0_0;xsdbm_v3_0_2_sync;xsdbm_v3_0_2_wrfifo;xsdbm_v3_0_2_wrreg;xsdbm_v3_0_2_xsdbm;xsdbm_v3_0_2_xsdbm_id,,,../../../../../nbg_cpu_16.srcs/sources_1/new,,,,,
/home/nibaogang/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sim_1/new/TestBenchCPU.v,1728205584,verilog,,,,TestBenchCPU,,,../../../../../nbg_cpu_16.srcs/sources_1/new,,,,,
