{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426889536119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426889536134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 18:12:15 2015 " "Processing started: Fri Mar 20 18:12:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426889536134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426889536134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426889536134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426889536650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/memory_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552470 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/memory_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/cache_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/cache_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_tb-behaviour " "Found design unit 1: cache_tb-behaviour" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/cache_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552502 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_tb " "Found entity 1: cache_tb" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/altera/CAL/Project/vhdl/testbench/cache_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-structural " "Found design unit 1: toplevel-structural" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/altera/CAL/Project/vhdl/toplevel.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552517 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/altera/CAL/Project/vhdl/toplevel.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a " "Found design unit 1: ram-a" {  } { { "vhdl/ram.vhd" "" { Text "C:/altera/CAL/Project/vhdl/ram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552533 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "vhdl/ram.vhd" "" { Text "C:/altera/CAL/Project/vhdl/ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/params.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 params " "Found design unit 1: params" {  } { { "vhdl/params.vhd" "" { Text "C:/altera/CAL/Project/vhdl/params.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 params-body " "Found design unit 2: params-body" {  } { { "vhdl/params.vhd" "" { Text "C:/altera/CAL/Project/vhdl/params.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "vhdl/memory.vhd" "" { Text "C:/altera/CAL/Project/vhdl/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552548 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "vhdl/memory.vhd" "" { Text "C:/altera/CAL/Project/vhdl/memory.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2-structural " "Found design unit 1: comparator2-structural" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552564 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-structural " "Found design unit 1: comparator-structural" {  } { { "vhdl/comparator.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552564 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "vhdl/comparator.vhd" "" { Text "C:/altera/CAL/Project/vhdl/comparator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_set-a0 " "Found design unit 1: cache_set-a0" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_set.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552580 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_set " "Found entity 1: cache_set" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_set.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-direct_mapped " "Found design unit 1: cache-direct_mapped" {  } { { "vhdl/cache.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552595 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "vhdl/cache.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_2-direct_mapped " "Found design unit 1: cache_2-direct_mapped" {  } { { "vhdl/cache_2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552611 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_2 " "Found entity 1: cache_2" {  } { { "vhdl/cache_2.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_final-direct_mapped " "Found design unit 1: cache_final-direct_mapped" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552611 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_final " "Found entity 1: cache_final" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889552611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889552611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache_final " "Elaborating entity \"cache_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426889553283 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_en cache_final.vhd(169) " "VHDL Process Statement warning at cache_final.vhd(169): signal \"init_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit cache_final.vhd(197) " "VHDL Process Statement warning at cache_final.vhd(197): signal \"hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "empty_slot cache_final.vhd(205) " "VHDL Process Statement warning at cache_final.vhd(205): signal \"empty_slot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit_index cache_final.vhd(138) " "VHDL Process Statement warning at cache_final.vhd(138): inferring latch(es) for signal or variable \"hit_index\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "empty_index cache_final.vhd(138) " "VHDL Process Statement warning at cache_final.vhd(138): inferring latch(es) for signal or variable \"empty_index\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "KO_index cache_final.vhd(138) " "VHDL Process Statement warning at cache_final.vhd(138): inferring latch(es) for signal or variable \"KO_index\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_reg cache_final.vhd(549) " "VHDL Process Statement warning at cache_final.vhd(549): signal \"hit_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_write cache_final.vhd(595) " "VHDL Process Statement warning at cache_final.vhd(595): signal \"hit_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cache_r_offset cache_final.vhd(448) " "VHDL Process Statement warning at cache_final.vhd(448): inferring latch(es) for signal or variable \"cache_r_offset\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cache_w_index cache_final.vhd(448) " "VHDL Process Statement warning at cache_final.vhd(448): inferring latch(es) for signal or variable \"cache_w_index\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[0\]\[0\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[0\]\[0\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[0\]\[1\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[0\]\[1\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[0\]\[2\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[0\]\[2\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[0\]\[3\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[0\]\[3\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[0\]\[4\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[0\]\[4\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[0\]\[5\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[0\]\[5\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[0\]\[6\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[0\]\[6\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[1\]\[0\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[1\]\[0\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[1\]\[1\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[1\]\[1\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[1\]\[2\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[1\]\[2\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[1\]\[3\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[1\]\[3\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[1\]\[4\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[1\]\[4\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[1\]\[5\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[1\]\[5\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_w_index\[1\]\[6\] cache_final.vhd(448) " "Inferred latch for \"cache_w_index\[1\]\[6\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_r_offset\[0\]\[0\] cache_final.vhd(448) " "Inferred latch for \"cache_r_offset\[0\]\[0\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_r_offset\[0\]\[1\] cache_final.vhd(448) " "Inferred latch for \"cache_r_offset\[0\]\[1\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_r_offset\[1\]\[0\] cache_final.vhd(448) " "Inferred latch for \"cache_r_offset\[1\]\[0\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_r_offset\[1\]\[1\] cache_final.vhd(448) " "Inferred latch for \"cache_r_offset\[1\]\[1\]\" at cache_final.vhd(448)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KO_index cache_final.vhd(138) " "Inferred latch for \"KO_index\" at cache_final.vhd(138)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_index cache_final.vhd(138) " "Inferred latch for \"empty_index\" at cache_final.vhd(138)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_index cache_final.vhd(138) " "Inferred latch for \"hit_index\" at cache_final.vhd(138)" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426889553408 "|cache_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_set cache_set:\\cache_gen:0:xcache " "Elaborating entity \"cache_set\" for hierarchy \"cache_set:\\cache_gen:0:xcache\"" {  } { { "vhdl/cache_final.vhd" "\\cache_gen:0:xcache" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889553455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hit_index " "LATCH primitive \"hit_index\" is permanently enabled" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 111 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1426889556095 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache_set:\\cache_gen:0:xcache\|linedata_rtl_0 " "Inferred RAM node \"cache_set:\\cache_gen:0:xcache\|linedata_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1426889556189 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache_set:\\cache_gen:1:xcache\|linedata_rtl_0 " "Inferred RAM node \"cache_set:\\cache_gen:1:xcache\|linedata_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1426889556205 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache_set:\\cache_gen:0:xcache\|ctrldata_rtl_0 " "Inferred RAM node \"cache_set:\\cache_gen:0:xcache\|ctrldata_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1426889556205 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache_set:\\cache_gen:1:xcache\|ctrldata_rtl_0 " "Inferred RAM node \"cache_set:\\cache_gen:1:xcache\|ctrldata_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1426889556205 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_set:\\cache_gen:0:xcache\|linedata_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_set:\\cache_gen:0:xcache\|linedata_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_set:\\cache_gen:1:xcache\|linedata_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_set:\\cache_gen:1:xcache\|linedata_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_set:\\cache_gen:0:xcache\|ctrldata_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_set:\\cache_gen:0:xcache\|ctrldata_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 13 " "Parameter WIDTH_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache_set:\\cache_gen:1:xcache\|ctrldata_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache_set:\\cache_gen:1:xcache\|ctrldata_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 13 " "Parameter WIDTH_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426889556939 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426889556939 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1426889556939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_set:\\cache_gen:0:xcache\|altsyncram:linedata_rtl_0 " "Elaborated megafunction instantiation \"cache_set:\\cache_gen:0:xcache\|altsyncram:linedata_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426889557830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_set:\\cache_gen:0:xcache\|altsyncram:linedata_rtl_0 " "Instantiated megafunction \"cache_set:\\cache_gen:0:xcache\|altsyncram:linedata_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889557846 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426889557846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujc1 " "Found entity 1: altsyncram_ujc1" {  } { { "db/altsyncram_ujc1.tdf" "" { Text "C:/altera/CAL/Project/db/altsyncram_ujc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889558111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889558111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache_set:\\cache_gen:0:xcache\|altsyncram:ctrldata_rtl_0 " "Elaborated megafunction instantiation \"cache_set:\\cache_gen:0:xcache\|altsyncram:ctrldata_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache_set:\\cache_gen:0:xcache\|altsyncram:ctrldata_rtl_0 " "Instantiated megafunction \"cache_set:\\cache_gen:0:xcache\|altsyncram:ctrldata_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 13 " "Parameter \"WIDTH_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889558174 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426889558174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vjc1 " "Found entity 1: altsyncram_vjc1" {  } { { "db/altsyncram_vjc1.tdf" "" { Text "C:/altera/CAL/Project/db/altsyncram_vjc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426889558236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426889558236 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache_set:\\cache_gen:1:xcache\|altsyncram:ctrldata_rtl_0\|altsyncram_vjc1:auto_generated\|ram_block1a12 " "Synthesized away node \"cache_set:\\cache_gen:1:xcache\|altsyncram:ctrldata_rtl_0\|altsyncram_vjc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_vjc1.tdf" "" { Text "C:/altera/CAL/Project/db/altsyncram_vjc1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426889558627 "|cache_final|cache_set:\cache_gen:1:xcache|altsyncram:ctrldata_rtl_0|altsyncram_vjc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache_set:\\cache_gen:0:xcache\|altsyncram:ctrldata_rtl_0\|altsyncram_vjc1:auto_generated\|ram_block1a12 " "Synthesized away node \"cache_set:\\cache_gen:0:xcache\|altsyncram:ctrldata_rtl_0\|altsyncram_vjc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_vjc1.tdf" "" { Text "C:/altera/CAL/Project/db/altsyncram_vjc1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426889558627 "|cache_final|cache_set:\cache_gen:0:xcache|altsyncram:ctrldata_rtl_0|altsyncram_vjc1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1426889558627 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1426889558627 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_w_index\[1\]\[0\] cache_w_index\[0\]\[0\] " "Duplicate LATCH primitive \"cache_w_index\[1\]\[0\]\" merged with LATCH primitive \"cache_w_index\[0\]\[0\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_w_index\[1\]\[1\] cache_w_index\[0\]\[1\] " "Duplicate LATCH primitive \"cache_w_index\[1\]\[1\]\" merged with LATCH primitive \"cache_w_index\[0\]\[1\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_w_index\[1\]\[2\] cache_w_index\[0\]\[2\] " "Duplicate LATCH primitive \"cache_w_index\[1\]\[2\]\" merged with LATCH primitive \"cache_w_index\[0\]\[2\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_w_index\[1\]\[3\] cache_w_index\[0\]\[3\] " "Duplicate LATCH primitive \"cache_w_index\[1\]\[3\]\" merged with LATCH primitive \"cache_w_index\[0\]\[3\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_w_index\[1\]\[4\] cache_w_index\[0\]\[4\] " "Duplicate LATCH primitive \"cache_w_index\[1\]\[4\]\" merged with LATCH primitive \"cache_w_index\[0\]\[4\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_w_index\[1\]\[5\] cache_w_index\[0\]\[5\] " "Duplicate LATCH primitive \"cache_w_index\[1\]\[5\]\" merged with LATCH primitive \"cache_w_index\[0\]\[5\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_w_index\[1\]\[6\] cache_w_index\[0\]\[6\] " "Duplicate LATCH primitive \"cache_w_index\[1\]\[6\]\" merged with LATCH primitive \"cache_w_index\[0\]\[6\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_r_offset\[1\]\[0\] cache_r_offset\[0\]\[0\] " "Duplicate LATCH primitive \"cache_r_offset\[1\]\[0\]\" merged with LATCH primitive \"cache_r_offset\[0\]\[0\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cache_r_offset\[1\]\[1\] cache_r_offset\[0\]\[1\] " "Duplicate LATCH primitive \"cache_r_offset\[1\]\[1\]\" merged with LATCH primitive \"cache_r_offset\[0\]\[1\]\"" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 448 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426889559017 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1426889559017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "KO_index " "Latch KO_index has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current.init " "Ports D and ENA on the latch are fed by the same signal current.init" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426889559017 ""}  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426889559017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "empty_index " "Latch empty_index has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current.busy " "Ports D and ENA on the latch are fed by the same signal current.busy" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426889559017 ""}  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426889559017 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vhdl/cache_final.vhd" "" { Text "C:/altera/CAL/Project/vhdl/cache_final.vhd" 106 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426889559033 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1426889559033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426889559799 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426889561376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426889563110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426889563110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1012 " "Implemented 1012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426889565001 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426889565001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "750 " "Implemented 750 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426889565001 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426889565001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426889565001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426889565188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 18:12:45 2015 " "Processing ended: Fri Mar 20 18:12:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426889565188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426889565188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426889565188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426889565188 ""}
