// Seed: 3931311788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  assign module_1.id_3 = 0;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd43
) (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 _id_2,
    input supply0 _id_3
);
  logic [id_3  +  1  -  -1 : ~  id_2] id_5[-1 : id_2];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
