<stg><name>mult_hw_Pipeline_readA</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %itr = alloca i32 1

]]></Node>
<StgValue><ssdm name="itr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i13 0, i13 %itr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body:0 %itr_1 = load i13 %itr

]]></Node>
<StgValue><ssdm name="itr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body:3 %icmp_ln25 = icmp_eq  i13 %itr_1, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body:4 %add_ln25 = add i13 %itr_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln25 = br i1 %icmp_ln25, void %for.body.split, void %readB.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
for.body.split:2 %itr_cast = zext i13 %itr_1

]]></Node>
<StgValue><ssdm name="itr_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="13">
<![CDATA[
for.body.split:32 %trunc_ln31_2 = trunc i13 %itr_1

]]></Node>
<StgValue><ssdm name="trunc_ln31_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:33 %add_ln31_1 = add i64 %itr_cast, i64 %in1_read

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:34 %trunc_ln31_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln31_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="62">
<![CDATA[
for.body.split:35 %sext_ln31 = sext i62 %trunc_ln31_4

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:36 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:39 %add_ln31_2 = add i2 %trunc_ln31_2, i2 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19.exit:1 %store_ln25 = store i13 %add_ln25, i13 %itr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:37 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:37 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="39" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:37 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="40" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:37 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="41" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:37 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="42" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:37 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="43" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:37 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="44" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body.split:38 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
readB.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %j_load = load i32 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:1 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:3 %speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln26"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:4 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:5 %icmp_ln27 = icmp_eq  i32 %j_load, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:6 %add_ln29 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:7 %j_1 = select i1 %icmp_ln27, i32 0, i32 %j_load

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32">
<![CDATA[
for.body.split:8 %trunc_ln27 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:9 %i_2 = select i1 %icmp_ln27, i32 %add_ln29, i32 %i_load

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32">
<![CDATA[
for.body.split:10 %trunc_ln31 = trunc i32 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.body.split:11 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32">
<![CDATA[
for.body.split:12 %trunc_ln31_1 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split:13 %add_ln31 = add i12 %shl_ln, i12 %trunc_ln27

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:14 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln31, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:15 %zext_ln31 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:16 %A_V_addr = getelementptr i8 %A_V, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:17 %A_V_1_addr = getelementptr i8 %A_V_1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:18 %A_V_2_addr = getelementptr i8 %A_V_2, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_2_addr"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:19 %A_V_3_addr = getelementptr i8 %A_V_3, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:20 %A_V_4_addr = getelementptr i8 %A_V_4, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_4_addr"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:21 %A_V_5_addr = getelementptr i8 %A_V_5, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_5_addr"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:22 %A_V_6_addr = getelementptr i8 %A_V_6, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_6_addr"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %A_V_7_addr = getelementptr i8 %A_V_7, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_7_addr"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:24 %A_V_8_addr = getelementptr i8 %A_V_8, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_8_addr"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:25 %A_V_9_addr = getelementptr i8 %A_V_9, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_9_addr"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:26 %A_V_10_addr = getelementptr i8 %A_V_10, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_10_addr"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:27 %A_V_11_addr = getelementptr i8 %A_V_11, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_11_addr"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:28 %A_V_12_addr = getelementptr i8 %A_V_12, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_12_addr"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:29 %A_V_13_addr = getelementptr i8 %A_V_13, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_13_addr"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:30 %A_V_14_addr = getelementptr i8 %A_V_14, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_14_addr"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:31 %A_V_15_addr = getelementptr i8 %A_V_15, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="A_V_15_addr"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.body.split:40 %shl_ln31_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln31_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln31_1"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
for.body.split:41 %zext_ln31_1 = zext i5 %shl_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:42 %lshr_ln31 = lshr i32 %gmem0_addr_read, i32 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="lshr_ln31"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
for.body.split:43 %trunc_ln31_3 = trunc i32 %lshr_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31_3"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.body.split:44 %switch_ln31 = switch i4 %trunc_ln31_1, void %arrayidx19.case.15, i4 0, void %arrayidx19.case.0, i4 1, void %arrayidx19.case.1, i4 2, void %arrayidx19.case.2, i4 3, void %arrayidx19.case.3, i4 4, void %arrayidx19.case.4, i4 5, void %arrayidx19.case.5, i4 6, void %arrayidx19.case.6, i4 7, void %arrayidx19.case.7, i4 8, void %arrayidx19.case.8, i4 9, void %arrayidx19.case.9, i4 10, void %arrayidx19.case.10, i4 11, void %arrayidx19.case.11, i4 12, void %arrayidx19.case.12, i4 13, void %arrayidx19.case.13, i4 14, void %arrayidx19.case.14

]]></Node>
<StgValue><ssdm name="switch_ln31"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.14:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.14:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.13:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.13:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.12:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.12:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.11:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.11:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.10:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.10:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.9:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.9:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.8:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.8:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.7:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.7:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.6:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.6:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.5:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.5:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.4:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.4:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.3:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.3:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.2:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.2:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.1:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.1:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.0:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.0:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx19.case.15:0 %store_ln31 = store i8 %trunc_ln31_3, i8 %A_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.case.15:1 %br_ln31 = br void %arrayidx19.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx19.exit:0 %j_2 = add i32 %j_1, i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19.exit:2 %store_ln25 = store i32 %i_2, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19.exit:3 %store_ln25 = store i32 %j_2, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19.exit:4 %br_ln25 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="152" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="153" name="A_V" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="A_V_1" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="A_V_2" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="A_V_3" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="A_V_4" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="A_V_5" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="A_V_6" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="A_V_7" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="A_V_8" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="A_V_9" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="A_V_10" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="A_V_11" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="165" name="A_V_12" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="A_V_13" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="A_V_14" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="A_V_15" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="A_V_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="in1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in1"/></StgValue>
</port>
<port id="170" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="172" from="StgValue_171" to="j" fromId="171" toId="13">
</dataflow>
<dataflow id="173" from="StgValue_171" to="i" fromId="171" toId="14">
</dataflow>
<dataflow id="174" from="StgValue_171" to="itr" fromId="171" toId="15">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="175" toId="16">
</dataflow>
<dataflow id="177" from="gmem0" to="specinterface_ln0" fromId="152" toId="16">
</dataflow>
<dataflow id="179" from="empty" to="specinterface_ln0" fromId="178" toId="16">
</dataflow>
<dataflow id="181" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="16">
</dataflow>
<dataflow id="182" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="16">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="183" toId="16">
</dataflow>
<dataflow id="185" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="16">
</dataflow>
<dataflow id="187" from="StgValue_186" to="specinterface_ln0" fromId="186" toId="16">
</dataflow>
<dataflow id="189" from="empty_1" to="specinterface_ln0" fromId="188" toId="16">
</dataflow>
<dataflow id="191" from="empty_2" to="specinterface_ln0" fromId="190" toId="16">
</dataflow>
<dataflow id="192" from="empty_0" to="specinterface_ln0" fromId="183" toId="16">
</dataflow>
<dataflow id="194" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="16">
</dataflow>
<dataflow id="195" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="16">
</dataflow>
<dataflow id="196" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="16">
</dataflow>
<dataflow id="197" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="16">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="183" toId="16">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="183" toId="16">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specinterface_ln0" fromId="200" toId="16">
</dataflow>
<dataflow id="202" from="StgValue_180" to="specinterface_ln0" fromId="180" toId="16">
</dataflow>
<dataflow id="204" from="_ssdm_op_Read.ap_auto.i2" to="trunc_ln_read" fromId="203" toId="17">
</dataflow>
<dataflow id="205" from="trunc_ln" to="trunc_ln_read" fromId="170" toId="17">
</dataflow>
<dataflow id="207" from="_ssdm_op_Read.ap_auto.i64" to="in1_read" fromId="206" toId="18">
</dataflow>
<dataflow id="208" from="in1" to="in1_read" fromId="169" toId="18">
</dataflow>
<dataflow id="210" from="StgValue_209" to="store_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="211" from="itr" to="store_ln0" fromId="15" toId="19">
</dataflow>
<dataflow id="212" from="StgValue_180" to="store_ln0" fromId="180" toId="20">
</dataflow>
<dataflow id="213" from="i" to="store_ln0" fromId="14" toId="20">
</dataflow>
<dataflow id="214" from="StgValue_180" to="store_ln0" fromId="180" toId="21">
</dataflow>
<dataflow id="215" from="j" to="store_ln0" fromId="13" toId="21">
</dataflow>
<dataflow id="216" from="itr" to="itr_1" fromId="15" toId="23">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="217" toId="24">
</dataflow>
<dataflow id="219" from="gmem0" to="specbitsmap_ln0" fromId="152" toId="24">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="220" toId="25">
</dataflow>
<dataflow id="222" from="StgValue_200" to="specpipeline_ln0" fromId="200" toId="25">
</dataflow>
<dataflow id="223" from="StgValue_180" to="specpipeline_ln0" fromId="180" toId="25">
</dataflow>
<dataflow id="224" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="25">
</dataflow>
<dataflow id="225" from="StgValue_180" to="specpipeline_ln0" fromId="180" toId="25">
</dataflow>
<dataflow id="227" from="p_str" to="specpipeline_ln0" fromId="226" toId="25">
</dataflow>
<dataflow id="228" from="itr_1" to="icmp_ln25" fromId="23" toId="26">
</dataflow>
<dataflow id="230" from="StgValue_229" to="icmp_ln25" fromId="229" toId="26">
</dataflow>
<dataflow id="231" from="itr_1" to="add_ln25" fromId="23" toId="27">
</dataflow>
<dataflow id="233" from="StgValue_232" to="add_ln25" fromId="232" toId="27">
</dataflow>
<dataflow id="234" from="icmp_ln25" to="br_ln25" fromId="26" toId="28">
</dataflow>
<dataflow id="235" from="itr_1" to="itr_cast" fromId="23" toId="29">
</dataflow>
<dataflow id="236" from="itr_1" to="trunc_ln31_2" fromId="23" toId="30">
</dataflow>
<dataflow id="237" from="itr_cast" to="add_ln31_1" fromId="29" toId="31">
</dataflow>
<dataflow id="238" from="in1_read" to="add_ln31_1" fromId="18" toId="31">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln31_4" fromId="239" toId="32">
</dataflow>
<dataflow id="241" from="add_ln31_1" to="trunc_ln31_4" fromId="31" toId="32">
</dataflow>
<dataflow id="243" from="StgValue_242" to="trunc_ln31_4" fromId="242" toId="32">
</dataflow>
<dataflow id="245" from="StgValue_244" to="trunc_ln31_4" fromId="244" toId="32">
</dataflow>
<dataflow id="246" from="trunc_ln31_4" to="sext_ln31" fromId="32" toId="33">
</dataflow>
<dataflow id="247" from="gmem0" to="gmem0_addr" fromId="152" toId="34">
</dataflow>
<dataflow id="248" from="sext_ln31" to="gmem0_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="249" from="trunc_ln31_2" to="add_ln31_2" fromId="30" toId="35">
</dataflow>
<dataflow id="250" from="trunc_ln_read" to="add_ln31_2" fromId="17" toId="35">
</dataflow>
<dataflow id="251" from="add_ln25" to="store_ln25" fromId="27" toId="36">
</dataflow>
<dataflow id="252" from="itr" to="store_ln25" fromId="15" toId="36">
</dataflow>
<dataflow id="254" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="253" toId="37">
</dataflow>
<dataflow id="255" from="gmem0_addr" to="gmem0_load_req" fromId="34" toId="37">
</dataflow>
<dataflow id="256" from="StgValue_171" to="gmem0_load_req" fromId="171" toId="37">
</dataflow>
<dataflow id="257" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="253" toId="38">
</dataflow>
<dataflow id="258" from="gmem0_addr" to="gmem0_load_req" fromId="34" toId="38">
</dataflow>
<dataflow id="259" from="StgValue_171" to="gmem0_load_req" fromId="171" toId="38">
</dataflow>
<dataflow id="260" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="253" toId="39">
</dataflow>
<dataflow id="261" from="gmem0_addr" to="gmem0_load_req" fromId="34" toId="39">
</dataflow>
<dataflow id="262" from="StgValue_171" to="gmem0_load_req" fromId="171" toId="39">
</dataflow>
<dataflow id="263" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="253" toId="40">
</dataflow>
<dataflow id="264" from="gmem0_addr" to="gmem0_load_req" fromId="34" toId="40">
</dataflow>
<dataflow id="265" from="StgValue_171" to="gmem0_load_req" fromId="171" toId="40">
</dataflow>
<dataflow id="266" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="253" toId="41">
</dataflow>
<dataflow id="267" from="gmem0_addr" to="gmem0_load_req" fromId="34" toId="41">
</dataflow>
<dataflow id="268" from="StgValue_171" to="gmem0_load_req" fromId="171" toId="41">
</dataflow>
<dataflow id="269" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="253" toId="42">
</dataflow>
<dataflow id="270" from="gmem0_addr" to="gmem0_load_req" fromId="34" toId="42">
</dataflow>
<dataflow id="271" from="StgValue_171" to="gmem0_load_req" fromId="171" toId="42">
</dataflow>
<dataflow id="272" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem0_load_req" fromId="253" toId="43">
</dataflow>
<dataflow id="273" from="gmem0_addr" to="gmem0_load_req" fromId="34" toId="43">
</dataflow>
<dataflow id="274" from="StgValue_171" to="gmem0_load_req" fromId="171" toId="43">
</dataflow>
<dataflow id="276" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem0_addr_read" fromId="275" toId="44">
</dataflow>
<dataflow id="277" from="gmem0_addr" to="gmem0_addr_read" fromId="34" toId="44">
</dataflow>
<dataflow id="278" from="j" to="j_load" fromId="13" toId="45">
</dataflow>
<dataflow id="279" from="i" to="i_load" fromId="14" toId="46">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln26" fromId="280" toId="47">
</dataflow>
<dataflow id="283" from="StgValue_282" to="speclooptripcount_ln26" fromId="282" toId="47">
</dataflow>
<dataflow id="284" from="StgValue_282" to="speclooptripcount_ln26" fromId="282" toId="47">
</dataflow>
<dataflow id="285" from="StgValue_282" to="speclooptripcount_ln26" fromId="282" toId="47">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="286" toId="48">
</dataflow>
<dataflow id="289" from="empty_15" to="specloopname_ln25" fromId="288" toId="48">
</dataflow>
<dataflow id="290" from="j_load" to="icmp_ln27" fromId="45" toId="49">
</dataflow>
<dataflow id="292" from="StgValue_291" to="icmp_ln27" fromId="291" toId="49">
</dataflow>
<dataflow id="293" from="i_load" to="add_ln29" fromId="46" toId="50">
</dataflow>
<dataflow id="294" from="StgValue_171" to="add_ln29" fromId="171" toId="50">
</dataflow>
<dataflow id="295" from="icmp_ln27" to="j_1" fromId="49" toId="51">
</dataflow>
<dataflow id="296" from="StgValue_180" to="j_1" fromId="180" toId="51">
</dataflow>
<dataflow id="297" from="j_load" to="j_1" fromId="45" toId="51">
</dataflow>
<dataflow id="298" from="j_1" to="trunc_ln27" fromId="51" toId="52">
</dataflow>
<dataflow id="299" from="icmp_ln27" to="i_2" fromId="49" toId="53">
</dataflow>
<dataflow id="300" from="add_ln29" to="i_2" fromId="50" toId="53">
</dataflow>
<dataflow id="301" from="i_load" to="i_2" fromId="46" toId="53">
</dataflow>
<dataflow id="302" from="i_2" to="trunc_ln31" fromId="53" toId="54">
</dataflow>
<dataflow id="304" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="shl_ln" fromId="303" toId="55">
</dataflow>
<dataflow id="305" from="trunc_ln31" to="shl_ln" fromId="54" toId="55">
</dataflow>
<dataflow id="307" from="StgValue_306" to="shl_ln" fromId="306" toId="55">
</dataflow>
<dataflow id="308" from="j_1" to="trunc_ln31_1" fromId="51" toId="56">
</dataflow>
<dataflow id="309" from="shl_ln" to="add_ln31" fromId="55" toId="57">
</dataflow>
<dataflow id="310" from="trunc_ln27" to="add_ln31" fromId="52" toId="57">
</dataflow>
<dataflow id="312" from="_ssdm_op_PartSelect.i8.i12.i32.i32" to="lshr_ln" fromId="311" toId="58">
</dataflow>
<dataflow id="313" from="add_ln31" to="lshr_ln" fromId="57" toId="58">
</dataflow>
<dataflow id="315" from="StgValue_314" to="lshr_ln" fromId="314" toId="58">
</dataflow>
<dataflow id="317" from="StgValue_316" to="lshr_ln" fromId="316" toId="58">
</dataflow>
<dataflow id="318" from="lshr_ln" to="zext_ln31" fromId="58" toId="59">
</dataflow>
<dataflow id="319" from="A_V" to="A_V_addr" fromId="153" toId="60">
</dataflow>
<dataflow id="321" from="StgValue_320" to="A_V_addr" fromId="320" toId="60">
</dataflow>
<dataflow id="322" from="zext_ln31" to="A_V_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="323" from="A_V_1" to="A_V_1_addr" fromId="154" toId="61">
</dataflow>
<dataflow id="324" from="StgValue_320" to="A_V_1_addr" fromId="320" toId="61">
</dataflow>
<dataflow id="325" from="zext_ln31" to="A_V_1_addr" fromId="59" toId="61">
</dataflow>
<dataflow id="326" from="A_V_2" to="A_V_2_addr" fromId="155" toId="62">
</dataflow>
<dataflow id="327" from="StgValue_320" to="A_V_2_addr" fromId="320" toId="62">
</dataflow>
<dataflow id="328" from="zext_ln31" to="A_V_2_addr" fromId="59" toId="62">
</dataflow>
<dataflow id="329" from="A_V_3" to="A_V_3_addr" fromId="156" toId="63">
</dataflow>
<dataflow id="330" from="StgValue_320" to="A_V_3_addr" fromId="320" toId="63">
</dataflow>
<dataflow id="331" from="zext_ln31" to="A_V_3_addr" fromId="59" toId="63">
</dataflow>
<dataflow id="332" from="A_V_4" to="A_V_4_addr" fromId="157" toId="64">
</dataflow>
<dataflow id="333" from="StgValue_320" to="A_V_4_addr" fromId="320" toId="64">
</dataflow>
<dataflow id="334" from="zext_ln31" to="A_V_4_addr" fromId="59" toId="64">
</dataflow>
<dataflow id="335" from="A_V_5" to="A_V_5_addr" fromId="158" toId="65">
</dataflow>
<dataflow id="336" from="StgValue_320" to="A_V_5_addr" fromId="320" toId="65">
</dataflow>
<dataflow id="337" from="zext_ln31" to="A_V_5_addr" fromId="59" toId="65">
</dataflow>
<dataflow id="338" from="A_V_6" to="A_V_6_addr" fromId="159" toId="66">
</dataflow>
<dataflow id="339" from="StgValue_320" to="A_V_6_addr" fromId="320" toId="66">
</dataflow>
<dataflow id="340" from="zext_ln31" to="A_V_6_addr" fromId="59" toId="66">
</dataflow>
<dataflow id="341" from="A_V_7" to="A_V_7_addr" fromId="160" toId="67">
</dataflow>
<dataflow id="342" from="StgValue_320" to="A_V_7_addr" fromId="320" toId="67">
</dataflow>
<dataflow id="343" from="zext_ln31" to="A_V_7_addr" fromId="59" toId="67">
</dataflow>
<dataflow id="344" from="A_V_8" to="A_V_8_addr" fromId="161" toId="68">
</dataflow>
<dataflow id="345" from="StgValue_320" to="A_V_8_addr" fromId="320" toId="68">
</dataflow>
<dataflow id="346" from="zext_ln31" to="A_V_8_addr" fromId="59" toId="68">
</dataflow>
<dataflow id="347" from="A_V_9" to="A_V_9_addr" fromId="162" toId="69">
</dataflow>
<dataflow id="348" from="StgValue_320" to="A_V_9_addr" fromId="320" toId="69">
</dataflow>
<dataflow id="349" from="zext_ln31" to="A_V_9_addr" fromId="59" toId="69">
</dataflow>
<dataflow id="350" from="A_V_10" to="A_V_10_addr" fromId="163" toId="70">
</dataflow>
<dataflow id="351" from="StgValue_320" to="A_V_10_addr" fromId="320" toId="70">
</dataflow>
<dataflow id="352" from="zext_ln31" to="A_V_10_addr" fromId="59" toId="70">
</dataflow>
<dataflow id="353" from="A_V_11" to="A_V_11_addr" fromId="164" toId="71">
</dataflow>
<dataflow id="354" from="StgValue_320" to="A_V_11_addr" fromId="320" toId="71">
</dataflow>
<dataflow id="355" from="zext_ln31" to="A_V_11_addr" fromId="59" toId="71">
</dataflow>
<dataflow id="356" from="A_V_12" to="A_V_12_addr" fromId="165" toId="72">
</dataflow>
<dataflow id="357" from="StgValue_320" to="A_V_12_addr" fromId="320" toId="72">
</dataflow>
<dataflow id="358" from="zext_ln31" to="A_V_12_addr" fromId="59" toId="72">
</dataflow>
<dataflow id="359" from="A_V_13" to="A_V_13_addr" fromId="166" toId="73">
</dataflow>
<dataflow id="360" from="StgValue_320" to="A_V_13_addr" fromId="320" toId="73">
</dataflow>
<dataflow id="361" from="zext_ln31" to="A_V_13_addr" fromId="59" toId="73">
</dataflow>
<dataflow id="362" from="A_V_14" to="A_V_14_addr" fromId="167" toId="74">
</dataflow>
<dataflow id="363" from="StgValue_320" to="A_V_14_addr" fromId="320" toId="74">
</dataflow>
<dataflow id="364" from="zext_ln31" to="A_V_14_addr" fromId="59" toId="74">
</dataflow>
<dataflow id="365" from="A_V_15" to="A_V_15_addr" fromId="168" toId="75">
</dataflow>
<dataflow id="366" from="StgValue_320" to="A_V_15_addr" fromId="320" toId="75">
</dataflow>
<dataflow id="367" from="zext_ln31" to="A_V_15_addr" fromId="59" toId="75">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln31_1" fromId="368" toId="76">
</dataflow>
<dataflow id="370" from="add_ln31_2" to="shl_ln31_1" fromId="35" toId="76">
</dataflow>
<dataflow id="372" from="StgValue_371" to="shl_ln31_1" fromId="371" toId="76">
</dataflow>
<dataflow id="373" from="shl_ln31_1" to="zext_ln31_1" fromId="76" toId="77">
</dataflow>
<dataflow id="374" from="gmem0_addr_read" to="lshr_ln31" fromId="44" toId="78">
</dataflow>
<dataflow id="375" from="zext_ln31_1" to="lshr_ln31" fromId="77" toId="78">
</dataflow>
<dataflow id="376" from="lshr_ln31" to="trunc_ln31_3" fromId="78" toId="79">
</dataflow>
<dataflow id="377" from="trunc_ln31_1" to="switch_ln31" fromId="56" toId="80">
</dataflow>
<dataflow id="379" from="StgValue_378" to="switch_ln31" fromId="378" toId="80">
</dataflow>
<dataflow id="381" from="StgValue_380" to="switch_ln31" fromId="380" toId="80">
</dataflow>
<dataflow id="383" from="StgValue_382" to="switch_ln31" fromId="382" toId="80">
</dataflow>
<dataflow id="385" from="StgValue_384" to="switch_ln31" fromId="384" toId="80">
</dataflow>
<dataflow id="387" from="StgValue_386" to="switch_ln31" fromId="386" toId="80">
</dataflow>
<dataflow id="389" from="StgValue_388" to="switch_ln31" fromId="388" toId="80">
</dataflow>
<dataflow id="391" from="StgValue_390" to="switch_ln31" fromId="390" toId="80">
</dataflow>
<dataflow id="393" from="StgValue_392" to="switch_ln31" fromId="392" toId="80">
</dataflow>
<dataflow id="395" from="StgValue_394" to="switch_ln31" fromId="394" toId="80">
</dataflow>
<dataflow id="397" from="StgValue_396" to="switch_ln31" fromId="396" toId="80">
</dataflow>
<dataflow id="399" from="StgValue_398" to="switch_ln31" fromId="398" toId="80">
</dataflow>
<dataflow id="401" from="StgValue_400" to="switch_ln31" fromId="400" toId="80">
</dataflow>
<dataflow id="403" from="StgValue_402" to="switch_ln31" fromId="402" toId="80">
</dataflow>
<dataflow id="405" from="StgValue_404" to="switch_ln31" fromId="404" toId="80">
</dataflow>
<dataflow id="407" from="StgValue_406" to="switch_ln31" fromId="406" toId="80">
</dataflow>
<dataflow id="408" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="81">
</dataflow>
<dataflow id="409" from="A_V_14_addr" to="store_ln31" fromId="74" toId="81">
</dataflow>
<dataflow id="410" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="83">
</dataflow>
<dataflow id="411" from="A_V_13_addr" to="store_ln31" fromId="73" toId="83">
</dataflow>
<dataflow id="412" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="85">
</dataflow>
<dataflow id="413" from="A_V_12_addr" to="store_ln31" fromId="72" toId="85">
</dataflow>
<dataflow id="414" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="87">
</dataflow>
<dataflow id="415" from="A_V_11_addr" to="store_ln31" fromId="71" toId="87">
</dataflow>
<dataflow id="416" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="89">
</dataflow>
<dataflow id="417" from="A_V_10_addr" to="store_ln31" fromId="70" toId="89">
</dataflow>
<dataflow id="418" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="91">
</dataflow>
<dataflow id="419" from="A_V_9_addr" to="store_ln31" fromId="69" toId="91">
</dataflow>
<dataflow id="420" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="93">
</dataflow>
<dataflow id="421" from="A_V_8_addr" to="store_ln31" fromId="68" toId="93">
</dataflow>
<dataflow id="422" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="95">
</dataflow>
<dataflow id="423" from="A_V_7_addr" to="store_ln31" fromId="67" toId="95">
</dataflow>
<dataflow id="424" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="97">
</dataflow>
<dataflow id="425" from="A_V_6_addr" to="store_ln31" fromId="66" toId="97">
</dataflow>
<dataflow id="426" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="99">
</dataflow>
<dataflow id="427" from="A_V_5_addr" to="store_ln31" fromId="65" toId="99">
</dataflow>
<dataflow id="428" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="101">
</dataflow>
<dataflow id="429" from="A_V_4_addr" to="store_ln31" fromId="64" toId="101">
</dataflow>
<dataflow id="430" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="103">
</dataflow>
<dataflow id="431" from="A_V_3_addr" to="store_ln31" fromId="63" toId="103">
</dataflow>
<dataflow id="432" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="105">
</dataflow>
<dataflow id="433" from="A_V_2_addr" to="store_ln31" fromId="62" toId="105">
</dataflow>
<dataflow id="434" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="107">
</dataflow>
<dataflow id="435" from="A_V_1_addr" to="store_ln31" fromId="61" toId="107">
</dataflow>
<dataflow id="436" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="109">
</dataflow>
<dataflow id="437" from="A_V_addr" to="store_ln31" fromId="60" toId="109">
</dataflow>
<dataflow id="438" from="trunc_ln31_3" to="store_ln31" fromId="79" toId="111">
</dataflow>
<dataflow id="439" from="A_V_15_addr" to="store_ln31" fromId="75" toId="111">
</dataflow>
<dataflow id="440" from="j_1" to="j_2" fromId="51" toId="113">
</dataflow>
<dataflow id="441" from="StgValue_171" to="j_2" fromId="171" toId="113">
</dataflow>
<dataflow id="442" from="i_2" to="store_ln25" fromId="53" toId="114">
</dataflow>
<dataflow id="443" from="i" to="store_ln25" fromId="14" toId="114">
</dataflow>
<dataflow id="444" from="j_2" to="store_ln25" fromId="113" toId="115">
</dataflow>
<dataflow id="445" from="j" to="store_ln25" fromId="13" toId="115">
</dataflow>
<dataflow id="446" from="icmp_ln25" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="447" from="trunc_ln31_1" to="StgValue_11" fromId="56" toId="11">
</dataflow>
<dataflow id="448" from="icmp_ln25" to="StgValue_10" fromId="26" toId="10">
</dataflow>
</dataflows>


</stg>
