#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar  9 09:17:07 2022
# Process ID: 6568
# Current directory: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4472 D:\Documents\xploce02\digital-electronics-1\labs\04-segment\display\display.xpr
# Log file: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/vivado.log
# Journal file: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1374.398 ; gain = 212.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/top.vhd:47]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (1#1) [D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/top.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.621 ; gain = 260.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1443.723 ; gain = 281.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1443.723 ; gain = 281.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50.xdc]
Finished Parsing XDC File [D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/constrs_1/new/nexys-a7-50.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.332 ; gain = 374.227
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1536.332 ; gain = 512.711
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hex_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_hex_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.sim/sim_1/behav/xsim'
"xelab -wto c5e5125325214b0bb78926016f19b50e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c5e5125325214b0bb78926016f19b50e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_hex_7seg
Built simulation snapshot tb_hex_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hex_7seg_behav -key {Behavioral:sim_1:Functional:tb_hex_7seg} -tclbatch {tb_hex_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_hex_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
Error: Input combination 1000 FAILED
Time: 450 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
Error: Input combination 1001 FAILED
Time: 500 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
Error: Input combination 1010 FAILED
Time: 550 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
Error: Input combination 1011 FAILED
Time: 600 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
Note: Stimulus process finished
Time: 800 ns  Iteration: 0  Process: /tb_hex_7seg/p_stimulus  File: D:/Documents/xploce02/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hex_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.332 ; gain = 0.000
