// ========================================================================== //
// Copyright (c) 2022 - 2026 NVIDIA Corporation & Affiliates.                 //
// All rights reserved.                                                       //
//                                                                            //
// This source code and the accompanying materials are made available under   //
// the terms of the Apache License 2.0 which accompanies this distribution.   //
// ========================================================================== //

// RUN: cudaq-translate --convert-to=qir-base %s | FileCheck %s

func.func @__nvqpp__mlirgen__t1() attributes {"cudaq-kernel"} {
  %c2_i32 = arith.constant 2 : i32
  %0 = arith.extsi %c2_i32 : i32 to i64
  %c2_i64 = arith.constant 2 : i64
  %1 = quake.alloca !quake.veq<2>
  %c1_i32 = arith.constant 1 : i32
  %2 = arith.extsi %c1_i32 : i32 to i64
  %3 = quake.extract_ref %1[%2] : (!quake.veq<2>,i64) -> !quake.ref
  %4 = quake.mz %3 : (!quake.ref) -> !quake.measure
  return
}

// CHECK-LABEL: define void @__nvqpp__mlirgen__t1()
// CHECK:         tail call void @__quantum__qis__mz__body(%[[VAL_0:.*]]* nonnull inttoptr (i64 1 to %[[VAL_0]]*), %[[VAL_1:.*]]* null)
// CHECK:         tail call void @__quantum__rt__result_record_output(%[[VAL_1]]* null, i8* nonnull getelementptr inbounds ([7 x i8], [7 x i8]* @cstr.72303030303000, i64 0, i64 0))
// CHECK:         ret void
// CHECK:       }

// CHECK:       = { "output_labeling_schema"="schema_id" "output_names"="{{\[\[\[}}0,[1,\22r00000\22]]]]" "qir_profiles"="base_profile" "requiredQubits"="2" "requiredResults"="1" }
