#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023ca50880a0 .scope module, "usingjk" "usingjk" 2 27;
 .timescale 0 0;
v0000023ca50dbce0_0 .net "FA", 0 0, v0000023ca507b760_0;  1 drivers
v0000023ca50dbd80_0 .net "FB", 0 0, v0000023ca507bd00_0;  1 drivers
v0000023ca50dab60_0 .net "state", 1 0, L_0000023ca50daa20;  1 drivers
v0000023ca50dbec0_0 .var "t_clock", 0 0;
v0000023ca50dbc40_0 .var "t_reset", 0 0;
L_0000023ca50daa20 .concat [ 1 1 0 0], v0000023ca507bd00_0, v0000023ca507b760_0;
S_0000023ca5088230 .scope module, "p" "using_jk" 2 30, 2 1 0, S_0000023ca50880a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "FA";
    .port_info 1 /OUTPUT 1 "FB";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
v0000023ca50db920_0 .net "FA", 0 0, v0000023ca507b760_0;  alias, 1 drivers
v0000023ca50da8e0_0 .net "FB", 0 0, v0000023ca507bd00_0;  alias, 1 drivers
L_0000023ca50dc088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ca50db740_0 .net "JA", 0 0, L_0000023ca50dc088;  1 drivers
L_0000023ca50dc0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ca50daca0_0 .net "JB", 0 0, L_0000023ca50dc0d0;  1 drivers
L_0000023ca50dc118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ca50db4c0_0 .net "KA", 0 0, L_0000023ca50dc118;  1 drivers
L_0000023ca50dc160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023ca50db240_0 .net "KB", 0 0, L_0000023ca50dc160;  1 drivers
v0000023ca50dbb00_0 .net "clock", 0 0, v0000023ca50dbec0_0;  1 drivers
v0000023ca50dafc0_0 .net "reset", 0 0, v0000023ca50dbc40_0;  1 drivers
S_0000023ca50868d0 .scope module, "J_A" "JKFF" 2 10, 2 14 0, S_0000023ca5088230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_0000023ca5079510 .functor NOT 1, v0000023ca507b760_0, C4<0>, C4<0>, C4<0>;
L_0000023ca50797b0 .functor AND 1, L_0000023ca50dc088, L_0000023ca5079510, C4<1>, C4<1>;
L_0000023ca5079660 .functor NOT 1, L_0000023ca50dc118, C4<0>, C4<0>, C4<0>;
L_0000023ca5079970 .functor AND 1, L_0000023ca5079660, v0000023ca507b760_0, C4<1>, C4<1>;
L_0000023ca50795f0 .functor OR 1, L_0000023ca50797b0, L_0000023ca5079970, C4<0>, C4<0>;
v0000023ca507b260_0 .net "Clk", 0 0, v0000023ca50dbec0_0;  alias, 1 drivers
v0000023ca507b620_0 .net "J", 0 0, L_0000023ca50dc088;  alias, 1 drivers
v0000023ca507b300_0 .net "JK", 0 0, L_0000023ca50795f0;  1 drivers
v0000023ca507bbc0_0 .net "K", 0 0, L_0000023ca50dc118;  alias, 1 drivers
v0000023ca507b120_0 .net "Q", 0 0, v0000023ca507b760_0;  alias, 1 drivers
v0000023ca507b080_0 .net *"_ivl_0", 0 0, L_0000023ca5079510;  1 drivers
v0000023ca507b3a0_0 .net *"_ivl_2", 0 0, L_0000023ca50797b0;  1 drivers
v0000023ca507b440_0 .net *"_ivl_4", 0 0, L_0000023ca5079660;  1 drivers
v0000023ca507b6c0_0 .net *"_ivl_6", 0 0, L_0000023ca5079970;  1 drivers
v0000023ca507b800_0 .net "rst", 0 0, v0000023ca50dbc40_0;  alias, 1 drivers
S_0000023ca5086a60 .scope module, "JK1" "DFF" 2 18, 2 21 0, S_0000023ca50868d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v0000023ca507bc60_0 .net "Clk", 0 0, v0000023ca50dbec0_0;  alias, 1 drivers
v0000023ca507b1c0_0 .net "D", 0 0, L_0000023ca50795f0;  alias, 1 drivers
v0000023ca507b760_0 .var "Q", 0 0;
v0000023ca507ba80_0 .net "rst", 0 0, v0000023ca50dbc40_0;  alias, 1 drivers
E_0000023ca5074710/0 .event negedge, v0000023ca507ba80_0;
E_0000023ca5074710/1 .event posedge, v0000023ca507bc60_0;
E_0000023ca5074710 .event/or E_0000023ca5074710/0, E_0000023ca5074710/1;
S_0000023ca5083ad0 .scope module, "J_B" "JKFF" 2 11, 2 14 0, S_0000023ca5088230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_0000023ca50794a0 .functor NOT 1, v0000023ca507bd00_0, C4<0>, C4<0>, C4<0>;
L_0000023ca5079820 .functor AND 1, L_0000023ca50dc0d0, L_0000023ca50794a0, C4<1>, C4<1>;
L_0000023ca50796d0 .functor NOT 1, L_0000023ca50dc160, C4<0>, C4<0>, C4<0>;
L_0000023ca5079740 .functor AND 1, L_0000023ca50796d0, v0000023ca507bd00_0, C4<1>, C4<1>;
L_0000023ca5079a50 .functor OR 1, L_0000023ca5079820, L_0000023ca5079740, C4<0>, C4<0>;
v0000023ca507b940_0 .net "Clk", 0 0, v0000023ca50dbec0_0;  alias, 1 drivers
v0000023ca507b9e0_0 .net "J", 0 0, L_0000023ca50dc0d0;  alias, 1 drivers
v0000023ca507bb20_0 .net "JK", 0 0, L_0000023ca5079a50;  1 drivers
v0000023ca507ae00_0 .net "K", 0 0, L_0000023ca50dc160;  alias, 1 drivers
v0000023ca507aea0_0 .net "Q", 0 0, v0000023ca507bd00_0;  alias, 1 drivers
v0000023ca507af40_0 .net *"_ivl_0", 0 0, L_0000023ca50794a0;  1 drivers
v0000023ca507afe0_0 .net *"_ivl_2", 0 0, L_0000023ca5079820;  1 drivers
v0000023ca50dac00_0 .net *"_ivl_4", 0 0, L_0000023ca50796d0;  1 drivers
v0000023ca50da0c0_0 .net *"_ivl_6", 0 0, L_0000023ca5079740;  1 drivers
v0000023ca50db9c0_0 .net "rst", 0 0, v0000023ca50dbc40_0;  alias, 1 drivers
S_0000023ca5083c60 .scope module, "JK1" "DFF" 2 18, 2 21 0, S_0000023ca5083ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v0000023ca507b4e0_0 .net "Clk", 0 0, v0000023ca50dbec0_0;  alias, 1 drivers
v0000023ca507b580_0 .net "D", 0 0, L_0000023ca5079a50;  alias, 1 drivers
v0000023ca507bd00_0 .var "Q", 0 0;
v0000023ca507b8a0_0 .net "rst", 0 0, v0000023ca50dbc40_0;  alias, 1 drivers
    .scope S_0000023ca5086a60;
T_0 ;
    %wait E_0000023ca5074710;
    %load/vec4 v0000023ca507ba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ca507b760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023ca507b1c0_0;
    %assign/vec4 v0000023ca507b760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023ca5083c60;
T_1 ;
    %wait E_0000023ca5074710;
    %load/vec4 v0000023ca507b8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ca507bd00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023ca507b580_0;
    %assign/vec4 v0000023ca507bd00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023ca50880a0;
T_2 ;
    %vpi_call 2 35 "$dumpfile", "u1.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023ca50880a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023ca50880a0;
T_3 ;
    %delay 150, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000023ca50880a0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ca50dbc40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000023ca50dbc40_0;
    %inv;
    %store/vec4 v0000023ca50dbc40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0000023ca50880a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ca50dbec0_0, 0, 1;
    %pushi/vec4 28, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000023ca50dbec0_0;
    %inv;
    %store/vec4 v0000023ca50dbec0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "jk_normal.v";
