var group___s_p_i__17_x_x__40_x_x =
[
    [ "CHIP_SPI_CONFIG_FORMAT_T", "struct_c_h_i_p___s_p_i___c_o_n_f_i_g___f_o_r_m_a_t___t.html", [
      [ "bits", "struct_c_h_i_p___s_p_i___c_o_n_f_i_g___f_o_r_m_a_t___t.html#ae6fd64af02eea32ad6e7b3c844b2e27e", null ],
      [ "clockMode", "struct_c_h_i_p___s_p_i___c_o_n_f_i_g___f_o_r_m_a_t___t.html#af509ad4e1fc87531667d3dfe96162848", null ],
      [ "dataOrder", "struct_c_h_i_p___s_p_i___c_o_n_f_i_g___f_o_r_m_a_t___t.html#a555e6f3c43b24d077fdc5cf56f3c771d", null ]
    ] ],
    [ "CHIP_SPI_DATA_SETUP_T", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html", [
      [ "cnt", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a884497f3269a8ae82bcd0a4814997702", null ],
      [ "DataSize", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a8b937c433cad1b26446b7313c5cb10f9", null ],
      [ "fnAftFrame", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#aba435a56aed5b586bf4b119ad5d6fe54", null ],
      [ "fnAftTransfer", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a47b631c740e06d583d5b7facf3f11a74", null ],
      [ "fnBefFrame", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a08dda07a875740d4c0f71c17643ba364", null ],
      [ "fnBefTransfer", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a48598ce0768064869905982db0cdc990", null ],
      [ "Length", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#af8d8a0e464944d6e219e87ef2f33d2e0", null ],
      [ "length", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#aebb70c2aab3407a9f05334c47131a43b", null ],
      [ "pRx", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#aa805c0b3ec3ea33aca6a5ee6e90fea6d", null ],
      [ "pRxData", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a25fe2f89e94082cc8c8a851382e69b2b", null ],
      [ "pTx", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a0947f0d02cd56e4a3b068e28bc1c85c6", null ],
      [ "pTxData", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#ab40ee746d3dfd4548dd12b42f5373c61", null ],
      [ "RxCnt", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a7ee1fdf0678544197e387fd3d400b448", null ],
      [ "TxCnt", "struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html#a2ffd07c436d03a2b8cca44792ad9a789", null ]
    ] ],
    [ "CHIP_SPI_BITS_T", "group___s_p_i__17_x_x__40_x_x.html#ga10c76ef7e9a7076919539aa29f195894", null ],
    [ "CHIP_SPI_CLOCK_MODE_T", "group___s_p_i__17_x_x__40_x_x.html#gafebad0f36a2a642484bdecd184abe86a", null ],
    [ "CHIP_SPI_DATA_ORDER_T", "group___s_p_i__17_x_x__40_x_x.html#ga2c49f068dd632e155105a44f00cd8ab1", null ],
    [ "CHIP_SPI_MODE_T", "group___s_p_i__17_x_x__40_x_x.html#ga06e9de2b915562be73d6ae2259332235", null ],
    [ "CHIP_SPI_CALLBACK_T", "group___s_p_i__17_x_x__40_x_x.html#gab12168ce9b8519674d1f60f2b3927c47", null ],
    [ "Chip_SPI_DeInit", "group___s_p_i__17_x_x__40_x_x.html#ga3e66e7da01f6f10c9ead1e39fdbb8914", null ],
    [ "Chip_SPI_GetStatus", "group___s_p_i__17_x_x__40_x_x.html#gad564f27357b94cd8299ee962f10e2788", null ],
    [ "Chip_SPI_Init", "group___s_p_i__17_x_x__40_x_x.html#ga936d4f5bc35cd016cac4e0cffb3723ac", null ],
    [ "Chip_SPI_Int_Disable", "group___s_p_i__17_x_x__40_x_x.html#ga47fb0531fc5a9099e944e5fbf1559405", null ],
    [ "Chip_SPI_Int_Enable", "group___s_p_i__17_x_x__40_x_x.html#ga93b110d6efc9995be889399ae73a91c1", null ],
    [ "Chip_SPI_Int_FlushData", "group___s_p_i__17_x_x__40_x_x.html#gaa97b3c4737db333144cd7143f055d352", null ],
    [ "Chip_SPI_Int_RWFrames16Bits", "group___s_p_i__17_x_x__40_x_x.html#gadf490b03d595debbc9baafe9e9285c31", null ],
    [ "Chip_SPI_Int_RWFrames8Bits", "group___s_p_i__17_x_x__40_x_x.html#gac6ba684a60bd708d35fc986723fca825", null ],
    [ "Chip_SPI_ReadFrames_Blocking", "group___s_p_i__17_x_x__40_x_x.html#gab4f88639a41df6e95d33c0ff6a8cfcee", null ],
    [ "Chip_SPI_RWFrames_Blocking", "group___s_p_i__17_x_x__40_x_x.html#ga1f4842c537c1a80496dd623989b3ce70", null ],
    [ "Chip_SPI_SetBitRate", "group___s_p_i__17_x_x__40_x_x.html#ga05ce3c45d664bacb1e4b930ea885a3ab", null ],
    [ "Chip_SPI_SetFormat", "group___s_p_i__17_x_x__40_x_x.html#gaa125ff57048f4fa3effad317713f66a0", null ],
    [ "Chip_SPI_SetMode", "group___s_p_i__17_x_x__40_x_x.html#gabf0aee17e3cb912585a1a82d326eef60", null ],
    [ "Chip_SPI_WriteFrames_Blocking", "group___s_p_i__17_x_x__40_x_x.html#gaea64fb9fcd2b48e41676210e91722feb", null ]
];