   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_i2c.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	I2C_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	I2C_DeInit:
  24              	.LFB110:
  25              		.file 1 "../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c"
   1:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
   2:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   ******************************************************************************
   3:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @file    stm32f4xx_i2c.c
   4:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @author  MCD Application Team
   5:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @version V1.0.0
   6:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @date    30-September-2011
   7:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          functionalities of the Inter-integrated circuit (I2C)
   9:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           - Initialization and Configuration
  10:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           - Data transfers
  11:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           - PEC management
  12:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           - DMA transfers management
  13:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           - Interrupts, events and flags management 
  14:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           
  15:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *  @verbatim
  16:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *    
  17:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          ===================================================================
  18:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                                 How to use this driver
  19:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          ===================================================================
  20:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          1. Enable peripheral clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2Cx, ENABLE)
  21:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *             function for I2C1, I2C2 or I2C3.
  22:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  23:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          2. Enable SDA, SCL  and SMBA (when used) GPIO clocks using 
  24:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *             RCC_AHBPeriphClockCmd() function. 
  25:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  26:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          3. Peripherals alternate function: 
  27:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                 - Connect the pin to the desired peripherals' Alternate 
  28:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                   Function (AF) using GPIO_PinAFConfig() function
  29:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                 - Configure the desired pin in alternate function by:
  30:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                   GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
  31:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                 - Select the type, pull-up/pull-down and output speed via 
  32:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                   GPIO_PuPd, GPIO_OType and GPIO_Speed members
  33:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                 - Call GPIO_Init() function
  34:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                 Recommended configuration is Push-Pull, Pull-up, Open-Drain.
  35:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                 Add an external pull up if necessary (typically 4.7 KOhm).      
  36:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *        
  37:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          4. Program the Mode, duty cycle , Own address, Ack, Speed and Acknowledged
  38:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *             Address using the I2C_Init() function.
  39:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  40:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          5. Optionally you can enable/configure the following parameters without
  41:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *             re-initialization (i.e there is no need to call again I2C_Init() function):
  42:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - Enable the acknowledge feature using I2C_AcknowledgeConfig() function
  43:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - Enable the dual addressing mode using I2C_DualAddressCmd() function
  44:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - Enable the general call using the I2C_GeneralCallCmd() function
  45:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - Enable the clock stretching using I2C_StretchClockCmd() function
  46:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - Enable the fast mode duty cycle using the I2C_FastModeDutyCycleConfig()
  47:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                function.
  48:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - Configure the NACK position for Master Receiver mode in case of 
  49:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                2 bytes reception using the function I2C_NACKPositionConfig().  
  50:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - Enable the PEC Calculation using I2C_CalculatePEC() function
  51:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              - For SMBus Mode: 
  52:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                   - Enable the Address Resolution Protocol (ARP) using I2C_ARPCmd() function
  53:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                   - Configure the SMBusAlert pin using I2C_SMBusAlertConfig() function
  54:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  55:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          6. Enable the NVIC and the corresponding interrupt using the function 
  56:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *             I2C_ITConfig() if you need to use interrupt mode. 
  57:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  58:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          7. When using the DMA mode 
  59:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                   - Configure the DMA using DMA_Init() function
  60:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                   - Active the needed channel Request using I2C_DMACmd() or
  61:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                     I2C_DMALastTransferCmd() function.
  62:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *              @note When using DMA mode, I2C interrupts may be used at the same time to
  63:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                    control the communication flow (Start/Stop/Ack... events and errors).
  64:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * 
  65:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          8. Enable the I2C using the I2C_Cmd() function.
  66:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * 
  67:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          9. Enable the DMA using the DMA_Cmd() function when using DMA mode in the 
  68:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *             transfers. 
  69:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  70:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *  @endverbatim
  71:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *  
  72:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   ******************************************************************************
  73:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @attention
  74:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  75:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  76:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  77:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  78:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  79:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  80:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  81:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *
  82:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  83:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   ******************************************************************************  
  84:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */ 
  85:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
  86:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /* Includes ------------------------------------------------------------------*/
  87:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** #include "stm32f4xx_i2c.h"
  88:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** #include "stm32f4xx_rcc.h"
  89:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
  90:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  91:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
  92:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
  93:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
  94:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @defgroup I2C 
  95:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief I2C driver modules
  96:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
  97:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */ 
  98:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
  99:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /* Private typedef -----------------------------------------------------------*/
 100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /* Private define ------------------------------------------------------------*/
 101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** #define CR1_CLEAR_MASK    ((uint16_t)0xFBF5)      /*<! I2C registers Masks */
 103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** #define FLAG_MASK         ((uint32_t)0x00FFFFFF)  /*<! I2C FLAG mask */
 104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** #define ITEN_MASK         ((uint32_t)0x07000000)  /*<! I2C Interrupt Enable mask */
 105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /* Private macro -------------------------------------------------------------*/
 107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /* Private variables ---------------------------------------------------------*/
 108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /* Private function prototypes -----------------------------------------------*/
 109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /* Private functions ---------------------------------------------------------*/
 110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Private_Functions
 112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
 113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group1 Initialization and Configuration functions
 116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *  @brief   Initialization and Configuration functions 
 117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *
 118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @verbatim   
 119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
 120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                    Initialization and Configuration functions
 121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
 122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @endverbatim
 124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
 125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
 129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_DeInit(I2C_TypeDef* I2Cx)
 133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
  26              		.loc 1 133 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
 134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (I2Cx == I2C1)
  35              		.loc 1 137 0
  36 0002 154B     		ldr	r3, .L5
  37 0004 9842     		cmp	r0, r3
  38 0006 0AD1     		bne	.L2
 138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable I2C1 reset state */
 140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
  39              		.loc 1 140 0
  40 0008 4FF40010 		mov	r0, #2097152
  41              	.LVL1:
  42 000c 0121     		movs	r1, #1
  43 000e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  44              	.LVL2:
 141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Release I2C1 from reset state */
 142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
  45              		.loc 1 142 0
  46 0012 4FF40010 		mov	r0, #2097152
  47 0016 0021     		movs	r1, #0
  48 0018 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  49              	.LVL3:
  50 001c 08BD     		pop	{r3, pc}
  51              	.LVL4:
  52              	.L2:
 143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else if (I2Cx == I2C2)
  53              		.loc 1 144 0
  54 001e 0F4B     		ldr	r3, .L5+4
  55 0020 9842     		cmp	r0, r3
  56 0022 0AD1     		bne	.L4
 145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable I2C2 reset state */
 147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
  57              		.loc 1 147 0
  58 0024 4FF48000 		mov	r0, #4194304
  59              	.LVL5:
  60 0028 0121     		movs	r1, #1
  61 002a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  62              	.LVL6:
 148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Release I2C2 from reset state */
 149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
  63              		.loc 1 149 0
  64 002e 4FF48000 		mov	r0, #4194304
  65 0032 0021     		movs	r1, #0
  66 0034 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  67              	.LVL7:
  68 0038 08BD     		pop	{r3, pc}
  69              	.LVL8:
  70              	.L4:
 150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else 
 152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     if (I2Cx == I2C3)
  71              		.loc 1 153 0
  72 003a 094B     		ldr	r3, .L5+8
  73 003c 9842     		cmp	r0, r3
  74 003e 09D1     		bne	.L1
 154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     {
 155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       /* Enable I2C3 reset state */
 156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
  75              		.loc 1 156 0
  76 0040 4FF40000 		mov	r0, #8388608
  77              	.LVL9:
  78 0044 0121     		movs	r1, #1
  79 0046 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  80              	.LVL10:
 157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       /* Release I2C3 from reset state */
 158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
  81              		.loc 1 158 0
  82 004a 4FF40000 		mov	r0, #8388608
  83 004e 0021     		movs	r1, #0
  84 0050 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  85              	.LVL11:
  86              	.L1:
  87 0054 08BD     		pop	{r3, pc}
  88              	.L6:
  89 0056 00BF     		.align	2
  90              	.L5:
  91 0058 00540040 		.word	1073763328
  92 005c 00580040 		.word	1073764352
  93 0060 005C0040 		.word	1073765376
  94              		.cfi_endproc
  95              	.LFE110:
  97              		.align	2
  98              		.global	I2C_Init
  99              		.thumb
 100              		.thumb_func
 102              	I2C_Init:
 103              	.LFB111:
 159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     }
 160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Initializes the I2Cx peripheral according to the specified 
 165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         parameters in the I2C_InitStruct.
 166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           
 167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency 
 168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         (I2C peripheral input clock) must be a multiple of 10 MHz.  
 169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           
 170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
 172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         the configuration information for the specified I2C peripheral.
 173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
 176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 104              		.loc 1 176 0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 16
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              	.LVL12:
 109 0064 F0B5     		push	{r4, r5, r6, r7, lr}
 110              		.cfi_def_cfa_offset 20
 111              		.cfi_offset 4, -20
 112              		.cfi_offset 5, -16
 113              		.cfi_offset 6, -12
 114              		.cfi_offset 7, -8
 115              		.cfi_offset 14, -4
 116 0066 85B0     		sub	sp, sp, #20
 117              		.cfi_def_cfa_offset 40
 118 0068 0446     		mov	r4, r0
 119 006a 0D46     		mov	r5, r1
 120              	.LVL13:
 177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint16_t tmpreg = 0, freqrange = 0;
 178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint16_t result = 0x04;
 179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t pclk1 = 8000000;
 180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   RCC_ClocksTypeDef  rcc_clocks;
 181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
 184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode));
 185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->I2C_DutyCycle));
 186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
 187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
 188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
 189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx CR2 Configuration ------------------------*/
 191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the I2Cx CR2 value */
 192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg = I2Cx->CR2;
 121              		.loc 1 192 0
 122 006c 8688     		ldrh	r6, [r0, #4]
 123              	.LVL14:
 193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Clear frequency FREQ[5:0] bits */
 194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 124              		.loc 1 194 0
 125 006e 26F03F06 		bic	r6, r6, #63
 126              	.LVL15:
 127 0072 3604     		lsls	r6, r6, #16
 128 0074 360C     		lsrs	r6, r6, #16
 129              	.LVL16:
 195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get pclk1 frequency value */
 196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   RCC_GetClocksFreq(&rcc_clocks);
 130              		.loc 1 196 0
 131 0076 6846     		mov	r0, sp
 132              	.LVL17:
 133 0078 FFF7FEFF 		bl	RCC_GetClocksFreq
 134              	.LVL18:
 197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   pclk1 = rcc_clocks.PCLK1_Frequency;
 135              		.loc 1 197 0
 136 007c 0299     		ldr	r1, [sp, #8]
 137              	.LVL19:
 198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Set frequency bits depending on pclk1 value */
 199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   freqrange = (uint16_t)(pclk1 / 1000000);
 138              		.loc 1 199 0
 139 007e 2B48     		ldr	r0, .L15
 140 0080 A0FB0130 		umull	r3, r0, r0, r1
 141 0084 800C     		lsrs	r0, r0, #18
 142 0086 87B2     		uxth	r7, r0
 143              	.LVL20:
 200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg |= freqrange;
 144              		.loc 1 200 0
 145 0088 3E43     		orrs	r6, r6, r7
 146              	.LVL21:
 201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Write to I2Cx CR2 */
 202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->CR2 = tmpreg;
 147              		.loc 1 202 0
 148 008a A680     		strh	r6, [r4, #4]	@ movhi
 203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx CCR Configuration ------------------------*/
 205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Disable the selected I2C peripheral to configure TRISE */
 206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 149              		.loc 1 206 0
 150 008c 2388     		ldrh	r3, [r4]
 151 008e 23F00103 		bic	r3, r3, #1
 152 0092 1B04     		lsls	r3, r3, #16
 153 0094 1B0C     		lsrs	r3, r3, #16
 154 0096 2380     		strh	r3, [r4]	@ movhi
 155              	.LVL22:
 207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Reset tmpreg value */
 208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Clear F/S, DUTY and CCR[11:0] bits */
 209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg = 0;
 210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Configure speed in standard mode */
 212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 156              		.loc 1 212 0
 157 0098 2A68     		ldr	r2, [r5]
 158 009a 254B     		ldr	r3, .L15+4
 159 009c 9A42     		cmp	r2, r3
 160 009e 09D8     		bhi	.L8
 213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Standard mode speed calculate */
 215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 161              		.loc 1 215 0
 162 00a0 5300     		lsls	r3, r2, #1
 163 00a2 B1FBF3F3 		udiv	r3, r1, r3
 164              	.LVL23:
 216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Test if CCR value is under 0x4*/
 217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     if (result < 0x04)
 165              		.loc 1 217 0
 166 00a6 9BB2     		uxth	r3, r3
 218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     {
 219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       /* Set minimum allowed value */
 220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       result = 0x04;  
 167              		.loc 1 220 0
 168 00a8 032B     		cmp	r3, #3
 169 00aa 98BF     		it	ls
 170 00ac 0423     		movls	r3, #4
 171              	.LVL24:
 221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     }
 222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Set speed value for standard mode */
 223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     tmpreg |= result;	  
 224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Set Maximum Rise Time for standard mode */
 225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->TRISE = freqrange + 1; 
 172              		.loc 1 225 0
 173 00ae 0137     		adds	r7, r7, #1
 174 00b0 2784     		strh	r7, [r4, #32]	@ movhi
 175 00b2 24E0     		b	.L10
 176              	.LVL25:
 177              	.L8:
 226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Configure speed in fast mode */
 228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
 229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      input clock) must be a multiple of 10 MHz */
 230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
 231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 178              		.loc 1 232 0
 179 00b4 EE88     		ldrh	r6, [r5, #6]
 180 00b6 4BF6FF73 		movw	r3, #49151
 181 00ba 9E42     		cmp	r6, r3
 182 00bc 05D1     		bne	.L11
 233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     {
 234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 2 */
 235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 183              		.loc 1 235 0
 184 00be 02EB4202 		add	r2, r2, r2, lsl #1
 185 00c2 B1FBF2F3 		udiv	r3, r1, r2
 186 00c6 9BB2     		uxth	r3, r3
 187              	.LVL26:
 188 00c8 08E0     		b	.L12
 189              	.LVL27:
 190              	.L11:
 236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     }
 237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
 238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     {
 239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
 240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 191              		.loc 1 240 0
 192 00ca 02EB8202 		add	r2, r2, r2, lsl #2
 193 00ce 02EB8202 		add	r2, r2, r2, lsl #2
 194 00d2 B1FBF2F3 		udiv	r3, r1, r2
 195 00d6 9BB2     		uxth	r3, r3
 196              	.LVL28:
 241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       /* Set DUTY bit */
 242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       result |= I2C_DutyCycle_16_9;
 197              		.loc 1 242 0
 198 00d8 43F48043 		orr	r3, r3, #16384
 199              	.LVL29:
 200              	.L12:
 243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     }
 244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Test if CCR value is under 0x1*/
 246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     if ((result & I2C_CCR_CCR) == 0)
 201              		.loc 1 246 0
 202 00dc C3F30B02 		ubfx	r2, r3, #0, #12
 203 00e0 0AB9     		cbnz	r2, .L13
 247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     {
 248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       /* Set minimum allowed value */
 249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       result |= (uint16_t)0x0001;  
 204              		.loc 1 249 0
 205 00e2 43F00103 		orr	r3, r3, #1
 206              	.LVL30:
 207              	.L13:
 250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     }
 251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Set speed value and set F/S bit for fast mode */
 252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 208              		.loc 1 252 0
 209 00e6 43F40043 		orr	r3, r3, #32768
 210              	.LVL31:
 253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Set Maximum Rise Time for fast mode */
 254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 211              		.loc 1 254 0
 212 00ea 4FF49672 		mov	r2, #300
 213 00ee 00FB02F0 		mul	r0, r0, r2
 214              	.LVL32:
 215 00f2 104A     		ldr	r2, .L15+8
 216 00f4 82FB0010 		smull	r1, r0, r2, r0
 217              	.LVL33:
 218 00f8 8011     		asrs	r0, r0, #6
 219 00fa 0130     		adds	r0, r0, #1
 220 00fc 2084     		strh	r0, [r4, #32]	@ movhi
 221              	.LVL34:
 222              	.L10:
 255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Write to I2Cx CCR */
 258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->CCR = tmpreg;
 223              		.loc 1 258 0
 224 00fe A383     		strh	r3, [r4, #28]	@ movhi
 259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Enable the selected I2C peripheral */
 260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->CR1 |= I2C_CR1_PE;
 225              		.loc 1 260 0
 226 0100 2388     		ldrh	r3, [r4]
 227              	.LVL35:
 228 0102 9BB2     		uxth	r3, r3
 229 0104 43F00103 		orr	r3, r3, #1
 230 0108 2380     		strh	r3, [r4]	@ movhi
 261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx CR1 Configuration ------------------------*/
 263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the I2Cx CR1 value */
 264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg = I2Cx->CR1;
 231              		.loc 1 264 0
 232 010a 2288     		ldrh	r2, [r4]
 233 010c 92B2     		uxth	r2, r2
 234              	.LVL36:
 265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Clear ACK, SMBTYPE and  SMBUS bits */
 266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg &= CR1_CLEAR_MASK;
 235              		.loc 1 266 0
 236 010e 22F48162 		bic	r2, r2, #1032
 237              	.LVL37:
 238 0112 22F00202 		bic	r2, r2, #2
 239              	.LVL38:
 267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Configure I2Cx: mode and acknowledgement */
 268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Set ACK bit according to I2C_Ack value */
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 240              		.loc 1 270 0
 241 0116 A988     		ldrh	r1, [r5, #4]
 242 0118 6B89     		ldrh	r3, [r5, #10]
 243 011a 0B43     		orrs	r3, r3, r1
 244 011c 1343     		orrs	r3, r3, r2
 245              	.LVL39:
 271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Write to I2Cx CR1 */
 272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->CR1 = tmpreg;
 246              		.loc 1 272 0
 247 011e 2380     		strh	r3, [r4]	@ movhi
 273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx OAR1 Configuration -----------------------*/
 275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Set I2Cx Own Address1 and acknowledged address */
 276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 248              		.loc 1 276 0
 249 0120 AA89     		ldrh	r2, [r5, #12]
 250 0122 2B89     		ldrh	r3, [r5, #8]
 251              	.LVL40:
 252 0124 1343     		orrs	r3, r3, r2
 253 0126 2381     		strh	r3, [r4, #8]	@ movhi
 277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 254              		.loc 1 277 0
 255 0128 05B0     		add	sp, sp, #20
 256              		@ sp needed
 257 012a F0BD     		pop	{r4, r5, r6, r7, pc}
 258              	.LVL41:
 259              	.L16:
 260              		.align	2
 261              	.L15:
 262 012c 83DE1B43 		.word	1125899907
 263 0130 A0860100 		.word	100000
 264 0134 D34D6210 		.word	274877907
 265              		.cfi_endproc
 266              	.LFE111:
 268              		.align	2
 269              		.global	I2C_StructInit
 270              		.thumb
 271              		.thumb_func
 273              	I2C_StructInit:
 274              	.LFB112:
 278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Fills each I2C_InitStruct member with its default value.
 281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
 282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
 285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 275              		.loc 1 285 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280              	.LVL42:
 286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*---------------- Reset I2C init structure parameters values ----------------*/
 287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* initialize the I2C_ClockSpeed member */
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_ClockSpeed = 5000;
 281              		.loc 1 288 0
 282 0138 41F28833 		movw	r3, #5000
 283 013c 0360     		str	r3, [r0]
 289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_Mode member */
 290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 284              		.loc 1 290 0
 285 013e 0023     		movs	r3, #0
 286 0140 8380     		strh	r3, [r0, #4]	@ movhi
 291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_DutyCycle member */
 292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 287              		.loc 1 292 0
 288 0142 4BF6FF72 		movw	r2, #49151
 289 0146 C280     		strh	r2, [r0, #6]	@ movhi
 293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_OwnAddress1 member */
 294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_OwnAddress1 = 0;
 290              		.loc 1 294 0
 291 0148 0381     		strh	r3, [r0, #8]	@ movhi
 295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_Ack member */
 296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 292              		.loc 1 296 0
 293 014a 4381     		strh	r3, [r0, #10]	@ movhi
 297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_AcknowledgedAddress member */
 298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 294              		.loc 1 298 0
 295 014c 4FF48043 		mov	r3, #16384
 296 0150 8381     		strh	r3, [r0, #12]	@ movhi
 297 0152 7047     		bx	lr
 298              		.cfi_endproc
 299              	.LFE112:
 301              		.align	2
 302              		.global	I2C_Cmd
 303              		.thumb
 304              		.thumb_func
 306              	I2C_Cmd:
 307              	.LFB113:
 299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C peripheral.
 303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx peripheral. 
 305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 308              		.loc 1 309 0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 313              	.LVL43:
 310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 314              		.loc 1 313 0
 315 0154 29B1     		cbz	r1, .L19
 314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C peripheral */
 316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_PE;
 316              		.loc 1 316 0
 317 0156 0388     		ldrh	r3, [r0]
 318 0158 9BB2     		uxth	r3, r3
 319 015a 43F00103 		orr	r3, r3, #1
 320 015e 0380     		strh	r3, [r0]	@ movhi
 321 0160 7047     		bx	lr
 322              	.L19:
 317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C peripheral */
 321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 323              		.loc 1 321 0
 324 0162 0388     		ldrh	r3, [r0]
 325 0164 23F00103 		bic	r3, r3, #1
 326 0168 1B04     		lsls	r3, r3, #16
 327 016a 1B0C     		lsrs	r3, r3, #16
 328 016c 0380     		strh	r3, [r0]	@ movhi
 329 016e 7047     		bx	lr
 330              		.cfi_endproc
 331              	.LFE113:
 333              		.align	2
 334              		.global	I2C_GenerateSTART
 335              		.thumb
 336              		.thumb_func
 338              	I2C_GenerateSTART:
 339              	.LFB114:
 322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Generates I2Cx communication START condition.
 327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C START condition generation.
 329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None.
 331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
 333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 340              		.loc 1 333 0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 345              	.LVL44:
 334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 346              		.loc 1 337 0
 347 0170 29B1     		cbz	r1, .L22
 338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Generate a START condition */
 340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_START;
 348              		.loc 1 340 0
 349 0172 0388     		ldrh	r3, [r0]
 350 0174 9BB2     		uxth	r3, r3
 351 0176 43F48073 		orr	r3, r3, #256
 352 017a 0380     		strh	r3, [r0]	@ movhi
 353 017c 7047     		bx	lr
 354              	.L22:
 341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the START condition generation */
 345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 355              		.loc 1 345 0
 356 017e 0388     		ldrh	r3, [r0]
 357 0180 23F48073 		bic	r3, r3, #256
 358 0184 1B04     		lsls	r3, r3, #16
 359 0186 1B0C     		lsrs	r3, r3, #16
 360 0188 0380     		strh	r3, [r0]	@ movhi
 361 018a 7047     		bx	lr
 362              		.cfi_endproc
 363              	.LFE114:
 365              		.align	2
 366              		.global	I2C_GenerateSTOP
 367              		.thumb
 368              		.thumb_func
 370              	I2C_GenerateSTOP:
 371              	.LFB115:
 346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Generates I2Cx communication STOP condition.
 351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C STOP condition generation.
 353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None.
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
 357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 372              		.loc 1 357 0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		@ link register save eliminated.
 377              	.LVL45:
 358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 378              		.loc 1 361 0
 379 018c 29B1     		cbz	r1, .L25
 362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Generate a STOP condition */
 364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_STOP;
 380              		.loc 1 364 0
 381 018e 0388     		ldrh	r3, [r0]
 382 0190 9BB2     		uxth	r3, r3
 383 0192 43F40073 		orr	r3, r3, #512
 384 0196 0380     		strh	r3, [r0]	@ movhi
 385 0198 7047     		bx	lr
 386              	.L25:
 365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the STOP condition generation */
 369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 387              		.loc 1 369 0
 388 019a 0388     		ldrh	r3, [r0]
 389 019c 23F40073 		bic	r3, r3, #512
 390 01a0 1B04     		lsls	r3, r3, #16
 391 01a2 1B0C     		lsrs	r3, r3, #16
 392 01a4 0380     		strh	r3, [r0]	@ movhi
 393 01a6 7047     		bx	lr
 394              		.cfi_endproc
 395              	.LFE115:
 397              		.align	2
 398              		.global	I2C_Send7bitAddress
 399              		.thumb
 400              		.thumb_func
 402              	I2C_Send7bitAddress:
 403              	.LFB116:
 370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Transmits the address byte to select the slave device.
 375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  Address: specifies the slave address which will be transmitted
 377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_Direction: specifies whether the I2C device will be a Transmitter
 378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         or a Receiver. 
 379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values
 380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Direction_Transmitter: Transmitter mode
 381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Direction_Receiver: Receiver mode
 382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None.
 383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
 385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 404              		.loc 1 385 0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408              		@ link register save eliminated.
 409              	.LVL46:
 386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_DIRECTION(I2C_Direction));
 389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Test on the direction to set/reset the read/write bit */
 390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (I2C_Direction != I2C_Direction_Transmitter)
 410              		.loc 1 390 0
 411 01a8 12B1     		cbz	r2, .L28
 391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Set the address bit0 for read */
 393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     Address |= I2C_OAR1_ADD0;
 412              		.loc 1 393 0
 413 01aa 41F00101 		orr	r1, r1, #1
 414              	.LVL47:
 415 01ae 01E0     		b	.L29
 416              	.L28:
 394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Reset the address bit0 for write */
 398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 417              		.loc 1 398 0
 418 01b0 01F0FE01 		and	r1, r1, #254
 419              	.LVL48:
 420              	.L29:
 399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Send the address */
 401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->DR = Address;
 421              		.loc 1 401 0
 422 01b4 0182     		strh	r1, [r0, #16]	@ movhi
 423 01b6 7047     		bx	lr
 424              		.cfi_endproc
 425              	.LFE116:
 427              		.align	2
 428              		.global	I2C_AcknowledgeConfig
 429              		.thumb
 430              		.thumb_func
 432              	I2C_AcknowledgeConfig:
 433              	.LFB117:
 402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C acknowledge feature.
 406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C Acknowledgement.
 408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None.
 410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
 412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 434              		.loc 1 412 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		@ link register save eliminated.
 439              	.LVL49:
 413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 440              		.loc 1 416 0
 441 01b8 29B1     		cbz	r1, .L31
 417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the acknowledgement */
 419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ACK;
 442              		.loc 1 419 0
 443 01ba 0388     		ldrh	r3, [r0]
 444 01bc 9BB2     		uxth	r3, r3
 445 01be 43F48063 		orr	r3, r3, #1024
 446 01c2 0380     		strh	r3, [r0]	@ movhi
 447 01c4 7047     		bx	lr
 448              	.L31:
 420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the acknowledgement */
 424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 449              		.loc 1 424 0
 450 01c6 0388     		ldrh	r3, [r0]
 451 01c8 23F48063 		bic	r3, r3, #1024
 452 01cc 1B04     		lsls	r3, r3, #16
 453 01ce 1B0C     		lsrs	r3, r3, #16
 454 01d0 0380     		strh	r3, [r0]	@ movhi
 455 01d2 7047     		bx	lr
 456              		.cfi_endproc
 457              	.LFE117:
 459              		.align	2
 460              		.global	I2C_OwnAddress2Config
 461              		.thumb
 462              		.thumb_func
 464              	I2C_OwnAddress2Config:
 465              	.LFB118:
 425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Configures the specified I2C own address2.
 430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  Address: specifies the 7bit I2C own address2.
 432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None.
 433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
 435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 466              		.loc 1 435 0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 471              	.LVL50:
 436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint16_t tmpreg = 0;
 437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the old register value */
 442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg = I2Cx->OAR2;
 472              		.loc 1 442 0
 473 01d4 8389     		ldrh	r3, [r0, #12]
 474              	.LVL51:
 443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Reset I2Cx Own address2 bit [7:1] */
 445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 475              		.loc 1 445 0
 476 01d6 23F0FE03 		bic	r3, r3, #254
 477              	.LVL52:
 478 01da 1B04     		lsls	r3, r3, #16
 479 01dc 1B0C     		lsrs	r3, r3, #16
 480              	.LVL53:
 446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Set I2Cx Own address2 */
 448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 481              		.loc 1 448 0
 482 01de 01F0FE01 		and	r1, r1, #254
 483              	.LVL54:
 484 01e2 0B43     		orrs	r3, r3, r1
 485              	.LVL55:
 449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Store the new register value */
 451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->OAR2 = tmpreg;
 486              		.loc 1 451 0
 487 01e4 8381     		strh	r3, [r0, #12]	@ movhi
 488 01e6 7047     		bx	lr
 489              		.cfi_endproc
 490              	.LFE118:
 492              		.align	2
 493              		.global	I2C_DualAddressCmd
 494              		.thumb
 495              		.thumb_func
 497              	I2C_DualAddressCmd:
 498              	.LFB119:
 452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C dual addressing mode.
 456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C dual addressing mode.
 458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 499              		.loc 1 462 0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 504              	.LVL56:
 463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 505              		.loc 1 466 0
 506 01e8 29B1     		cbz	r1, .L35
 467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable dual addressing mode */
 469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 507              		.loc 1 469 0
 508 01ea 8389     		ldrh	r3, [r0, #12]
 509 01ec 9BB2     		uxth	r3, r3
 510 01ee 43F00103 		orr	r3, r3, #1
 511 01f2 8381     		strh	r3, [r0, #12]	@ movhi
 512 01f4 7047     		bx	lr
 513              	.L35:
 470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable dual addressing mode */
 474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->OAR2 &= (uint16_t)~((uint16_t)I2C_OAR2_ENDUAL);
 514              		.loc 1 474 0
 515 01f6 8389     		ldrh	r3, [r0, #12]
 516 01f8 23F00103 		bic	r3, r3, #1
 517 01fc 1B04     		lsls	r3, r3, #16
 518 01fe 1B0C     		lsrs	r3, r3, #16
 519 0200 8381     		strh	r3, [r0, #12]	@ movhi
 520 0202 7047     		bx	lr
 521              		.cfi_endproc
 522              	.LFE119:
 524              		.align	2
 525              		.global	I2C_GeneralCallCmd
 526              		.thumb
 527              		.thumb_func
 529              	I2C_GeneralCallCmd:
 530              	.LFB120:
 475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C general call feature.
 480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C General call.
 482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 531              		.loc 1 486 0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535              		@ link register save eliminated.
 536              	.LVL57:
 487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 537              		.loc 1 490 0
 538 0204 29B1     		cbz	r1, .L38
 491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable generall call */
 493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ENGC;
 539              		.loc 1 493 0
 540 0206 0388     		ldrh	r3, [r0]
 541 0208 9BB2     		uxth	r3, r3
 542 020a 43F04003 		orr	r3, r3, #64
 543 020e 0380     		strh	r3, [r0]	@ movhi
 544 0210 7047     		bx	lr
 545              	.L38:
 494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable generall call */
 498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENGC);
 546              		.loc 1 498 0
 547 0212 0388     		ldrh	r3, [r0]
 548 0214 23F04003 		bic	r3, r3, #64
 549 0218 1B04     		lsls	r3, r3, #16
 550 021a 1B0C     		lsrs	r3, r3, #16
 551 021c 0380     		strh	r3, [r0]	@ movhi
 552 021e 7047     		bx	lr
 553              		.cfi_endproc
 554              	.LFE120:
 556              		.align	2
 557              		.global	I2C_SoftwareResetCmd
 558              		.thumb
 559              		.thumb_func
 561              	I2C_SoftwareResetCmd:
 562              	.LFB121:
 499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C software reset.
 504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   When software reset is enabled, the I2C IOs are released (this can
 505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         be useful to recover from bus errors).  
 506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C software reset.
 508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 563              		.loc 1 512 0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 0
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		@ link register save eliminated.
 568              	.LVL58:
 513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 569              		.loc 1 516 0
 570 0220 39B1     		cbz	r1, .L41
 517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Peripheral under reset */
 519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_SWRST;
 571              		.loc 1 519 0
 572 0222 0388     		ldrh	r3, [r0]
 573 0224 6FEA4343 		mvn	r3, r3, lsl #17
 574 0228 6FEA5343 		mvn	r3, r3, lsr #17
 575 022c 9BB2     		uxth	r3, r3
 576 022e 0380     		strh	r3, [r0]	@ movhi
 577 0230 7047     		bx	lr
 578              	.L41:
 520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Peripheral not under reset */
 524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_SWRST);
 579              		.loc 1 524 0
 580 0232 0388     		ldrh	r3, [r0]
 581 0234 C3F30E03 		ubfx	r3, r3, #0, #15
 582 0238 0380     		strh	r3, [r0]	@ movhi
 583 023a 7047     		bx	lr
 584              		.cfi_endproc
 585              	.LFE121:
 587              		.align	2
 588              		.global	I2C_StretchClockCmd
 589              		.thumb
 590              		.thumb_func
 592              	I2C_StretchClockCmd:
 593              	.LFB122:
 525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C Clock stretching.
 530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx Clock stretching.
 532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 594              		.loc 1 536 0
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 0
 597              		@ frame_needed = 0, uses_anonymous_args = 0
 598              		@ link register save eliminated.
 599              	.LVL59:
 537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState == DISABLE)
 600              		.loc 1 540 0
 601 023c 29B9     		cbnz	r1, .L44
 541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C Clock stretching */
 543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 602              		.loc 1 543 0
 603 023e 0388     		ldrh	r3, [r0]
 604 0240 9BB2     		uxth	r3, r3
 605 0242 43F08003 		orr	r3, r3, #128
 606 0246 0380     		strh	r3, [r0]	@ movhi
 607 0248 7047     		bx	lr
 608              	.L44:
 544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C Clock stretching */
 548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 609              		.loc 1 548 0
 610 024a 0388     		ldrh	r3, [r0]
 611 024c 23F08003 		bic	r3, r3, #128
 612 0250 1B04     		lsls	r3, r3, #16
 613 0252 1B0C     		lsrs	r3, r3, #16
 614 0254 0380     		strh	r3, [r0]	@ movhi
 615 0256 7047     		bx	lr
 616              		.cfi_endproc
 617              	.LFE122:
 619              		.align	2
 620              		.global	I2C_FastModeDutyCycleConfig
 621              		.thumb
 622              		.thumb_func
 624              	I2C_FastModeDutyCycleConfig:
 625              	.LFB123:
 549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Selects the specified I2C fast mode duty cycle.
 554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_DutyCycle: specifies the fast mode duty cycle.
 556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
 558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
 559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
 562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 626              		.loc 1 562 0
 627              		.cfi_startproc
 628              		@ args = 0, pretend = 0, frame = 0
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 630              		@ link register save eliminated.
 631              	.LVL60:
 563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
 566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 632              		.loc 1 566 0
 633 0258 B1F5804F 		cmp	r1, #16384
 634 025c 06D0     		beq	.L47
 567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* I2C fast mode Tlow/Thigh=2 */
 569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CCR &= I2C_DutyCycle_2;
 635              		.loc 1 569 0
 636 025e 838B     		ldrh	r3, [r0, #28]
 637 0260 23F48043 		bic	r3, r3, #16384
 638 0264 1B04     		lsls	r3, r3, #16
 639 0266 1B0C     		lsrs	r3, r3, #16
 640 0268 8383     		strh	r3, [r0, #28]	@ movhi
 641 026a 7047     		bx	lr
 642              	.L47:
 570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* I2C fast mode Tlow/Thigh=16/9 */
 574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CCR |= I2C_DutyCycle_16_9;
 643              		.loc 1 574 0
 644 026c 838B     		ldrh	r3, [r0, #28]
 645 026e 9BB2     		uxth	r3, r3
 646 0270 43F48043 		orr	r3, r3, #16384
 647 0274 8383     		strh	r3, [r0, #28]	@ movhi
 648 0276 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE123:
 652              		.align	2
 653              		.global	I2C_NACKPositionConfig
 654              		.thumb
 655              		.thumb_func
 657              	I2C_NACKPositionConfig:
 658              	.LFB124:
 575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Selects the specified I2C NACK position in master receiver mode.
 580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   This function is useful in I2C Master Receiver mode when the number
 581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         of data to be received is equal to 2. In this case, this function 
 582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         should be called (with parameter I2C_NACKPosition_Next) before data 
 583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         reception starts,as described in the 2-byte reception procedure 
 584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         recommended in Reference Manual in Section: Master receiver.                
 585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_NACKPosition: specifies the NACK position. 
 587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_NACKPosition_Next: indicates that the next byte will be the last
 589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                                        received byte.  
 590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_NACKPosition_Current: indicates that current byte is the last 
 591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                                           received byte.
 592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            
 593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_PECPositionConfig() 
 594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          but is intended to be used in I2C mode while I2C_PECPositionConfig() 
 595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          is intended to used in SMBUS mode. 
 596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            
 597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)
 600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 659              		.loc 1 600 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 664              	.LVL61:
 601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
 604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
 605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the input parameter */
 606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (I2C_NACKPosition == I2C_NACKPosition_Next)
 665              		.loc 1 606 0
 666 0278 B1F5006F 		cmp	r1, #2048
 667 027c 05D1     		bne	.L50
 607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Next byte in shift register is the last received byte */
 609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_NACKPosition_Next;
 668              		.loc 1 609 0
 669 027e 0388     		ldrh	r3, [r0]
 670 0280 9BB2     		uxth	r3, r3
 671 0282 43F40063 		orr	r3, r3, #2048
 672 0286 0380     		strh	r3, [r0]	@ movhi
 673 0288 7047     		bx	lr
 674              	.L50:
 610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Current byte in shift register is the last received byte */
 614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= I2C_NACKPosition_Current;
 675              		.loc 1 614 0
 676 028a 0388     		ldrh	r3, [r0]
 677 028c 23F40063 		bic	r3, r3, #2048
 678 0290 1B04     		lsls	r3, r3, #16
 679 0292 1B0C     		lsrs	r3, r3, #16
 680 0294 0380     		strh	r3, [r0]	@ movhi
 681 0296 7047     		bx	lr
 682              		.cfi_endproc
 683              	.LFE124:
 685              		.align	2
 686              		.global	I2C_SMBusAlertConfig
 687              		.thumb
 688              		.thumb_func
 690              	I2C_SMBusAlertConfig:
 691              	.LFB125:
 615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Drives the SMBusAlert pin high or low for the specified I2C.
 620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_SMBusAlert: specifies SMBAlert pin level. 
 622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
 624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_SMBusAlert_High: SMBAlert pin driven high
 625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
 628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 692              		.loc 1 628 0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 697              	.LVL62:
 629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
 632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 698              		.loc 1 632 0
 699 0298 B1F5005F 		cmp	r1, #8192
 700 029c 05D1     		bne	.L53
 633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Drive the SMBusAlert pin Low */
 635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_SMBusAlert_Low;
 701              		.loc 1 635 0
 702 029e 0388     		ldrh	r3, [r0]
 703 02a0 9BB2     		uxth	r3, r3
 704 02a2 43F40053 		orr	r3, r3, #8192
 705 02a6 0380     		strh	r3, [r0]	@ movhi
 706 02a8 7047     		bx	lr
 707              	.L53:
 636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Drive the SMBusAlert pin High  */
 640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= I2C_SMBusAlert_High;
 708              		.loc 1 640 0
 709 02aa 0388     		ldrh	r3, [r0]
 710 02ac 23F40053 		bic	r3, r3, #8192
 711 02b0 1B04     		lsls	r3, r3, #16
 712 02b2 1B0C     		lsrs	r3, r3, #16
 713 02b4 0380     		strh	r3, [r0]	@ movhi
 714 02b6 7047     		bx	lr
 715              		.cfi_endproc
 716              	.LFE125:
 718              		.align	2
 719              		.global	I2C_ARPCmd
 720              		.thumb
 721              		.thumb_func
 723              	I2C_ARPCmd:
 724              	.LFB126:
 641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C ARP.
 646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx ARP. 
 648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 725              		.loc 1 652 0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 730              	.LVL63:
 653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 731              		.loc 1 656 0
 732 02b8 29B1     		cbz	r1, .L56
 657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C ARP */
 659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ENARP;
 733              		.loc 1 659 0
 734 02ba 0388     		ldrh	r3, [r0]
 735 02bc 9BB2     		uxth	r3, r3
 736 02be 43F01003 		orr	r3, r3, #16
 737 02c2 0380     		strh	r3, [r0]	@ movhi
 738 02c4 7047     		bx	lr
 739              	.L56:
 660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C ARP */
 664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENARP);
 740              		.loc 1 664 0
 741 02c6 0388     		ldrh	r3, [r0]
 742 02c8 23F01003 		bic	r3, r3, #16
 743 02cc 1B04     		lsls	r3, r3, #16
 744 02ce 1B0C     		lsrs	r3, r3, #16
 745 02d0 0380     		strh	r3, [r0]	@ movhi
 746 02d2 7047     		bx	lr
 747              		.cfi_endproc
 748              	.LFE126:
 750              		.align	2
 751              		.global	I2C_SendData
 752              		.thumb
 753              		.thumb_func
 755              	I2C_SendData:
 756              	.LFB127:
 665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @}
 669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group2 Data transfers functions
 672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *  @brief   Data transfers functions 
 673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *
 674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @verbatim   
 675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
 676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                         Data transfers functions
 677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
 678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @endverbatim
 680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
 681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Sends a data byte through the I2Cx peripheral.
 685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  Data: Byte to be transmitted..
 687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
 690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 757              		.loc 1 690 0
 758              		.cfi_startproc
 759              		@ args = 0, pretend = 0, frame = 0
 760              		@ frame_needed = 0, uses_anonymous_args = 0
 761              		@ link register save eliminated.
 762              	.LVL64:
 691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Write in the DR register the data to be sent */
 694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->DR = Data;
 763              		.loc 1 694 0
 764 02d4 0182     		strh	r1, [r0, #16]	@ movhi
 765 02d6 7047     		bx	lr
 766              		.cfi_endproc
 767              	.LFE127:
 769              		.align	2
 770              		.global	I2C_ReceiveData
 771              		.thumb
 772              		.thumb_func
 774              	I2C_ReceiveData:
 775              	.LFB128:
 695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Returns the most recent received data by the I2Cx peripheral.
 699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval The value of the received data.
 701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
 703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 776              		.loc 1 703 0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		@ link register save eliminated.
 781              	.LVL65:
 704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Return the data in the DR register */
 707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   return (uint8_t)I2Cx->DR;
 782              		.loc 1 707 0
 783 02d8 008A     		ldrh	r0, [r0, #16]
 784              	.LVL66:
 708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 785              		.loc 1 708 0
 786 02da C0B2     		uxtb	r0, r0
 787 02dc 7047     		bx	lr
 788              		.cfi_endproc
 789              	.LFE128:
 791 02de 00BF     		.align	2
 792              		.global	I2C_TransmitPEC
 793              		.thumb
 794              		.thumb_func
 796              	I2C_TransmitPEC:
 797              	.LFB129:
 709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @}
 712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group3 PEC management functions
 715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *  @brief   PEC management functions 
 716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *
 717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @verbatim   
 718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
 719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                          PEC management functions
 720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
 721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @endverbatim
 723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
 724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C PEC transfer.
 728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C PEC transmission.
 730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 798              		.loc 1 734 0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 803              	.LVL67:
 735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 804              		.loc 1 738 0
 805 02e0 29B1     		cbz	r1, .L61
 739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C PEC transmission */
 741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_PEC;
 806              		.loc 1 741 0
 807 02e2 0388     		ldrh	r3, [r0]
 808 02e4 9BB2     		uxth	r3, r3
 809 02e6 43F48053 		orr	r3, r3, #4096
 810 02ea 0380     		strh	r3, [r0]	@ movhi
 811 02ec 7047     		bx	lr
 812              	.L61:
 742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C PEC transmission */
 746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PEC);
 813              		.loc 1 746 0
 814 02ee 0388     		ldrh	r3, [r0]
 815 02f0 23F48053 		bic	r3, r3, #4096
 816 02f4 1B04     		lsls	r3, r3, #16
 817 02f6 1B0C     		lsrs	r3, r3, #16
 818 02f8 0380     		strh	r3, [r0]	@ movhi
 819 02fa 7047     		bx	lr
 820              		.cfi_endproc
 821              	.LFE129:
 823              		.align	2
 824              		.global	I2C_PECPositionConfig
 825              		.thumb
 826              		.thumb_func
 828              	I2C_PECPositionConfig:
 829              	.LFB130:
 747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Selects the specified I2C PEC position.
 752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_PECPosition: specifies the PEC position. 
 754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_PECPosition_Next: indicates that the next byte is PEC
 756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_PECPosition_Current: indicates that current byte is PEC
 757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *       
 758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_NACKPositionConfig()
 759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          but is intended to be used in SMBUS mode while I2C_NACKPositionConfig() 
 760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          is intended to used in I2C mode.
 761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                
 762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
 765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 830              		.loc 1 765 0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 0
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834              		@ link register save eliminated.
 835              	.LVL68:
 766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
 769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (I2C_PECPosition == I2C_PECPosition_Next)
 836              		.loc 1 769 0
 837 02fc B1F5006F 		cmp	r1, #2048
 838 0300 05D1     		bne	.L64
 770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Next byte in shift register is PEC */
 772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_PECPosition_Next;
 839              		.loc 1 772 0
 840 0302 0388     		ldrh	r3, [r0]
 841 0304 9BB2     		uxth	r3, r3
 842 0306 43F40063 		orr	r3, r3, #2048
 843 030a 0380     		strh	r3, [r0]	@ movhi
 844 030c 7047     		bx	lr
 845              	.L64:
 773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Current byte in shift register is PEC */
 777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= I2C_PECPosition_Current;
 846              		.loc 1 777 0
 847 030e 0388     		ldrh	r3, [r0]
 848 0310 23F40063 		bic	r3, r3, #2048
 849 0314 1B04     		lsls	r3, r3, #16
 850 0316 1B0C     		lsrs	r3, r3, #16
 851 0318 0380     		strh	r3, [r0]	@ movhi
 852 031a 7047     		bx	lr
 853              		.cfi_endproc
 854              	.LFE130:
 856              		.align	2
 857              		.global	I2C_CalculatePEC
 858              		.thumb
 859              		.thumb_func
 861              	I2C_CalculatePEC:
 862              	.LFB131:
 778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the PEC value calculation of the transferred bytes.
 783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx PEC value calculation.
 785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 863              		.loc 1 789 0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 868              	.LVL69:
 790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 791:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 792:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 793:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 869              		.loc 1 793 0
 870 031c 29B1     		cbz	r1, .L67
 794:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 795:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C PEC calculation */
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ENPEC;
 871              		.loc 1 796 0
 872 031e 0388     		ldrh	r3, [r0]
 873 0320 9BB2     		uxth	r3, r3
 874 0322 43F02003 		orr	r3, r3, #32
 875 0326 0380     		strh	r3, [r0]	@ movhi
 876 0328 7047     		bx	lr
 877              	.L67:
 797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 798:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 799:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 800:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C PEC calculation */
 801:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENPEC);
 878              		.loc 1 801 0
 879 032a 0388     		ldrh	r3, [r0]
 880 032c 23F02003 		bic	r3, r3, #32
 881 0330 1B04     		lsls	r3, r3, #16
 882 0332 1B0C     		lsrs	r3, r3, #16
 883 0334 0380     		strh	r3, [r0]	@ movhi
 884 0336 7047     		bx	lr
 885              		.cfi_endproc
 886              	.LFE131:
 888              		.align	2
 889              		.global	I2C_GetPEC
 890              		.thumb
 891              		.thumb_func
 893              	I2C_GetPEC:
 894              	.LFB132:
 802:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 805:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 806:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Returns the PEC value for the specified I2C.
 807:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 808:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval The PEC value.
 809:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 810:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
 811:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 895              		.loc 1 811 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900              	.LVL70:
 812:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 813:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 814:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Return the selected I2C PEC value */
 815:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   return ((I2Cx->SR2) >> 8);
 901              		.loc 1 815 0
 902 0338 008B     		ldrh	r0, [r0, #24]
 903              	.LVL71:
 816:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 904              		.loc 1 816 0
 905 033a C0F30720 		ubfx	r0, r0, #8, #8
 906 033e 7047     		bx	lr
 907              		.cfi_endproc
 908              	.LFE132:
 910              		.align	2
 911              		.global	I2C_DMACmd
 912              		.thumb
 913              		.thumb_func
 915              	I2C_DMACmd:
 916              	.LFB133:
 817:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 818:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 819:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @}
 820:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 821:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 822:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group4 DMA transfers management functions
 823:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *  @brief   DMA transfers management functions 
 824:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *
 825:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @verbatim   
 826:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
 827:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                          DMA transfers management functions
 828:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
 829:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   This section provides functions allowing to configure the I2C DMA channels 
 830:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   requests.
 831:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
 832:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @endverbatim
 833:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
 834:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 835:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 836:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 837:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C DMA requests.
 838:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 839:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C DMA transfer.
 840:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 841:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 842:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 843:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 844:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 917              		.loc 1 844 0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 922              	.LVL72:
 845:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 846:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 847:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 848:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 923              		.loc 1 848 0
 924 0340 29B1     		cbz	r1, .L71
 849:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 850:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C DMA requests */
 851:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR2 |= I2C_CR2_DMAEN;
 925              		.loc 1 851 0
 926 0342 8388     		ldrh	r3, [r0, #4]
 927 0344 9BB2     		uxth	r3, r3
 928 0346 43F40063 		orr	r3, r3, #2048
 929 034a 8380     		strh	r3, [r0, #4]	@ movhi
 930 034c 7047     		bx	lr
 931              	.L71:
 852:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 853:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 854:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 855:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C DMA requests */
 856:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_DMAEN);
 932              		.loc 1 856 0
 933 034e 8388     		ldrh	r3, [r0, #4]
 934 0350 23F40063 		bic	r3, r3, #2048
 935 0354 1B04     		lsls	r3, r3, #16
 936 0356 1B0C     		lsrs	r3, r3, #16
 937 0358 8380     		strh	r3, [r0, #4]	@ movhi
 938 035a 7047     		bx	lr
 939              		.cfi_endproc
 940              	.LFE133:
 942              		.align	2
 943              		.global	I2C_DMALastTransferCmd
 944              		.thumb
 945              		.thumb_func
 947              	I2C_DMALastTransferCmd:
 948              	.LFB134:
 857:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 858:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 859:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 860:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 861:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Specifies that the next DMA transfer is the last one.
 862:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 863:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C DMA last transfer.
 864:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 865:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
 866:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 867:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 868:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 949              		.loc 1 868 0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
 952              		@ frame_needed = 0, uses_anonymous_args = 0
 953              		@ link register save eliminated.
 954              	.LVL73:
 869:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 870:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 871:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 872:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 955              		.loc 1 872 0
 956 035c 29B1     		cbz	r1, .L74
 873:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 874:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Next DMA transfer is the last transfer */
 875:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR2 |= I2C_CR2_LAST;
 957              		.loc 1 875 0
 958 035e 8388     		ldrh	r3, [r0, #4]
 959 0360 9BB2     		uxth	r3, r3
 960 0362 43F48053 		orr	r3, r3, #4096
 961 0366 8380     		strh	r3, [r0, #4]	@ movhi
 962 0368 7047     		bx	lr
 963              	.L74:
 876:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 877:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
 878:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
 879:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Next DMA transfer is not the last transfer */
 880:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_LAST);
 964              		.loc 1 880 0
 965 036a 8388     		ldrh	r3, [r0, #4]
 966 036c 23F48053 		bic	r3, r3, #4096
 967 0370 1B04     		lsls	r3, r3, #16
 968 0372 1B0C     		lsrs	r3, r3, #16
 969 0374 8380     		strh	r3, [r0, #4]	@ movhi
 970 0376 7047     		bx	lr
 971              		.cfi_endproc
 972              	.LFE134:
 974              		.align	2
 975              		.global	I2C_ReadRegister
 976              		.thumb
 977              		.thumb_func
 979              	I2C_ReadRegister:
 980              	.LFB135:
 881:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
 882:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 883:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 884:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 885:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @}
 886:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 887:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 888:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group5 Interrupts events and flags management functions
 889:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *  @brief   Interrupts, events and flags management functions
 890:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  *
 891:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @verbatim   
 892:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
 893:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                 Interrupts, events and flags management functions
 894:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
 895:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   This section provides functions allowing to configure the I2C Interrupts 
 896:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   sources and check or clear the flags or pending bits status.
 897:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   The user should identify which mode will be used in his application to manage 
 898:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   the communication: Polling mode, Interrupt mode or DMA mode. 
 899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 900:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
 901:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                           I2C State Monitoring Functions                    
 902:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================   
 903:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   This I2C driver provides three different ways for I2C state monitoring
 904:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   depending on the application requirements and constraints:
 905:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****          
 906:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****    
 907:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      1. Basic state monitoring (Using I2C_CheckEvent() function)
 908:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      -----------------------------------------------------------
 909:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****         It compares the status registers (SR1 and SR2) content to a given event
 910:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****         (can be the combination of one or more flags).
 911:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****         It returns SUCCESS if the current status includes the given flags 
 912:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****         and returns ERROR if one or more flags are missing in the current status.
 913:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 914:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****           - When to use
 915:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - This function is suitable for most applications as well as for startup 
 916:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                activity since the events are fully described in the product reference 
 917:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                manual (RM0090).
 918:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - It is also suitable for users who need to define their own events.
 919:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 920:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****           - Limitations
 921:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - If an error occurs (ie. error flags are set besides to the monitored 
 922:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                flags), the I2C_CheckEvent() function may return SUCCESS despite 
 923:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                the communication hold or corrupted real state. 
 924:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                In this case, it is advised to use error interrupts to monitor 
 925:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                the error events and handle them in the interrupt IRQ handler.
 926:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****          
 927:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      @note 
 928:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****          For error management, it is advised to use the following functions:
 929:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****            - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR).
 930:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****            - I2Cx_ER_IRQHandler() which is called when the error interrupt occurs.
 931:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              Where x is the peripheral instance (I2C1, I2C2 ...)
 932:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****            - I2C_GetFlagStatus() or I2C_GetITStatus()  to be called into the 
 933:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              I2Cx_ER_IRQHandler() function in order to determine which error occurred.
 934:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****            - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd() 
 935:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              and/or I2C_GenerateStop() in order to clear the error flag and source 
 936:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              and return to correct  communication status.
 937:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              
 938:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  
 939:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      2. Advanced state monitoring (Using the function I2C_GetLastEvent())
 940:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      -------------------------------------------------------------------- 
 941:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****         Using the function I2C_GetLastEvent() which returns the image of both status 
 942:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****         registers in a single word (uint32_t) (Status Register 2 value is shifted left 
 943:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****         by 16 bits and concatenated to Status Register 1).
 944:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 945:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****           - When to use
 946:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - This function is suitable for the same applications above but it 
 947:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                allows to overcome the mentioned limitation of I2C_GetFlagStatus() 
 948:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                function.
 949:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - The returned value could be compared to events already defined in 
 950:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                the library (stm32f4xx_i2c.h) or to custom values defined by user.
 951:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                This function is suitable when multiple flags are monitored at the 
 952:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                same time.
 953:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - At the opposite of I2C_CheckEvent() function, this function allows 
 954:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                user to choose when an event is accepted (when all events flags are 
 955:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                set and no other flags are set or just when the needed flags are set 
 956:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                like I2C_CheckEvent() function.
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****           - Limitations
 959:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - User may need to define his own events.
 960:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - Same remark concerning the error management is applicable for this 
 961:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                function if user decides to check only regular communication flags 
 962:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                (and ignores error flags).
 963:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  
 965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      3. Flag-based state monitoring (Using the function I2C_GetFlagStatus())
 966:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      -----------------------------------------------------------------------
 967:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****      
 968:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       Using the function I2C_GetFlagStatus() which simply returns the status of 
 969:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****       one single flag (ie. I2C_FLAG_RXNE ...). 
 970:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
 971:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****           - When to use
 972:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - This function could be used for specific applications or in debug 
 973:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                phase.
 974:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - It is suitable when only one flag checking is needed (most I2C 
 975:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                events are monitored through multiple flags).
 976:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****           - Limitations: 
 977:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - When calling this function, the Status register is accessed. 
 978:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                Some flags are cleared when the status register is accessed. 
 979:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                So checking the status of one Flag, may clear other ones.
 980:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****              - Function may need to be called twice or more in order to monitor 
 981:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                one single event.
 982:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  
 983:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****    For detailed description of Events, please refer to section I2C_Events in 
 984:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****    stm32f4xx_i2c.h file.
 985:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****        
 986:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** @endverbatim
 987:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @{
 988:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
 989:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****    
 990:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
 991:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Reads the specified I2C register and returns its value.
 992:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_Register: specifies the register to read.
 993:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 994:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_CR1:  CR1 register.
 995:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_CR2:   CR2 register.
 996:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_OAR1:  OAR1 register.
 997:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_OAR2:  OAR2 register.
 998:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_DR:    DR register.
 999:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_SR1:   SR1 register.
1000:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_SR2:   SR2 register.
1001:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_CCR:   CCR register.
1002:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_TRISE: TRISE register.
1003:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval The value of the read register.
1004:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1005:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
1006:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 981              		.loc 1 1006 0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 8
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 986              	.LVL74:
 987 0378 82B0     		sub	sp, sp, #8
 988              		.cfi_def_cfa_offset 8
1007:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   __IO uint32_t tmp = 0;
 989              		.loc 1 1007 0
 990 037a 0023     		movs	r3, #0
 991 037c 0193     		str	r3, [sp, #4]
1008:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1009:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1010:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1011:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_REGISTER(I2C_Register));
1012:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1013:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmp = (uint32_t) I2Cx;
 992              		.loc 1 1013 0
 993 037e 0190     		str	r0, [sp, #4]
1014:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   tmp += I2C_Register;
 994              		.loc 1 1014 0
 995 0380 019B     		ldr	r3, [sp, #4]
 996 0382 1944     		add	r1, r1, r3
 997              	.LVL75:
 998 0384 0191     		str	r1, [sp, #4]
1015:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1016:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Return the selected register value */
1017:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   return (*(__IO uint16_t *) tmp);
 999              		.loc 1 1017 0
 1000 0386 019B     		ldr	r3, [sp, #4]
 1001 0388 1888     		ldrh	r0, [r3]
 1002              	.LVL76:
1018:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 1003              		.loc 1 1018 0
 1004 038a 80B2     		uxth	r0, r0
 1005 038c 02B0     		add	sp, sp, #8
 1006              		@ sp needed
 1007 038e 7047     		bx	lr
 1008              		.cfi_endproc
 1009              	.LFE135:
 1011              		.align	2
 1012              		.global	I2C_ITConfig
 1013              		.thumb
 1014              		.thumb_func
 1016              	I2C_ITConfig:
 1017              	.LFB136:
1019:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1020:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
1021:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C interrupts.
1022:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1023:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_IT: specifies the I2C interrupts sources to be enabled or disabled. 
1024:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be any combination of the following values:
1025:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BUF: Buffer interrupt mask
1026:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_EVT: Event interrupt mask
1027:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ERR: Error interrupt mask
1028:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the specified I2C interrupts.
1029:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
1030:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
1031:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1032:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
1033:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 1018              		.loc 1 1033 0
 1019              		.cfi_startproc
 1020              		@ args = 0, pretend = 0, frame = 0
 1021              		@ frame_needed = 0, uses_anonymous_args = 0
 1022              		@ link register save eliminated.
 1023              	.LVL77:
1034:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1035:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1036:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1037:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CONFIG_IT(I2C_IT));
1038:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
1039:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 1024              		.loc 1 1039 0
 1025 0390 22B1     		cbz	r2, .L78
1040:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1041:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C interrupts */
1042:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR2 |= I2C_IT;
 1026              		.loc 1 1042 0
 1027 0392 8388     		ldrh	r3, [r0, #4]
 1028 0394 9BB2     		uxth	r3, r3
 1029 0396 1943     		orrs	r1, r1, r3
 1030              	.LVL78:
 1031 0398 8180     		strh	r1, [r0, #4]	@ movhi
 1032 039a 7047     		bx	lr
 1033              	.LVL79:
 1034              	.L78:
1043:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1044:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
1045:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1046:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C interrupts */
1047:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2Cx->CR2 &= (uint16_t)~I2C_IT;
 1035              		.loc 1 1047 0
 1036 039c 8388     		ldrh	r3, [r0, #4]
 1037 039e C943     		mvns	r1, r1
 1038              	.LVL80:
 1039 03a0 89B2     		uxth	r1, r1
 1040 03a2 1940     		ands	r1, r1, r3
 1041 03a4 8180     		strh	r1, [r0, #4]	@ movhi
 1042 03a6 7047     		bx	lr
 1043              		.cfi_endproc
 1044              	.LFE136:
 1046              		.align	2
 1047              		.global	I2C_CheckEvent
 1048              		.thumb
 1049              		.thumb_func
 1051              	I2C_CheckEvent:
 1052              	.LFB137:
1048:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1049:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
1050:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1051:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*
1052:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
1053:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                           1. Basic state monitoring                    
1054:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
1055:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  */
1056:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1057:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
1058:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Checks whether the last I2Cx Event is equal to the one passed
1059:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         as parameter.
1060:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1061:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_EVENT: specifies the event to be checked. 
1062:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
1063:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED: EV1
1064:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED: EV1
1065:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED: EV1
1066:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED: EV1
1067:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED: EV1
1068:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_BYTE_RECEIVED: EV2
1069:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF): EV2
1070:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL): EV2
1071:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_BYTE_TRANSMITTED: EV3
1072:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF): EV3
1073:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL): EV3
1074:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_ACK_FAILURE: EV3_2
1075:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_STOP_DETECTED: EV4
1076:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_MODE_SELECT: EV5
1077:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED: EV6     
1078:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED: EV6
1079:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_BYTE_RECEIVED: EV7
1080:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_BYTE_TRANSMITTING: EV8
1081:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_BYTE_TRANSMITTED: EV8_2
1082:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_MODE_ADDRESS10: EV9
1083:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *     
1084:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   For detailed description of Events, please refer to section I2C_Events
1085:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         in stm32f4xx_i2c.h file.
1086:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *    
1087:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval An ErrorStatus enumeration value:
1088:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           - SUCCESS: Last event is equal to the I2C_EVENT
1089:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *           - ERROR: Last event is different from the I2C_EVENT
1090:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1091:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
1092:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 1053              		.loc 1 1092 0
 1054              		.cfi_startproc
 1055              		@ args = 0, pretend = 0, frame = 0
 1056              		@ frame_needed = 0, uses_anonymous_args = 0
 1057              		@ link register save eliminated.
 1058              	.LVL81:
1093:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t lastevent = 0;
1094:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
1095:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   ErrorStatus status = ERROR;
1096:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1097:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1098:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1099:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_EVENT(I2C_EVENT));
1100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Read the I2Cx status register */
1102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flag1 = I2Cx->SR1;
 1059              		.loc 1 1102 0
 1060 03a8 838A     		ldrh	r3, [r0, #20]
 1061 03aa 9BB2     		uxth	r3, r3
 1062              	.LVL82:
1103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flag2 = I2Cx->SR2;
 1063              		.loc 1 1103 0
 1064 03ac 028B     		ldrh	r2, [r0, #24]
 1065              	.LVL83:
1104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flag2 = flag2 << 16;
1105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the last event value from I2C status register */
1107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_MASK;
 1066              		.loc 1 1107 0
 1067 03ae 43EA0243 		orr	r3, r3, r2, lsl #16
 1068              	.LVL84:
1108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check whether the last event contains the I2C_EVENT */
1110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if ((lastevent & I2C_EVENT) == I2C_EVENT)
 1069              		.loc 1 1110 0
 1070 03b2 03EA0100 		and	r0, r3, r1
 1071              	.LVL85:
 1072 03b6 20F07F40 		bic	r0, r0, #-16777216
 1073              	.LVL86:
1111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* SUCCESS: last event is equal to I2C_EVENT */
1113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     status = SUCCESS;
1114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
1116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* ERROR: last event is different from I2C_EVENT */
1118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     status = ERROR;
1119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Return status */
1121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   return status;
1122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 1074              		.loc 1 1122 0
 1075 03ba 8842     		cmp	r0, r1
 1076 03bc 14BF     		ite	ne
 1077 03be 0020     		movne	r0, #0
 1078              	.LVL87:
 1079 03c0 0120     		moveq	r0, #1
 1080 03c2 7047     		bx	lr
 1081              		.cfi_endproc
 1082              	.LFE137:
 1084              		.align	2
 1085              		.global	I2C_GetLastEvent
 1086              		.thumb
 1087              		.thumb_func
 1089              	I2C_GetLastEvent:
 1090              	.LFB138:
1123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*
1125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
1126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                           2. Advanced state monitoring                   
1127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
1128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  */
1129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
1131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Returns the last I2Cx Event.
1132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *     
1134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   For detailed description of Events, please refer to section I2C_Events
1135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *         in stm32f4xx_i2c.h file.
1136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *    
1137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval The last event
1138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
1140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 1091              		.loc 1 1140 0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 0
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
 1095              		@ link register save eliminated.
 1096              	.LVL88:
1141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t lastevent = 0;
1142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
1143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Read the I2Cx status register */
1148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flag1 = I2Cx->SR1;
 1097              		.loc 1 1148 0
 1098 03c4 838A     		ldrh	r3, [r0, #20]
 1099 03c6 9BB2     		uxth	r3, r3
 1100              	.LVL89:
1149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flag2 = I2Cx->SR2;
 1101              		.loc 1 1149 0
 1102 03c8 008B     		ldrh	r0, [r0, #24]
 1103              	.LVL90:
1150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flag2 = flag2 << 16;
1151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the last event value from I2C status register */
1153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_MASK;
 1104              		.loc 1 1153 0
 1105 03ca 43EA0040 		orr	r0, r3, r0, lsl #16
 1106              	.LVL91:
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Return status */
1156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   return lastevent;
1157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 1107              		.loc 1 1157 0
 1108 03ce 20F07F40 		bic	r0, r0, #-16777216
 1109              	.LVL92:
 1110 03d2 7047     		bx	lr
 1111              		.cfi_endproc
 1112              	.LFE138:
 1114              		.align	2
 1115              		.global	I2C_GetFlagStatus
 1116              		.thumb
 1117              		.thumb_func
 1119              	I2C_GetFlagStatus:
 1120              	.LFB139:
1158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /*
1160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================
1161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****                           3. Flag-based state monitoring                   
1162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  ===============================================================================  
1163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****  */
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
1166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Checks whether the specified I2C flag is set or not.
1167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_FLAG: specifies the flag to check. 
1169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
1170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_DUALF: Dual flag (Slave mode)
1171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
1172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode)
1173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_GENCALL: General call header flag (Slave mode)
1174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TRA: Transmitter/Receiver flag
1175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BUSY: Bus busy flag
1176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_MSL: Master/Slave flag
1177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_PECERR: PEC error in reception flag
1180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_AF: Acknowledge failure flag
1182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BERR: Bus error flag
1184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TXE: Data register empty flag (Transmitter)
1185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_RXNE: Data register not empty (Receiver) flag
1186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_STOPF: Stop detection flag (Slave mode)
1187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
1188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BTF: Byte transfer finished flag
1189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ADDR: Address sent flag (Master mode) "ADSL"
1190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                                Address matched flag (Slave mode)"ENDAD"
1191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
1192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval The new state of I2C_FLAG (SET or RESET).
1193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 1121              		.loc 1 1195 0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 8
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
 1125              		@ link register save eliminated.
 1126              	.LVL93:
 1127 03d4 82B0     		sub	sp, sp, #8
 1128              		.cfi_def_cfa_offset 8
 1129              	.LVL94:
1196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   FlagStatus bitstatus = RESET;
1197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   __IO uint32_t i2creg = 0, i2cxbase = 0;
 1130              		.loc 1 1197 0
 1131 03d6 0023     		movs	r3, #0
 1132 03d8 0193     		str	r3, [sp, #4]
 1133 03da 0093     		str	r3, [sp]
1198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
1202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the I2Cx peripheral base address */
1204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   i2cxbase = (uint32_t)I2Cx;
 1134              		.loc 1 1204 0
 1135 03dc 0090     		str	r0, [sp]
1205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
1206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Read flag register index */
1207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   i2creg = I2C_FLAG >> 28;
 1136              		.loc 1 1207 0
 1137 03de 0B0F     		lsrs	r3, r1, #28
 1138 03e0 0193     		str	r3, [sp, #4]
1208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
1209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get bit[23:0] of the flag */
1210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_FLAG &= FLAG_MASK;
 1139              		.loc 1 1210 0
 1140 03e2 21F07F41 		bic	r1, r1, #-16777216
 1141              	.LVL95:
1211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
1212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if(i2creg != 0)
 1142              		.loc 1 1212 0
 1143 03e6 019B     		ldr	r3, [sp, #4]
 1144 03e8 1BB1     		cbz	r3, .L85
1213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Get the I2Cx SR1 register address */
1215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     i2cxbase += 0x14;
 1145              		.loc 1 1215 0
 1146 03ea 009B     		ldr	r3, [sp]
 1147 03ec 1433     		adds	r3, r3, #20
 1148 03ee 0093     		str	r3, [sp]
 1149 03f0 03E0     		b	.L86
 1150              	.L85:
1216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
1218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Flag in I2Cx SR2 Register */
1220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 1151              		.loc 1 1220 0
 1152 03f2 090C     		lsrs	r1, r1, #16
 1153              	.LVL96:
1221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* Get the I2Cx SR2 register address */
1222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     i2cxbase += 0x18;
 1154              		.loc 1 1222 0
 1155 03f4 009B     		ldr	r3, [sp]
 1156 03f6 1833     		adds	r3, r3, #24
 1157 03f8 0093     		str	r3, [sp]
 1158              	.L86:
1223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
1225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 1159              		.loc 1 1225 0
 1160 03fa 009B     		ldr	r3, [sp]
 1161 03fc 1B68     		ldr	r3, [r3]
 1162 03fe 03EA0100 		and	r0, r3, r1
 1163              	.LVL97:
1226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* I2C_FLAG is set */
1228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     bitstatus = SET;
1229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
1231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* I2C_FLAG is reset */
1233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     bitstatus = RESET;
1234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
1236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Return the I2C_FLAG status */
1237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   return  bitstatus;
1238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 1164              		.loc 1 1238 0
 1165 0402 0030     		adds	r0, r0, #0
 1166 0404 18BF     		it	ne
 1167 0406 0120     		movne	r0, #1
 1168              	.LVL98:
 1169 0408 02B0     		add	sp, sp, #8
 1170              		@ sp needed
 1171 040a 7047     		bx	lr
 1172              		.cfi_endproc
 1173              	.LFE139:
 1175              		.align	2
 1176              		.global	I2C_ClearFlag
 1177              		.thumb
 1178              		.thumb_func
 1180              	I2C_ClearFlag:
 1181              	.LFB140:
1239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
1241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Clears the I2Cx's pending flags.
1242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_FLAG: specifies the flag to clear. 
1244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be any combination of the following values:
1245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_PECERR: PEC error in reception flag
1248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_AF: Acknowledge failure flag
1250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BERR: Bus error flag
1252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *   
1253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   STOPF (STOP detection) is cleared by software sequence: a read operation 
1254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation 
1255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   ADD10 (10-bit header sent) is cleared by software sequence: a read 
1257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the 
1258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          second byte of the address in DR register.
1259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a 
1261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          read/write to I2C_DR register (I2C_SendData()).
1262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   ADDR (Address sent) is cleared by software sequence: a read operation to 
1263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to 
1264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          I2C_SR2 register ((void)(I2Cx->SR2)).
1265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1
1266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
1267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          register (I2C_SendData()).
1268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *  
1269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
1270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 1182              		.loc 1 1272 0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 1187              	.LVL99:
1273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t flagpos = 0;
1274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
1277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the I2C flag position */
1278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flagpos = I2C_FLAG & FLAG_MASK;
1279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Clear the selected I2C flag */
1280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 1188              		.loc 1 1280 0
 1189 040c C943     		mvns	r1, r1
 1190              	.LVL100:
 1191 040e 89B2     		uxth	r1, r1
 1192              	.LVL101:
 1193 0410 8182     		strh	r1, [r0, #20]	@ movhi
 1194 0412 7047     		bx	lr
 1195              		.cfi_endproc
 1196              	.LFE140:
 1198              		.align	2
 1199              		.global	I2C_GetITStatus
 1200              		.thumb
 1201              		.thumb_func
 1203              	I2C_GetITStatus:
 1204              	.LFB141:
1281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
1282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
1284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Checks whether the specified I2C interrupt has occurred or not.
1285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_IT: specifies the interrupt source to check. 
1287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
1288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_SMBALERT: SMBus Alert flag
1289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_TIMEOUT: Timeout or Tlow error flag
1290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_PECERR: PEC error in reception flag
1291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
1292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_AF: Acknowledge failure flag
1293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ARLO: Arbitration lost flag (Master mode)
1294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BERR: Bus error flag
1295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_TXE: Data register empty flag (Transmitter)
1296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_RXNE: Data register not empty (Receiver) flag
1297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_STOPF: Stop detection flag (Slave mode)
1298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ADD10: 10-bit header sent flag (Master mode)
1299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BTF: Byte transfer finished flag
1300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
1301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *                              Address matched flag (Slave mode)"ENDAD"
1302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_SB: Start bit flag (Master mode)
1303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval The new state of I2C_IT (SET or RESET).
1304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 1205              		.loc 1 1306 0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 1210              	.LVL102:
1307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   ITStatus bitstatus = RESET;
1308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t enablestatus = 0;
1309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_GET_IT(I2C_IT));
1313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check if the interrupt source is enabled or not */
1315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 1211              		.loc 1 1315 0
 1212 0414 01F0E062 		and	r2, r1, #117440512
 1213 0418 8388     		ldrh	r3, [r0, #4]
 1214 041a 03EA1242 		and	r2, r3, r2, lsr #16
 1215              	.LVL103:
1316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   
1317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get bit[23:0] of the flag */
1318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2C_IT &= FLAG_MASK;
1319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the status of the specified I2C flag */
1321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 1216              		.loc 1 1321 0
 1217 041e 838A     		ldrh	r3, [r0, #20]
 1218 0420 9BB2     		uxth	r3, r3
 1219 0422 1942     		tst	r1, r3
 1220 0424 03D0     		beq	.L92
1322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* I2C_IT is set */
1324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     bitstatus = SET;
1325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   else
1327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   {
1328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     /* I2C_IT is reset */
1329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****     bitstatus = RESET;
 1221              		.loc 1 1329 0 discriminator 1
 1222 0426 101C     		adds	r0, r2, #0
 1223              	.LVL104:
 1224 0428 18BF     		it	ne
 1225 042a 0120     		movne	r0, #1
 1226 042c 7047     		bx	lr
 1227              	.LVL105:
 1228              	.L92:
 1229              		.loc 1 1329 0 is_stmt 0
 1230 042e 0020     		movs	r0, #0
 1231              	.LVL106:
1330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   }
1331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Return the I2C_IT status */
1332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   return  bitstatus;
1333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** }
 1232              		.loc 1 1333 0 is_stmt 1
 1233 0430 7047     		bx	lr
 1234              		.cfi_endproc
 1235              	.LFE141:
 1237 0432 00BF     		.align	2
 1238              		.global	I2C_ClearITPendingBit
 1239              		.thumb
 1240              		.thumb_func
 1242              	I2C_ClearITPendingBit:
 1243              	.LFB142:
1334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** /**
1336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @brief  Clears the I2Cx's interrupt pending bits.
1337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @param  I2C_IT: specifies the interrupt pending bit to clear. 
1339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          This parameter can be any combination of the following values:
1340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_SMBALERT: SMBus Alert interrupt
1341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_TIMEOUT: Timeout or Tlow error interrupt
1342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_PECERR: PEC error in reception  interrupt
1343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode)
1344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_AF: Acknowledge failure interrupt
1345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ARLO: Arbitration lost interrupt (Master mode)
1346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BERR: Bus error interrupt
1347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * 
1348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   STOPF (STOP detection) is cleared by software sequence: a read operation 
1349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   ADD10 (10-bit header sent) is cleared by software sequence: a read 
1352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second 
1353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          byte of the address in I2C_DR register.
1354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 register (I2C_GetITStatus()) followed by a 
1356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          read/write to I2C_DR register (I2C_SendData()).
1357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   ADDR (Address sent) is cleared by software sequence: a read operation to 
1358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          I2C_SR1 register (I2C_GetITStatus()) followed by a read operation to 
1359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          I2C_SR2 register ((void)(I2Cx->SR2)).
1360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @note   SB (Start Bit) is cleared by software sequence: a read operation to 
1361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   *          I2C_DR register (I2C_SendData()).
1363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   * @retval None
1364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   */
1365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** {
 1244              		.loc 1 1366 0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 0
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248              		@ link register save eliminated.
 1249              	.LVL107:
1367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   uint32_t flagpos = 0;
1368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CLEAR_IT(I2C_IT));
1371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Get the I2C flag position */
1373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   flagpos = I2C_IT & FLAG_MASK;
1374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c **** 
1375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   /* Clear the selected I2C flag */
1376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 1250              		.loc 1 1376 0
 1251 0434 C943     		mvns	r1, r1
 1252              	.LVL108:
 1253 0436 89B2     		uxth	r1, r1
 1254              	.LVL109:
 1255 0438 8182     		strh	r1, [r0, #20]	@ movhi
 1256 043a 7047     		bx	lr
 1257              		.cfi_endproc
 1258              	.LFE142:
 1260              	.Letext0:
 1261              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\mach
 1262              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\stdi
 1263              		.file 4 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx\\Include/stm32f4xx.h"
 1264              		.file 5 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_rcc.h"
 1265              		.file 6 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_i2c.h"
 1266              		.file 7 "C:\\Users\\Filip\\Eclipse\\Template\\CMSIS\\Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_i2c.c
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:18     .text:00000000 $t
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:23     .text:00000000 I2C_DeInit
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:91     .text:00000058 $d
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:97     .text:00000064 $t
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:102    .text:00000064 I2C_Init
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:262    .text:0000012c $d
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:268    .text:00000138 $t
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:273    .text:00000138 I2C_StructInit
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:306    .text:00000154 I2C_Cmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:338    .text:00000170 I2C_GenerateSTART
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:370    .text:0000018c I2C_GenerateSTOP
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:402    .text:000001a8 I2C_Send7bitAddress
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:432    .text:000001b8 I2C_AcknowledgeConfig
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:464    .text:000001d4 I2C_OwnAddress2Config
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:497    .text:000001e8 I2C_DualAddressCmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:529    .text:00000204 I2C_GeneralCallCmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:561    .text:00000220 I2C_SoftwareResetCmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:592    .text:0000023c I2C_StretchClockCmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:624    .text:00000258 I2C_FastModeDutyCycleConfig
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:657    .text:00000278 I2C_NACKPositionConfig
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:690    .text:00000298 I2C_SMBusAlertConfig
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:723    .text:000002b8 I2C_ARPCmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:755    .text:000002d4 I2C_SendData
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:774    .text:000002d8 I2C_ReceiveData
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:796    .text:000002e0 I2C_TransmitPEC
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:828    .text:000002fc I2C_PECPositionConfig
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:861    .text:0000031c I2C_CalculatePEC
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:893    .text:00000338 I2C_GetPEC
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:915    .text:00000340 I2C_DMACmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:947    .text:0000035c I2C_DMALastTransferCmd
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:979    .text:00000378 I2C_ReadRegister
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:1016   .text:00000390 I2C_ITConfig
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:1051   .text:000003a8 I2C_CheckEvent
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:1089   .text:000003c4 I2C_GetLastEvent
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:1119   .text:000003d4 I2C_GetFlagStatus
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:1180   .text:0000040c I2C_ClearFlag
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:1203   .text:00000414 I2C_GetITStatus
C:\Users\Filip\AppData\Local\Temp\ccft4rlR.s:1242   .text:00000434 I2C_ClearITPendingBit
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.2bb9d917777380cc06007ef782f1739f
                           .group:00000000 wm4.stm32f4xx.h.48.ab6cfc2433f704442c75c2d67f633280
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4._default_types.h.15.8b2cb27e528498f8ff711db085d6e489
                           .group:00000000 wm4.stdint.h.20.796e373797e732130a803d4c0338fa1b
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.288.7f55b1a1f5e5bad6ffa2308f97f537d1
                           .group:00000000 wm4.stm32f4xx_conf.h.24.a762e2483b8e31b68046e44b31e1d406
                           .group:00000000 wm4.stm32f4xx_adc.h.102.2061aa73008746f3c2cc6ce8f635cad3
                           .group:00000000 wm4.stm32f4xx_can.h.25.87f18ca48b2692d39f76e87b1f07c953
                           .group:00000000 wm4.stm32f4xx_cryp.h.25.db1951c06ee684df97ea3a11aba6cb51
                           .group:00000000 wm4.stm32f4xx_dac.h.25.c43557a6416ea4dfa986c1209c2558d6
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.24.7aedfdcf091890b5cb96019bd29a2bfc
                           .group:00000000 wm4.stm32f4xx_dcmi.h.24.64883d9be802a535b1d7770d14da73e0
                           .group:00000000 wm4.stm32f4xx_dma.h.25.c1fa1d44ae0bc9c2b3a0d1d355d8c1e6
                           .group:00000000 wm4.stm32f4xx_exti.h.25.620998268d5d3d9042a8297fbe07d507
                           .group:00000000 wm4.stm32f4xx_flash.h.25.65d4f351b72ee41355279f70305f361a
                           .group:00000000 wm4.stm32f4xx_fsmc.h.25.b907ac7bd9bec46e02d06b137d53cfd8
                           .group:00000000 wm4.stm32f4xx_hash.h.25.633fb84f031cf2ab1bd834e536716dfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.25.5bd1d790d742a307b55aea5fa8fcdae8
                           .group:00000000 wm4.stm32f4xx_iwdg.h.25.3013e8d2058415cb9d51af77f748a146
                           .group:00000000 wm4.stm32f4xx_pwr.h.25.41ffcb5dc896ed2d26edf4d9bbbfbe6f
                           .group:00000000 wm4.stm32f4xx_rcc.h.24.a10ec6e94989efb0f8f7f56448e9bb60
                           .group:00000000 wm4.stm32f4xx_rng.h.25.cdb5c5c07de6a48aedfde608da3f447e
                           .group:00000000 wm4.stm32f4xx_rtc.h.25.4809a79ad46ad97b4a01e735a96738eb
                           .group:00000000 wm4.stm32f4xx_sdio.h.25.406302aabae34eada94e5f2cde635a3e
                           .group:00000000 wm4.stm32f4xx_spi.h.25.980a9e96afe182c8b9cb91058a0693d6
                           .group:00000000 wm4.stm32f4xx_syscfg.h.25.9d5caab5677661b69e959531364e23d7
                           .group:00000000 wm4.stm32f4xx_tim.h.25.948f7fc943f34bd206e29758e77ee0a2
                           .group:00000000 wm4.stm32f4xx_usart.h.25.32a7aeff79714f90f8c4da45bf79808c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.25.09d70b7849c6894ddf1e83c8e86b70e1
                           .group:00000000 wm4.misc.h.25.a0cb758c1f091b46f201b19cec9e63a1
                           .group:00000000 wm4.stm32f4xx.h.6972.f31ddedd83a17c461a3fab76f77123cb
                           .group:00000000 wm4.stm32f4xx_i2c.h.76.3c9979b3ce248ca579603f7d17639bfd

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_GetClocksFreq
