# vhdl-matrix-multiplier
A VHDL-based 4Ã—4 matrix multiplier designed for the Programmable Logic Devices course at Braude Academic College. Features simulation in ModelSim, synthesis in Quartus Prime, and deployment on Altera Cyclone V FPGA. Includes display on 7-segment LEDs.
