;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, -6
	SLT -202, <-10
	ADD @940, <1
	JMN 290, -30
	SUB -100, -6
	SUB -100, -6
	SUB #352, 101
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP 30, 9
	SUB @10, 10
	SUB @10, 10
	SLT -1, 600
	SLT -1, 600
	MOV 100, -100
	MOV 100, -100
	MOV -7, <-20
	SLT -202, <-10
	JMP @12, #200
	SUB 10, 0
	SUB #630, 200
	SUB #12, @0
	DJN -1, @-20
	CMP #12, @0
	SUB #630, 200
	CMP #12, @0
	DJN 1, @-25
	DJN -1, @-20
	CMP #12, @0
	SLT 121, 0
	CMP 12, @10
	CMP 12, @10
	SUB @121, 103
	SUB @121, 103
	ADD 270, 60
	SLT -1, 600
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, -6
	SLT -202, <-10
	ADD @940, <1
	JMN 290, -30
