Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Feb  9 23:24:14 2021
| Host         : CELSIUS running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
| Design       : design_2_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 97134 |     0 |    274080 | 35.44 |
|   LUT as Logic             | 94426 |     0 |    274080 | 34.45 |
|   LUT as Memory            |  2708 |     0 |    144000 |  1.88 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |  2676 |     0 |           |       |
| CLB Registers              | 65640 |     0 |    548160 | 11.97 |
|   Register as Flip Flop    | 65639 |     0 |    548160 | 11.97 |
|   Register as Latch        |     1 |     0 |    548160 | <0.01 |
| CARRY8                     |   490 |     0 |     34260 |  1.43 |
| F7 Muxes                   |   652 |     0 |    137040 |  0.48 |
| F8 Muxes                   |   181 |     0 |     68520 |  0.26 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 178   |          Yes |           - |        Reset |
| 188   |          Yes |         Set |            - |
| 65234 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       | 15717 |     0 |     34260 | 45.88 |
|   CLBL                                    |  7225 |     0 |           |       |
|   CLBM                                    |  8492 |     0 |           |       |
| LUT as Logic                              | 94426 |     0 |    274080 | 34.45 |
|   using O5 output only                    |   246 |       |           |       |
|   using O6 output only                    | 92332 |       |           |       |
|   using O5 and O6                         |  1848 |       |           |       |
| LUT as Memory                             |  2708 |     0 |    144000 |  1.88 |
|   LUT as Distributed RAM                  |    32 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |    32 |       |           |       |
|   LUT as Shift Register                   |  2676 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   230 |       |           |       |
|     using O5 and O6                       |  2446 |       |           |       |
| LUT Flip Flop Pairs                       | 50989 |     0 |    274080 | 18.60 |
|   fully used LUT-FF pairs                 |  1461 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 49445 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 48171 |       |           |       |
| Unique Control Sets                       |   655 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  221 |     0 |       912 | 24.23 |
|   RAMB36/FIFO*    |  219 |     0 |       912 | 24.01 |
|     RAMB36E2 only |  219 |       |           |       |
|   RAMB18          |    4 |     0 |      1824 |  0.22 |
|     RAMB18E2 only |    4 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       404 |  0.74 |
|   BUFGCE             |    2 |     0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 65234 |            Register |
| LUT6     | 47296 |                 CLB |
| LUT4     | 41464 |                 CLB |
| LUT5     |  3737 |                 CLB |
| SRL16E   |  3441 |                 CLB |
| LUT2     |  2387 |                 CLB |
| SRLC32E  |  1677 |                 CLB |
| LUT3     |  1113 |                 CLB |
| MUXF7    |   652 |                 CLB |
| CARRY8   |   490 |                 CLB |
| LUT1     |   277 |                 CLB |
| RAMB36E2 |   219 |           Block Ram |
| FDSE     |   188 |            Register |
| MUXF8    |   181 |                 CLB |
| FDCE     |   177 |            Register |
| RAMD32   |    56 |                 CLB |
| FDPE     |    40 |            Register |
| RAMS32   |     8 |                 CLB |
| SRLC16E  |     4 |                 CLB |
| RAMB18E2 |     4 |           Block Ram |
| BUFGCE   |     2 |               Clock |
| PS8      |     1 |            Advanced |
| LDCE     |     1 |            Register |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| u_ila_0_CV                          |    1 |
| design_2_zynq_ultra_ps_e_0_0        |    1 |
| design_2_xlconcat_0_1               |    1 |
| design_2_system_ila_0_1             |    1 |
| design_2_rst_ps8_0_99M_0            |    1 |
| design_2_porttoportmapping_v1_0_0_0 |    1 |
| design_2_MemorEDF_0_0               |    1 |
| design_2_AXI_PerfectTranslator_0_0  |    1 |
| dbg_hub_CV                          |    1 |
+-------------------------------------+------+


