#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 18 17:17:04 2023
# Process ID: 8672
# Log file: C:/Xilinx/Projects/ray/ray.runs/cordic_0_synth_1/cordic_0.vds
# Journal file: C:/Xilinx/Projects/ray/ray.runs/cordic_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cordic_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'cordic_0' generated file not found 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cordic_0' generated file not found 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cordic_0' generated file not found 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cordic_0' generated file not found 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cordic_0' generated file not found 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top cordic_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 274.059 ; gain = 96.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cordic_0' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
INFO: [Synth 8-3491] module 'cordic_v6_0' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0.vhd:106' bound to instance 'U0' of component 'cordic_v6_0' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0.vhd:163]
INFO: [Synth 8-3491] module 'cordic_v6_0_viv' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9440' bound to instance 'i_synth' of component 'cordic_v6_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9508]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2063]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2067]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2071]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2075]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2079]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2089]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2113]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2117]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2121]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2125]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:2134]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9708]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9709]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9713]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9740]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9900]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'cordic_v6_0_synth' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8980' bound to instance 'i_synth' of component 'cordic_v6_0_synth' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9987]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_synth' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9028]
INFO: [Synth 8-3491] module 'cordic_inp_config' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4274' bound to instance 'input_stage' of component 'cordic_inp_config' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9184]
INFO: [Synth 8-638] synthesizing module 'cordic_inp_config' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4304]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_phase_4quad' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4639]
INFO: [Synth 8-638] synthesizing module 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1026]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1029]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1035]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1041]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1044]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1047]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1051]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1055]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1058]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1061]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1064]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1067]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1070]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1074]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1079]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1081]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1086]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1088]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1091]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1121]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1830]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1833]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1837]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1840]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1846]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1849]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1855]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1858]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1861]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1867]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1873]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1876]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1882]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1888]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1897]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1900]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1906]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1909]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1912]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1915]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1921]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1924]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1929]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1937]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1942]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1951]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1955]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1975]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1978]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:1998]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2376]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2380]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:367]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:368]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:369]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:370]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:371]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:372]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:373]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv' (2#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy' (3#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy' (4#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy' (5#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (6#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub' (7#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_phase_3_4quad' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4659]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_phase_2_4quad' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4679]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_phase_1_4quad' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4699]
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_phase_int_dly' of component 'delay' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4719]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay' (8#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_phase_cr' of component 'delay' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4753]
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_quad_cr' of component 'delay' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4799]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (8#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay_bit' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4030' bound to instance 'gen_nd_cr' of component 'delay_bit' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4812]
INFO: [Synth 8-638] synthesizing module 'delay_bit' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'delay_bit' (9#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_inp_config' (10#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4304]
INFO: [Synth 8-3491] module 'cordic_eng' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4918' bound to instance 'cordic_engine' of component 'cordic_eng' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9214]
INFO: [Synth 8-638] synthesizing module 'cordic_eng' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4951]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par' (11#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-638] synthesizing module 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6054]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'phase_plus_atan' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6068]
INFO: [Synth 8-256] done synthesizing module 'cordic_pha_acc_slice_par' (12#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6054]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-638] synthesizing module 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5806]
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'cntrl_vect_dly' of component 'delay' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5813]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (12#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay_bit' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4030' bound to instance 'engine_mode_dly' of component 'delay_bit' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5826]
INFO: [Synth 8-638] synthesizing module 'delay_bit__parameterized1' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'delay_bit__parameterized1' (12#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_ctrl_slice_par' (13#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5806]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized1' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized1' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized1' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized1' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized3' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized3' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized3' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized3' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized5' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized5' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized5' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized5' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized7' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized7' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized7' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized7' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized9' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized9' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized9' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized9' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized11' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized11' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized11' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized11' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized13' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized13' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized13' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized13' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized15' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized15' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized15' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized15' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized17' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized17' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized17' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized17' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized19' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized19' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized19' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized19' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized21' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized21' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized21' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized21' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized23' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized23' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized23' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at 'c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized23' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized25' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized25' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized25' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized25' (14#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng' (15#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4951]
INFO: [Synth 8-638] synthesizing module 'cordic_out_config' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:7395]
INFO: [Synth 8-638] synthesizing module 'delay_bit__parameterized3' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4060]
INFO: [Synth 8-256] done synthesizing module 'delay_bit__parameterized3' (15#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-638] synthesizing module 'delay_bit__parameterized5' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'delay_bit__parameterized5' (15#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3546]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (15#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-638] synthesizing module 'cordic_round' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8038]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (15#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_round' (16#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:8038]
INFO: [Synth 8-638] synthesizing module 'delay_bit__parameterized8' [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'delay_bit__parameterized8' (16#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_out_config' (17#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:7395]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_synth' (18#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9028]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_viv' (19#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_vh_rfs.vhd:9508]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0' (20#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'cordic_0' (21#1) [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 327.574 ; gain = 150.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 327.574 ; gain = 150.195
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1008 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Xilinx/Projects/ray/ray.runs/cordic_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/ray/ray.runs/cordic_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 616.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Xilinx/Projects/ray/ray.runs/cordic_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 616.680 ; gain = 439.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 616.680 ; gain = 439.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1] ) is unused and will be removed from module c_addsub_v12_0_viv__7.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[3] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[2] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[1] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.phase_int_reg[0] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/gen_rtl.gen_reg.d_reg_reg[3] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/gen_rtl.gen_reg.d_reg_reg[2] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/gen_rtl.gen_reg.d_reg_reg[1] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/gen_rtl.gen_reg.d_reg_reg[0] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[19] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[18] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[15] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[12] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[7] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[4] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[3] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[1] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[19] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[18] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[17] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[16] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[15] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[14] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[13] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[12] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[11] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[10] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[9] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[8] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[7] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[6] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[5] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[3] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[2] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[1] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0] ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[10].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/cntrl/engine_mode_dly/gen_rtl.gen_reg.d_reg_reg ) is unused and will be removed from module cordic_v6_0_viv.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21] ) is unused and will be removed from module c_addsub_v12_0_viv__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1] ) is unused and will be removed from module c_addsub_v12_0_viv__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21] ) is unused and will be removed from module c_addsub_v12_0_viv__3.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13] ) is unused and will be removed from module c_addsub_v12_0_viv__4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    62|
|2     |LUT2    |     1|
|3     |LUT3    |   974|
|4     |LUT5    |     5|
|5     |LUT6    |    15|
|6     |MUXCY   |   893|
|7     |SRL16E  |     2|
|8     |SRLC32E |     2|
|9     |XORCY   |   875|
|10    |FDRE    |  1009|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 616.680 ; gain = 439.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:07 . Memory (MB): peak = 616.680 ; gain = 102.957
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 616.680 ; gain = 439.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 875 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Xilinx/Projects/ray/ray.srcs/sources_1/ip/cordic_0/cordic_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 235 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 235 instances

INFO: [Common 17-83] Releasing license: Synthesis
376 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 616.680 ; gain = 392.063
INFO: [Coretcl 2-1174] Renamed 344 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 616.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 17:18:30 2023...
