{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659333644468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659333644476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 11:30:44 2022 " "Processing started: Mon Aug 01 11:30:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659333644476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333644476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_iitb -c processor_iitb " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_iitb -c processor_iitb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333644476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659333644942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659333644943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_iitb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_iitb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_iitb-pro " "Found design unit 1: processor_iitb-pro" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658421 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_iitb " "Found entity 1: processor_iitb" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-Instruction_behave " "Found design unit 1: Instruction_Memory-Instruction_behave" {  } { { "Instruction_Memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/Instruction_Memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/Instruction_Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "essential_components.vhd 9 4 " "Found 9 design units, including 4 entities, in source file essential_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 essential_components " "Found design unit 1: essential_components" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_1-areg_1 " "Found design unit 2: reg_1-areg_1" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg-areg " "Found design unit 3: reg-areg" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sign_extend_entity-se " "Found design unit 4: sign_extend_entity-se" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 left_shift-left_shift_arch " "Found design unit 5: left_shift-left_shift_arch" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 291 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg " "Found entity 2: reg" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_ENTITY_NAME" "3 sign_extend_entity " "Found entity 3: sign_extend_entity" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""} { "Info" "ISGN_ENTITY_NAME" "4 left_shift " "Found entity 4: left_shift" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-reg_file " "Found design unit 1: register_file-reg_file" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/register_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658427 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/register_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.vhd 11 5 " "Found 11 design units, including 5 entities, in source file pipeline_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_registers " "Found design unit 1: pipeline_registers" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 IF_ID-IF_ID_arch " "Found design unit 2: IF_ID-IF_ID_arch" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ID_RR-ID_RR_arch " "Found design unit 3: ID_RR-ID_RR_arch" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 RR_EX-RR_EX_arch " "Found design unit 4: RR_EX-RR_EX_arch" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 384 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 EX_MM-EX_MM_arch " "Found design unit 5: EX_MM-EX_MM_arch" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 464 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 MM_WB-MM_WB_arch " "Found design unit 6: MM_WB-MM_WB_arch" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 524 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_RR " "Found entity 2: ID_RR" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_ENTITY_NAME" "3 RR_EX " "Found entity 3: RR_EX" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_ENTITY_NAME" "4 EX_MM " "Found entity 4: EX_MM" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""} { "Info" "ISGN_ENTITY_NAME" "5 MM_WB " "Found entity 5: MM_WB" {  } { { "pipeline_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_decoder-Ind " "Found design unit 1: Instruction_decoder-Ind" {  } { { "Instruction_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/Instruction_decoder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_decoder " "Found entity 1: Instruction_decoder" {  } { { "Instruction_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/Instruction_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/alu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/alu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-data_arch " "Found design unit 1: data_memory-data_arch" {  } { { "data_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/data_memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658435 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/data_memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back-wb_arch " "Found design unit 1: write_back-wb_arch" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658436 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658438 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_rr_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_rr_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_RR_Ex-fre " "Found design unit 1: forwarding_RR_Ex-fre" {  } { { "forwarding_RR_Ex.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/forwarding_RR_Ex.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658439 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_RR_Ex " "Found entity 1: forwarding_RR_Ex" {  } { { "forwarding_RR_Ex.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/forwarding_RR_Ex.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_rr_mm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_rr_mm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_RR_MM-frm " "Found design unit 1: forwarding_RR_MM-frm" {  } { { "forwarding_RR_MM.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/forwarding_RR_MM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658441 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_RR_MM " "Found entity 1: forwarding_RR_MM" {  } { { "forwarding_RR_MM.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/forwarding_RR_MM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_rr_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_rr_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_RR_WB-frw " "Found design unit 1: forwarding_RR_WB-frw" {  } { { "forwarding_RR_WB.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/forwarding_RR_WB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658443 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_RR_WB " "Found entity 1: forwarding_RR_WB" {  } { { "forwarding_RR_WB.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/forwarding_RR_WB.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659333658443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_iitb " "Elaborating entity \"processor_iitb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659333658488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_plus_IF_ID processor_iitb.vhd(34) " "Verilog HDL or VHDL warning at processor_iitb.vhd(34): object \"pc_plus_IF_ID\" assigned a value but never read" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena_demo processor_iitb.vhd(78) " "Verilog HDL or VHDL warning at processor_iitb.vhd(78): object \"ena_demo\" assigned a value but never read" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source1_EX processor_iitb.vhd(80) " "Verilog HDL or VHDL warning at processor_iitb.vhd(80): object \"source1_EX\" assigned a value but never read" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source2_EX processor_iitb.vhd(81) " "Verilog HDL or VHDL warning at processor_iitb.vhd(81): object \"source2_EX\" assigned a value but never read" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data1_RR processor_iitb.vhd(244) " "VHDL Process Statement warning at processor_iitb.vhd(244): inferring latch(es) for signal or variable \"data1_RR\", which holds its previous value in one or more paths through the process" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data2_RR processor_iitb.vhd(244) " "VHDL Process Statement warning at processor_iitb.vhd(244): inferring latch(es) for signal or variable \"data2_RR\", which holds its previous value in one or more paths through the process" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[0\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[0\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[1\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[1\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[2\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[2\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[3\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[3\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[4\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[4\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[5\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[5\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[6\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[6\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[7\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[7\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[8\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[8\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[9\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[9\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[10\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[10\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[11\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[11\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[12\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[12\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[13\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[13\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[14\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[14\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658492 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2_RR\[15\] processor_iitb.vhd(244) " "Inferred latch for \"data2_RR\[15\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[0\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[0\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[1\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[1\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[2\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[2\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[3\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[3\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[4\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[4\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[5\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[5\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[6\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[6\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[7\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[7\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[8\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[8\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[9\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[9\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[10\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[10\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[11\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[11\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[12\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[12\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[13\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[13\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[14\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[14\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1_RR\[15\] processor_iitb.vhd(244) " "Inferred latch for \"data1_RR\[15\]\" at processor_iitb.vhd(244)" {  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658493 "|processor_iitb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:instruction_memory_fetch " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:instruction_memory_fetch\"" {  } { { "processor_iitb.vhd" "instruction_memory_fetch" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID_instance " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID_instance\"" {  } { { "processor_iitb.vhd" "IF_ID_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg IF_ID:IF_ID_instance\|reg:instruction_instance " "Elaborating entity \"reg\" for hierarchy \"IF_ID:IF_ID_instance\|reg:instruction_instance\"" {  } { { "pipeline_registers.vhd" "instruction_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_decoder Instruction_decoder:ID_instance " "Elaborating entity \"Instruction_decoder\" for hierarchy \"Instruction_decoder:ID_instance\"" {  } { { "processor_iitb.vhd" "ID_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_entity sign_extend_entity:sign_extend_instance " "Elaborating entity \"sign_extend_entity\" for hierarchy \"sign_extend_entity:sign_extend_instance\"" {  } { { "processor_iitb.vhd" "sign_extend_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_RR ID_RR:ID_RR_instance " "Elaborating entity \"ID_RR\" for hierarchy \"ID_RR:ID_RR_instance\"" {  } { { "processor_iitb.vhd" "ID_RR_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg ID_RR:ID_RR_instance\|reg:sign_extend_instance " "Elaborating entity \"reg\" for hierarchy \"ID_RR:ID_RR_instance\|reg:sign_extend_instance\"" {  } { { "pipeline_registers.vhd" "sign_extend_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg ID_RR:ID_RR_instance\|reg:source1_instance " "Elaborating entity \"reg\" for hierarchy \"ID_RR:ID_RR_instance\|reg:source1_instance\"" {  } { { "pipeline_registers.vhd" "source1_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:Register_file_instance " "Elaborating entity \"register_file\" for hierarchy \"register_file:Register_file_instance\"" {  } { { "processor_iitb.vhd" "Register_file_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_RR_Ex forwarding_RR_Ex:free " "Elaborating entity \"forwarding_RR_Ex\" for hierarchy \"forwarding_RR_Ex:free\"" {  } { { "processor_iitb.vhd" "free" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_RR_MM forwarding_RR_MM:frmm " "Elaborating entity \"forwarding_RR_MM\" for hierarchy \"forwarding_RR_MM:frmm\"" {  } { { "processor_iitb.vhd" "frmm" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_RR_WB forwarding_RR_WB:frww " "Elaborating entity \"forwarding_RR_WB\" for hierarchy \"forwarding_RR_WB:frww\"" {  } { { "processor_iitb.vhd" "frww" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RR_EX RR_EX:RR_EX_instance " "Elaborating entity \"RR_EX\" for hierarchy \"RR_EX:RR_EX_instance\"" {  } { { "processor_iitb.vhd" "RR_EX_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift left_shift:left_shift_instance " "Elaborating entity \"left_shift\" for hierarchy \"left_shift:left_shift_instance\"" {  } { { "processor_iitb.vhd" "left_shift_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"alu:alu_instance\"" {  } { { "processor_iitb.vhd" "alu_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_cond alu.vhd(32) " "Verilog HDL or VHDL warning at alu.vhd(32): object \"opcode_cond\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/alu.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659333658531 "|processor_iitb|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_flag alu.vhd(91) " "VHDL Process Statement warning at alu.vhd(91): inferring latch(es) for signal or variable \"zero_flag\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/alu.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659333658531 "|processor_iitb|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_flag alu.vhd(91) " "VHDL Process Statement warning at alu.vhd(91): inferring latch(es) for signal or variable \"carry_flag\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/alu.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659333658531 "|processor_iitb|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag alu.vhd(91) " "Inferred latch for \"carry_flag\" at alu.vhd(91)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/alu.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658531 "|processor_iitb|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag alu.vhd(91) " "Inferred latch for \"zero_flag\" at alu.vhd(91)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/alu.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658531 "|processor_iitb|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MM EX_MM:EX_MM_instance " "Elaborating entity \"EX_MM\" for hierarchy \"EX_MM:EX_MM_instance\"" {  } { { "processor_iitb.vhd" "EX_MM_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 EX_MM:EX_MM_instance\|reg_1:carry_flag_MM_insatnce " "Elaborating entity \"reg_1\" for hierarchy \"EX_MM:EX_MM_instance\|reg_1:carry_flag_MM_insatnce\"" {  } { { "pipeline_registers.vhd" "carry_flag_MM_insatnce" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/pipeline_registers.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_instance " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_instance\"" {  } { { "processor_iitb.vhd" "data_memory_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_WB MM_WB:MM_WB_instance " "Elaborating entity \"MM_WB\" for hierarchy \"MM_WB:MM_WB_instance\"" {  } { { "processor_iitb.vhd" "MM_WB_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back write_back:write_back_instance " "Elaborating entity \"write_back\" for hierarchy \"write_back:write_back_instance\"" {  } { { "processor_iitb.vhd" "write_back_instance" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333658617 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_came_from_WB write_back.vhd(46) " "VHDL Process Statement warning at write_back.vhd(46): inferring latch(es) for signal or variable \"data_came_from_WB\", which holds its previous value in one or more paths through the process" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659333658618 "|processor_iitb|write_back:write_back_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "register_write_enable_signal write_back.vhd(46) " "VHDL Process Statement warning at write_back.vhd(46): inferring latch(es) for signal or variable \"register_write_enable_signal\", which holds its previous value in one or more paths through the process" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write_enable_signal write_back.vhd(46) " "VHDL Process Statement warning at write_back.vhd(46): inferring latch(es) for signal or variable \"mem_write_enable_signal\", which holds its previous value in one or more paths through the process" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_enable_signal write_back.vhd(46) " "Inferred latch for \"mem_write_enable_signal\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_write_enable_signal write_back.vhd(46) " "Inferred latch for \"register_write_enable_signal\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[0\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[0\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[1\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[1\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[2\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[2\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[3\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[3\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[4\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[4\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[5\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[5\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[6\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[6\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[7\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[7\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[8\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[8\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[9\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[9\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[10\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[10\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[11\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[11\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[12\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[12\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[13\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[13\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[14\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[14\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_came_from_WB\[15\] write_back.vhd(46) " "Inferred latch for \"data_came_from_WB\[15\]\" at write_back.vhd(46)" {  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333658619 "|processor_iitb|write_back:write_back_instance"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659333659823 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/project files/processor_iitb/db/processor_iitb.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/project files/processor_iitb/db/processor_iitb.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1659333659878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[0\] " "Latch write_back:write_back_instance\|data_came_from_WB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661568 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|register_write_enable_signal " "Latch write_back:write_back_instance\|register_write_enable_signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:instruction_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:instruction_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661568 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[1\] " "Latch write_back:write_back_instance\|data_came_from_WB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661568 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[2\] " "Latch write_back:write_back_instance\|data_came_from_WB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661568 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[3\] " "Latch write_back:write_back_instance\|data_came_from_WB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661568 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[4\] " "Latch write_back:write_back_instance\|data_came_from_WB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661568 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[5\] " "Latch write_back:write_back_instance\|data_came_from_WB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661568 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[6\] " "Latch write_back:write_back_instance\|data_came_from_WB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[7\] " "Latch write_back:write_back_instance\|data_came_from_WB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:instruction_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:instruction_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[8\] " "Latch write_back:write_back_instance\|data_came_from_WB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:instruction_MM_WB_instance\|data_out\[1\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:instruction_MM_WB_instance\|data_out\[1\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[9\] " "Latch write_back:write_back_instance\|data_came_from_WB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[10\] " "Latch write_back:write_back_instance\|data_came_from_WB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[11\] " "Latch write_back:write_back_instance\|data_came_from_WB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[12\] " "Latch write_back:write_back_instance\|data_came_from_WB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[13\] " "Latch write_back:write_back_instance\|data_came_from_WB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[14\] " "Latch write_back:write_back_instance\|data_came_from_WB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|data_came_from_WB\[15\] " "Latch write_back:write_back_instance\|data_came_from_WB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661569 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_back:write_back_instance\|mem_write_enable_signal " "Latch write_back:write_back_instance\|mem_write_enable_signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal MM_WB:MM_WB_instance\|reg:write_on_reg_or_mem_MM_WB_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "write_back.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/write_back.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[0\] " "Latch data1_RR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[0\] " "Latch data2_RR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[1\] " "Latch data1_RR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[1\] " "Latch data2_RR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[2\] " "Latch data1_RR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[2\] " "Latch data2_RR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[3\] " "Latch data2_RR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661570 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[3\] " "Latch data1_RR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[4\] " "Latch data1_RR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[4\] " "Latch data2_RR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[5\] " "Latch data2_RR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[5\] " "Latch data1_RR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[6\] " "Latch data2_RR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[6\] " "Latch data1_RR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[7\] " "Latch data2_RR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[7\] " "Latch data1_RR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[8\] " "Latch data1_RR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661571 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[8\] " "Latch data2_RR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[9\] " "Latch data1_RR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[9\] " "Latch data2_RR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[10\] " "Latch data1_RR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[10\] " "Latch data2_RR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[11\] " "Latch data1_RR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[11\] " "Latch data2_RR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[12\] " "Latch data1_RR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[12\] " "Latch data2_RR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661572 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[13\] " "Latch data1_RR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661573 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[13\] " "Latch data2_RR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661573 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[14\] " "Latch data1_RR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661573 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[14\] " "Latch data2_RR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661573 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data1_RR\[15\] " "Latch data1_RR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:source1_instance\|data_out\[0\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661573 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data2_RR\[15\] " "Latch data2_RR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal ID_RR:ID_RR_instance\|reg:instruction_IF_ID_instance\|data_out\[6\]" {  } { { "essential_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/essential_components.vhd" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659333661573 ""}  } { { "processor_iitb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/processor_iitb/processor_iitb.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659333661573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659333663521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659333663983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659333663983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6617 " "Implemented 6617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659333664380 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659333664380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6456 " "Implemented 6456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659333664380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659333664380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659333664416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 11:31:04 2022 " "Processing ended: Mon Aug 01 11:31:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659333664416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659333664416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659333664416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659333664416 ""}
