// Seed: 3019052019
module module_0 ();
  wire id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_20;
  wire #(id_4) id_21;
  module_0 modCall_1 ();
  always @(negedge 1'b0) begin : LABEL_0
    id_17 <= 1;
  end
  id_22 :
  assert property (@(negedge id_9[1'b0]) id_14)
  else $display;
  wire id_23;
  tri1 id_24 = 1'h0, id_25, id_26, id_27, id_28;
endmodule
