<stg><name>RNI_Pipeline_VITIS_LOOP_66_5</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %output_buffer_data = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_buffer_data"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %output_buffer_data

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body57:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body57:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body57:2 %icmp_ln66 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body57:3 %add_ln66 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body57:4 %br_ln66 = br i1 %icmp_ln66, void %for.body57.split_ifconv, void %for.end73.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
for.body57.split_ifconv:1 %i_2_cast = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body57.split_ifconv:4 %output_list_addr = getelementptr i1 %output_list, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="output_list_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3">
<![CDATA[
for.body57.split_ifconv:5 %output_list_load = load i3 %output_list_addr

]]></Node>
<StgValue><ssdm name="output_list_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
for.body57.split_ifconv:6 %trunc_ln72 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body57.split_ifconv:11 %store_ln66 = store i4 %add_ln66, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end73.exitStub:0 %output_buffer_data_load_1 = load i8 %output_buffer_data

]]></Node>
<StgValue><ssdm name="output_buffer_data_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end73.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %output_buffer_data_out, i8 %output_buffer_data_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.end73.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body57.split_ifconv:0 %output_buffer_data_load = load i8 %output_buffer_data

]]></Node>
<StgValue><ssdm name="output_buffer_data_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body57.split_ifconv:2 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body57.split_ifconv:3 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3">
<![CDATA[
for.body57.split_ifconv:5 %output_list_load = load i3 %output_list_addr

]]></Node>
<StgValue><ssdm name="output_list_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="3">
<![CDATA[
for.body57.split_ifconv:7 %zext_ln72 = zext i3 %trunc_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body57.split_ifconv:8 %shl_ln72 = shl i8 1, i8 %zext_ln72

]]></Node>
<StgValue><ssdm name="shl_ln72"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body57.split_ifconv:9 %select_ln69 = select i1 %output_list_load, i8 %shl_ln72, i8 0

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body57.split_ifconv:10 %output_buffer_data_1 = or i8 %select_ln69, i8 %output_buffer_data_load

]]></Node>
<StgValue><ssdm name="output_buffer_data_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body57.split_ifconv:12 %store_ln66 = store i8 %output_buffer_data_1, i8 %output_buffer_data

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.body57.split_ifconv:13 %br_ln66 = br void %for.body57

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="output_list" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="output_buffer_data_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_buffer_data_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="output_buffer_data" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_44" to="i" fromId="44" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="i" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="52" from="output_buffer_data" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="53" from="i" to="i_1" fromId="6" toId="10">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="63" from="p_str" to="specpipeline_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="i_1" to="icmp_ln66" fromId="10" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="icmp_ln66" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="i_1" to="add_ln66" fromId="10" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_68" to="add_ln66" fromId="68" toId="13">
</dataflow>
<dataflow id="70" from="icmp_ln66" to="br_ln66" fromId="12" toId="14">
</dataflow>
<dataflow id="71" from="i_1" to="i_2_cast" fromId="10" toId="15">
</dataflow>
<dataflow id="72" from="output_list" to="output_list_addr" fromId="42" toId="16">
</dataflow>
<dataflow id="74" from="StgValue_73" to="output_list_addr" fromId="73" toId="16">
</dataflow>
<dataflow id="75" from="i_2_cast" to="output_list_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="76" from="output_list_addr" to="output_list_load" fromId="16" toId="17">
</dataflow>
<dataflow id="77" from="i_1" to="trunc_ln72" fromId="10" toId="18">
</dataflow>
<dataflow id="78" from="add_ln66" to="store_ln66" fromId="13" toId="19">
</dataflow>
<dataflow id="79" from="i" to="store_ln66" fromId="6" toId="19">
</dataflow>
<dataflow id="80" from="output_buffer_data" to="output_buffer_data_load" fromId="5" toId="20">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln64" fromId="81" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_83" to="speclooptripcount_ln64" fromId="83" toId="21">
</dataflow>
<dataflow id="85" from="StgValue_83" to="speclooptripcount_ln64" fromId="83" toId="21">
</dataflow>
<dataflow id="86" from="StgValue_83" to="speclooptripcount_ln64" fromId="83" toId="21">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopName" to="specloopname_ln66" fromId="87" toId="22">
</dataflow>
<dataflow id="90" from="empty_1" to="specloopname_ln66" fromId="89" toId="22">
</dataflow>
<dataflow id="91" from="output_list_addr" to="output_list_load" fromId="16" toId="23">
</dataflow>
<dataflow id="92" from="trunc_ln72" to="zext_ln72" fromId="18" toId="24">
</dataflow>
<dataflow id="94" from="StgValue_93" to="shl_ln72" fromId="93" toId="25">
</dataflow>
<dataflow id="95" from="zext_ln72" to="shl_ln72" fromId="24" toId="25">
</dataflow>
<dataflow id="96" from="output_list_load" to="select_ln69" fromId="23" toId="26">
</dataflow>
<dataflow id="97" from="shl_ln72" to="select_ln69" fromId="25" toId="26">
</dataflow>
<dataflow id="98" from="StgValue_50" to="select_ln69" fromId="50" toId="26">
</dataflow>
<dataflow id="99" from="select_ln69" to="output_buffer_data_1" fromId="26" toId="27">
</dataflow>
<dataflow id="100" from="output_buffer_data_load" to="output_buffer_data_1" fromId="20" toId="27">
</dataflow>
<dataflow id="101" from="output_buffer_data_1" to="store_ln66" fromId="27" toId="28">
</dataflow>
<dataflow id="102" from="output_buffer_data" to="store_ln66" fromId="5" toId="28">
</dataflow>
<dataflow id="103" from="output_buffer_data" to="output_buffer_data_load_1" fromId="5" toId="30">
</dataflow>
<dataflow id="105" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="104" toId="31">
</dataflow>
<dataflow id="106" from="output_buffer_data_out" to="write_ln0" fromId="43" toId="31">
</dataflow>
<dataflow id="107" from="output_buffer_data_load_1" to="write_ln0" fromId="30" toId="31">
</dataflow>
<dataflow id="108" from="icmp_ln66" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
