Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_PIPELINE_behav xil_defaultlib.test_PIPELINE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'alu_control' [C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/I_EXECUTION.v:88]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'alu_control' [C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/I_EXECUTION.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.incr
Compiling module xil_defaultlib.I_FETCH
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.s_extend
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.I_DECODE
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_5bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.I_EXECUTION
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.MEM_STAGE
Compiling module xil_defaultlib.WB_STAGE
Compiling module xil_defaultlib.PIPELINE
Compiling module xil_defaultlib.test_PIPELINE
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_PIPELINE_behav
