# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/Fall 99_courses/Az_Manteqi/Lab1/My_worked1/modlesim_codes/timer_delay_TB.v}
