---
title: 3.5 Layout an Inverter in IHP SG13G2 with KLayout including DRC and LVS
layout: default
parent: Analog Design Flow
has_toc: false
has_children: false
---
{: .no_toc }
## 3.5 Layout an Inverter in IHP SG13G2 with KLayout including DRC and LVS

{: .no_toc }

<!-- <details open markdown="block">
  <summary>
    Table of contents
  </summary>
  {: .text-delta }
- TOC
{:toc}
</details> -->

This section introduces how to layout the inverter in IHP SG130 PDK with KLayout including DRC and LVS.

#### 1. KLayout GUI

KLayout is capable of:

- Drawing layout of complex structures

>> Standard cells

>> Analog blocks

>> MEMs, etc.

- Parametric cell supports

>> Change cell parameters

- Capability of doing DRC/LVS

- Morden user interface

![](images/3.5-01-klayout_gui.png)

#### 2. IHP-SG13G2 Process Cross Section

![](images/3.5-02-overview_metal_layer.png)

- BEOL detail cross-section below `Metal1` for passive modeling

![](images/3.5-03-BEOL.png)

### Remark:

- ILDO consists of oxide (`590nm`) and nitride (`50nm`)

- For a homogenous ILDO with `$$\varepsilon_R$$=4.1`, the effective thickness corresponds to `deff=620nm`.

##### 2.1. Design Rules in IHP-SG13G2 - Rule check schematics

![](images/3.5-04-rule_check_schematic_1.png)

![](images/3.5-05-rule_check_schematic_2.png)

##### 2.2. Design Rules in IHP-SG13G2 - NWell

| **Rule** | **Description**                                                                 | **Value (µm)** |
|----------|----------------------------------------------------------------------------------|----------------|
| NW.a     | Minimum NWell width                                                             | 0.62           |
| NW.b     | Minimum NWell space or notch (same net). NWell regions separated by less than this value will be merged. | 0.62           |
| NW.b1    | Minimum PWell width between NWell regions (different net) (Note 3)              | 1.80           |
| NW.c     | Minimum NWell enclosure of P+Activ not inside ThickGateOx                       | 0.31           |
| NW.c1    | Minimum NWell enclosure of P+Activ inside ThickGateOx                           | 0.62           |
| NW.d     | Minimum NWell space to external N+Activ not inside ThickGateOx                  | 0.31           |
| NW.d1    | Minimum NWell space to external N+Activ inside ThickGateOx                      | 0.62           |
| NW.e     | Minimum NWell enclosure of NWell tie surrounded entirely by NWell in N+Activ not inside ThickGateOx | 0.24           |
| NW.e1    | Minimum NWell enclosure of NWell tie surrounded entirely by NWell in N+Activ inside ThickGateOx | 0.62           |
| NW.f     | Minimum NWell space to substrate tie in P+Activ not inside ThickGateOx          | 0.24           |
| NW.f1    | Minimum NWell space to substrate tie in P+Activ inside ThickGateOx              | 0.62           |

![](images/3.5-06-nwell.png)

##### 2.3. Design Rules in IHP-SG13G2 - Active

| **Rule** | **Description**                     | **Value (µm)** |
|----------|-------------------------------------|----------------|
| Act.a    | Minimum Activ width                 | 0.15           |
| Act.b    | Minimum Activ space or notch        | 0.21           |
| Act.c    | Minimum Activ drain/source extension| 0.23           |
| Act.d    | Minimum Activ area                  | 0.122          |
| Act.e    | Minimum Activ enclosed area         | 0.15           |

![](images/3.5-07-active.png)

##### 2.4. Design Rules in IHP-SG13G2 - GatPoly

| **Rule** | **Description**                                                                 | **Value (µm)** |
|----------|----------------------------------------------------------------------------------|----------------|
| Gat.a    | Minimum GatPoly width                                                           | 0.13           |
| Gat.a1   | Minimum GatPoly width for channel length of 1.2 V NFET                          | 0.13           |
| Gat.a2   | Minimum GatPoly width for channel length of 1.2 V PFET                          | 0.13           |
| Gat.a3   | Minimum GatPoly width for channel length of 3.3 V NFET                          | 0.45           |
| Gat.a4   | Minimum GatPoly width for channel length of 3.3 V PFET                          | 0.40           |
| Gat.b    | Minimum GatPoly space or notch                                                  | 0.18           |
| Gat.b1   | Minimum space between unrelated 3.3 V GatPoly over Activ regions                | 0.25           |
| Gat.c    | Minimum GatPoly extension over Activ (end cap)                                  | 0.18           |
| Gat.d    | Minimum GatPoly space to Activ                                                  | 0.07           |
| Gat.e    | Minimum GatPoly area                                                            | 0.09           |
| Gat.f    | 45-degree and 90-degree angles for GatPoly on Activ area are not allowed        | —              |
| Gat.g    | Minimum GatPoly width for 45-degree bent shapes if the bend GatPoly length is > 0.39 µm | 0.16     |

![](images/3.5-08-GatPoly.png)

##### 2.5. Design Rules in IHP-SG13G2 - pSD

| **Rule**  | **Description**                                                                 | **Value (µm)** |
|-----------|----------------------------------------------------------------------------------|----------------|
| pSD.a     | Minimum pSD width                                                               | 0.31           |
| pSD.b     | Minimum pSD space or notch (Note 1)                                             | 0.31           |
| pSD.c     | Minimum pSD enclosure of P+Activ in NWell                                       | 0.18           |
| pSD.c1    | Minimum pSD enclosure of P+Activ in PWell                                       | 0.03           |
| pSD.d     | Minimum pSD space to unrelated N+Activ in PWell                                 | 0.18           |
| pSD.d1    | Minimum pSD space to N+Activ in NWell                                           | 0.03           |
| pSD.e     | Minimum pSD overlap of Activ at one position when forming abutted substrate tie (Note 2) | 0.30   |
| pSD.f     | Minimum Activ extension over pSD at one position when forming abutted NWell tie (Note 2) | 0.30   |
| pSD.g     | Minimum N+Activ or P+Activ area when forming abutted tie (Note 2)               | 0.09           |
| pSD.i     | Minimum pSD enclosure of PFET gate not inside ThickGateOx                       | 0.30           |
| pSD.i1    | Minimum pSD enclosure of PFET gate inside ThickGateOx                           | 0.40           |
| pSD.j     | Minimum pSD space to NFET gate not inside ThickGateOx                           | 0.30           |
| pSD.j1    | Minimum pSD space to NFET gate inside ThickGateOx                               | 0.40           |
| pSD.k     | Minimum pSD area                                                                | 0.25           |
| pSD.l     | Minimum pSD enclosed area                                                       | 0.25           |
| pSD.m     | Minimum pSD space to n-type poly resistors                                      | 0.18           |
| pSD.n     | Minimum pSD enclosure of p-type poly resistors                                  | 0.18           |

![](images/3.5-09-pSD.png)

##### 2.6. Design Rules in IHP-SG13G2 - Cont

| **Rule**  | **Description**                                                                 | **Value (µm)** |
|-----------|----------------------------------------------------------------------------------|----------------|
| Cnt.a     | Minimum and maximum Cont width                                                  | 0.16           |
| Cnt.b     | Minimum Cont space                                                              | 0.18           |
| Cnt.b1    | Minimum Cont space in a contact array of more than 4 rows and more than 4 columns (Note 1) | 0.20   |
| Cnt.c     | Minimum Activ enclosure of Cont                                                 | 0.07           |
| Cnt.d     | Minimum GatPoly enclosure of Cont                                               | 0.07           |
| Cnt.e     | Minimum Cont on GatPoly space to Activ                                          | 0.14           |
| Cnt.f     | Minimum Cont on Activ space to GatPoly                                          | 0.11           |
| Cnt.g     | Cont must be within Activ or GatPoly                                            | —              |
| Cnt.g1    | Minimum pSD space to Cont on nSD-Activ                                          | 0.09           |
| Cnt.g2    | Minimum pSD overlap of Cont on pSD-Activ                                        | 0.09           |
| Cnt.h     | Cont must be covered with Metal1                                                | —              |
| Cnt.j     | Cont on GatPoly over Activ is not allowed                                       | —              |

![](images/3.5-10-Cont.png)

##### 2.7. Design Rules in IHP-SG13G2 - Metal1

| **Rule** | **Description**                                                                 | **Value** |
|----------|----------------------------------------------------------------------------------|-----------|
| M1.a     | Minimum Metal1 width                                                            | 0.16 µm   |
| M1.b     | Minimum Metal1 space or notch                                                   | 0.18 µm   |
| M1.c     | Minimum Metal1 enclosure of Cont                                                | 0.00 µm   |
| M1.c1    | Minimum Metal1 endcap enclosure of Cont (Note 1)                                | 0.05 µm   |
| M1.d     | Minimum Metal1 area                                                             | 0.09 µm²  |
| M1.e     | Minimum space of Metal1 lines if at least one line is wider than 0.3 µm and the parallel run is more than 1.0 µm | 0.22 µm   |
| M1.f     | Minimum space of Metal1 lines if at least one line is wider than 10.0 µm and the parallel run is more than 10.0 µm | 0.60 µm   |
| M1.g     | Minimum 45-degree bent Metal1 width if the bent metal length is > 0.5 µm        | 0.20 µm   |
| M1.i     | Minimum space of Metal1 lines of which at least one is bent by 45-degree        | 0.22 µm   |
| M1.j     | Minimum global Metal1 density                                                   | 35.0 %    |
| M1.k     | Maximum global Metal1 density                                                   | 60.0 %    |

![](images/3.5-11-Metal1.png)

#### 3. Launch KLayout

- Run the following command in the terminal to launch `klayout`.

```sh
$ source $HOME/unic-cass/env.sh
$ export KLAYOUT_PATH=$PDK_ROOT/$PDK/libs.tech/klayout:$HOME/.klayout
$ export KLAYOUT_HOME=$HOME/.klayout
$ klayout -e
```

![](images/3.5-12-klayout.png)

#### 4. Create a New Layout

Create a new layout by selecting `File` >> `New Layout` and change the information as follows.

- Technology: `sg13g2 - IHP SiGe 130nm technology`

- Top cell: `inverter`

- Database unit: `0.005`

![](images/3.5-13-create_new_layout.png)

#### 5. Create NMOS Instance

- 1. Create a new `nmos` instance by clicking on `Instace` button

- 2. In the instance dialog, select the `library` as `SG13_dev - IHP SG13G2 Pcells`

- 3. Click on `search button`

- 4. Select `nmos`, then press `OK`

![](images/3.5-14-create_nmos.png)

Finally, click on the layout to place the `nmos`.

#### 6. Create PMOS Instance

- 1. Create a new `pmos` instance by clicking on `Instace` button

- 2. In the instance dialog, select the `library` as `SG13_dev - IHP SG13G2 Pcells`

- 3. Click on `search button`

- 4. Select `pmos`, then press `OK`

![](images/3.5-15-create_pmos.png)

Finally, click on the layout to place the `pmos`.

#### 7. Change the Layout Visibility

- Display all the layer in the layout by changing the depth (e.g.: `2`).

![](images/3.5-16-change_visibility.png)

#### 8. Hide Empty/Unused Layers

- Right click on `layers` panel and select `Hide Empty Layers`

![](images/3.5-17-hide_layers.png)

#### 9. Align NMOS and PMOS

- Click on `Move` button and move the `pmos` such that the `poly` of the `pmos` and `nmos` in the same line

![](images/3.5-18-move_pmos.png)

- Use the `arrow` keys on your keyboard to move the `nmos` down.

![](images/3.5-19-move_nmos.png)

#### 10. Connect the Poly

- Click on `GatPoly.drawing` in the `Layers` panel

- Click on `Box` button then draw a box between the two poly

>> Note: The size needs to be exact as the one in the `pmos` and `nmos`

- You can use zoom in and out to help place it correctly.

![](images/3.5-20-draw_poly.png)

#### 10. Connect the Terminals

- Click on `Metal1.drawing` on the `Layers` panel

- Draw a box between two terminals by clicking on `Box` button and start drawing

- It should cover the two small box inside the `pmos` and `nmos`

![](images/3.5-21-draw_terminals.png)

#### 11. Create the Pins

- Click on `Metal1.pin` on the `Layers` panel and draw a box with the same size as the previous one

![](images/3.5-22-draw_pins.png)

#### 12. Change Pin Name

- Click on `Metal1.text` on the `Layers` panel

>> Right click on `Layers` panel >> Uncheck hide empty layers

- Click on the `text` button and place it into `Metal1.pin` region (go back to select mode by press `esc`)

- Double click on the text and change it into `Y`

![](images/3.5-23-change_pin_name.png)

Final view is shown as follows.

![](images/3.5-24-final_view.png)

#### 13. Connect Poly to Metal1

- Click on `GatPoly.Drawing` and draw a box of about `0.2um x 0.2um` to the gate terminal

- Draw a `Metal1` over the above box with the same size

>> Click on `Metal1.drawing` and draw a box

- Connect `Metal` to `GatPoly`

>> Click on `Cont.drawing` and draw a small box inside

![](images/3.5-25-connect_poly_metal1.png)

#### 14. First DRC Check

- Select `Tools` >> `DRC` >> `sg13g2_minimal.lydrc`

- Click on the DRC violation, it will be highlighted in the layout view

![](images/3.5-26-select_drc.png)

- In the figure, `M1.b` rule is violated, the minimum `Metal1` space or notch must be `>=0.18um`

![](images/3.5-27-highlight_violation.png)

#### 15. Second DRC Violation

- Rule `Cnt.a` is violated the minimum and maximum contact width `=0.16um`

![](images/3.5-28-second_violation.png)

#### 16. Fixed the DRC

- Delete the gate `poly` and the `Metal1` and the `contact`

>> Select the `gate poly`, `Metal1` and the `Contact` and press `Delete` key

- Draw a new one with bigger size

![](images/3.5-29-fixed_drc.png)

>> Note: You can use the ruler to have some idea of the size

- After completed, rerun the DRC, it passes

![](images/3.5-30-final_view.png)

#### 17. Create the A Pin

- Select `Metal1.pin` in the `Layers` panel and draw a box with the same size as the previous one

- Select `Metal1.text` in the `Layers` panel and click `Text` button to place the text inside the pin

![](images/3.5-31-change_pin_name.png)

- Double click on the `text` to change it into `A`

![](images/3.5-32-final_view.png)

#### 18. Extend the NWell for the PMOS

- Click on `Ruler` and create a ruler approximately `0.3um` from the upper edge of `pmos`

![](images/3.5-33-create_ruler.png)

- Select `Nwell.drawing` and draw a box to extend the nwell `0.3um` long on the `pmos`

![](images/3.5-34-draw_nwell.png)

#### 19. Create Metal 1

- Select `Metal1.drawing` and draw a box with the same size

- Select `Metal1.pin` and draw a box with the same size

![](images/3.5-35-draw_metal1.png)

#### 20. Create the VDD Text

- Click on `Metal1.text` and select `Text` button

- Place the text inside `VDD` pin

- Change the text to `VDD`

![](images/3.5-36-create_vdd_text.png)

#### 21. Connect the Substrate and Terminal

- Select `Act.drawing` and draw a box with the same size as `VDD` pin

- Select `Cont.drawing` and plot some small boxes inside the `VDD` pin region

>> Note that it must follow the DRC rule

- Select `Metal1.drawing` and connect the terminal to `VDD` pin

![](images/3.5-37-connect_substrate_terminal.png)

#### 22. Run DRC Again

- Run DRC by selecting `Tools` >> `DRC` >> `sg13g2_minimal.lydrc`

- The results show that it is clean

>> We ignore three violation in the figure at this moment

![](images/3.5-38-run_drc_again.png)

#### 23. Draw pSD and Metal1

- Select `pSD.drawing` and draw a box with the same size as `VDD` pin

>> You can use `ruler` to help with the size

- Draw `Metal1.drawing` and `Metal1.pin` with the same size

![](images/3.5-39-draw_pSD.png)

#### 24. Create VSS Text

- Select `Metal1.text` and click on `text` button, put the text inside `VSS` pin and name it as `VSS`

![](images/3.5-40-create_vss_pin.png)

#### 25. Connect VSS to the Substrate

- Select `Cont.drawing` and create some small boxes inside `VSS` pin

- Select `Metal1.drawing` and create a shape connect to the `nmos`

![](images/3.5-41-connect_vss_substrate.png)

#### 26. Connect VSS to the NMOS

- Select `Metal1.drawing` and create a shape connect to the `nmos`

![](images/3.5-42-connect_vss_nmos.png)

#### 27. Run DRC Again

- If there is no further DRC violation, the layout is done.

>> If there are a few, you will have to fix it.

![](images/3.5-43-run_drc_again.png)

#### 28. Save the Layout

- Click on `File` >> `Save As`. Store the files as `inverter.gds`

![](images/3.5-44-save_layout.png)

#### 29. Export Netlist for LVS

- Run `Xscheme` and open the `inverter.sch` (that you have done in `Lab-04`)

- Select `Simulation` >> `LVS` >> `LVS netlist: Top level is a .subckt`

- Click on `Netlist` button, it will generate a netlist in simulation folder

![](images/3.5-45-generate_netlist.png)

```
inverter
├── inverter.gds
├── inverter.sch
├── simulations
│   └── inverter.spice
└── xschemrc
```

#### 30. Setup the LVS

- Select `SG13G2 PDK` >> `SG13G2 LVS Options`

>> Set the netlist path as the netlist extracted from `ngspice`

![](images/3.5-46-setup_lvs.png)

#### 31. Run LVS

- Select `SG13G2 PDK` >> `Run LVS`

- LVS should show that the circuit does not match (Layout does not match schematic)

>> We need to debug it. Scheme through the violations.

![](images/3.5-47-run_lvs.png)

#### 32. Find LVS Problems

- The problem is that the base terminal of the `nmos` is not connected to `VSS`

>> This is because the `contact` need `pSD` and `Active` layers. `Active` layer is missing (verified on the `layout`)

![](images/3.5-48-find_lvs_problem.png)

#### 33. Fix the Layout

- Select `Activ.drawing` and draw a box over `VSS` pin

![](images/3.5-49-draw_activ.png)

- Save `layout` and run DRC & LVS again

Finally, the LVS is clean as shown below.

![](images/3.5-50-lvs_clean.png)