cocci_test_suite() {
	struct igt_spinner cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 943 */;
	struct igt_spinner *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 823 */;
	struct drm_printer cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 788 */;
	struct i915_gem_engines_iter cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 56 */;
	const struct intel_engine_cs *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 519 */;
	long cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 519 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3464 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3433 */;
	struct intel_context *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3431 */;
	struct i915_vma *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3429 */;
	struct intel_engine_cs *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3428 */;
	struct i915_gem_context *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3427 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3284 */[MAX_IDX];
	enum{RING_START_IDX=0, RING_TAIL_IDX, MAX_IDX,} cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3279 */;
	const struct {
		u32 reg;
		u32 offset;
		const char *name;
	} cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3203 */[];
	const u32 *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3179 */;
	char cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3057 */[128];
	bool cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3053 */;
	const size_t cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3051 */;
	const void *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3049 */;
	size_t cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3049 */;
	const struct i915_subtest cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3017 */[];
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 3015 */;
	const struct phase *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2986 */;
	struct intel_engine_cs *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2978 */[MAX_ENGINE_INSTANCE + 1];
	const struct phase {
		const char *name;
		unsigned int flags;
	} cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2969 */[];
	void *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2861 */;
	struct i915_sw_fence cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2856 */;
	unsigned long cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2844 */;
	enum intel_engine_id cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2843 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2842 */[16];
	struct intel_engine_cs **cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2835 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2834 */;
	struct intel_gt *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2833 */;
	struct drm_i915_gem_object *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 28 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2563 */[MAX_ENGINE_INSTANCE + 1];
	ktime_t cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2399 */[2];
	struct intel_context *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2396 */[16];
	struct i915_gem_context *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2395 */[16];
	const unsigned int cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2314 */[];
	struct preempt_smoke cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2309 */;
	struct preempt_smoke cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2233 */[I915_NUM_ENGINES];
	struct task_struct *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2232 */[I915_NUM_ENGINES];
	struct i915_address_space *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2163 */;
	struct preempt_smoke *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2148 */;
	struct preempt_smoke {
		struct intel_gt *gt;
		struct i915_gem_context **contexts;
		struct intel_engine_cs *engine;
		struct drm_i915_gem_object *batch;
		unsigned int ncontext;
		struct rnd_state prng;
		unsigned long count;
	} cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2138 */;
	struct rnd_state *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 2133 */;
	struct i915_sched_attr cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1803 */;
	struct preempt_client cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1783 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1701 */[ARRAY_SIZE(client)];
	struct preempt_client cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1667 */[4];
	void cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1650 */;
	enum i915_sw_fence_notify cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1612 */;
	struct i915_sw_fence *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1612 */;
	int __i915_sw_fence_call cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1611 */;
	struct live_preempt_cancel cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1439 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1301 */[3];
	struct intel_context *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 128 */[2];
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1229 */[2];
	struct igt_live_test cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1181 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1180 */;
	struct live_preempt_cancel *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1178 */;
	int cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1178 */;
	struct live_preempt_cancel {
		struct intel_engine_cs *engine;
		struct preempt_client a,b;
	} cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1173 */;
	struct preempt_client *cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1066 */;
	struct preempt_client {
		struct igt_spinner spin;
		struct i915_gem_context *ctx;
	} cocci_id/* drivers/gpu/drm/i915/gt/selftest_lrc.c 1045 */;
}
