cd /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log                                                                                             \
+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb" 
# Start time: 14:53:41 on Jan 17,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.redmule_mesh_pkg(fast)
# Loading work.redmule_tile_tb_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.redmule_tile_pkg(fast)
# Loading work.redmule_mesh_tb_pkg(fast)
# Loading work.redmule_mesh_tb(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.redmule_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.hci_core_fifo(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_demux(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__3)
# Loading work.tc_sram_impl(fast)
# Loading work.onehot_to_bin(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register(fast__4)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__7)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.redmule_tile(fast__1)
# Loading work.redmule_tile(fast__2)
# Loading work.redmule_tile(fast__3)
# Loading work.redmule_tile(fast__4)
# Loading work.redmule_tile(fast__5)
# Loading work.redmule_tile(fast__6)
# Loading work.redmule_tile(fast__7)
# Loading work.redmule_tile(fast__8)
# Loading work.redmule_tile(fast__9)
# Loading work.redmule_tile(fast__10)
# Loading work.redmule_tile(fast__11)
# Loading work.redmule_tile(fast__12)
# Loading work.redmule_tile(fast__13)
# Loading work.redmule_tile(fast__14)
# Loading work.redmule_tile(fast__15)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_4x4_noc_pkg(fast)
# Loading work.redmule_mesh_vip(fast)
# Loading work.floo_axi_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.floo_axi_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.fractal_sync(fast)
# Loading work.fractal_sync(fast__1)
# Loading work.fractal_sync(fast__2)
# Loading work.fractal_sync(fast__3)
# Loading work.fractal_monitor(fast)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cnt_o'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/lzc.sv(28).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/gen_serial_lookup/i_lookup/i_lzc File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_lookup_serial.sv Line: 273
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'bin'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/common_cells-f4afdc2a312d2584/src/onehot_to_bin.sv(19).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_icache/i_snitch_icache/i_handler/gen_plru/i_evict_mask_to_index File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache_handler.sv Line: 280
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[0].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[1].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[2].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[0].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[1].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[2].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8567 instructions.
# ** Warning: Only >= 2 sets are supported
#    Time: 0 ns  Scope: redmule_mesh_tb.fixture.gen_x_tile[3].gen_y_tile[3].dut.i_icache.i_snitch_icache File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cluster_icache-ce153e19488bc2db/src/snitch_icache.sv Line: 131
# [mhartid 2] Starting NoC Synch test...
# [mhartid 3] Starting NoC Synch test...
# [mhartid 0] Starting NoC Synch test...
# [mhartid 1] Starting NoC Synch test...
# [mhartid 6] Starting NoC Synch test...
# [mhartid 7] Starting NoC Synch test...
# [mhartid 4] Starting NoC Synch test...
# [mhartid 5] Starting NoC Synch test...
# [mhartid 8] Starting NoC Synch test...
# [mhartid 9] Starting NoC Synch test...
# [mhartid 10] Starting NoC Synch test...
# [mhartid 11] Starting NoC Synch test...
# [mhartid 0] Running XY algorithm...
# [mhartid 1] Running XY algorithm...
# [mhartid 2] Running XY algorithm...
# [mhartid 3] Running XY algorithm...
# [mhartid 12] Starting NoC Synch test...
# [mhartid 13] Starting NoC Synch test...
# [mhartid 14] Starting NoC Synch test...
# [mhartid 15] Starting NoC Synch test...
# [mhartid 6] Running XY algorithm...
# [mhartid 7] Running XY algorithm...
# [mhartid 4] Running XY algorithm...
# [mhartid 5] Running XY algorithm...
# [mhartid 8] Running XY algorithm...
# [mhartid 9] Running XY algorithm...
# [mhartid 10] Running XY algorithm...
# [mhartid 11] Running XY algorithm...
# [mhartid 12] Running XY algorithm...
# [mhartid 13] Running XY algorithm...
# [mhartid 14] Running XY algorithm...
# [mhartid 15] Running XY algorithm...
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 254955ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 254955ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 255465ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 255465ns
# [TB][mhartid 8 - Tile (0, 2)] detected AMO (sync) instruction at time 295745ns
# [TB][mhartid 9 - Tile (1, 2)] detected AMO (sync) instruction at time 295745ns
# [TB][mhartid 10 - Tile (2, 2)] detected AMO (sync) instruction at time 298460ns
# [TB][mhartid 11 - Tile (3, 2)] detected AMO (sync) instruction at time 298460ns
# [TB][mhartid 12 - Tile (0, 3)] detected AMO (sync) instruction at time 347415ns
# [TB][mhartid 13 - Tile (1, 3)] detected AMO (sync) instruction at time 347415ns
# [TB][mhartid 14 - Tile (2, 3)] detected AMO (sync) instruction at time 347840ns
# [TB][mhartid 15 - Tile (3, 3)] detected AMO (sync) instruction at time 347840ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 349110ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 349110ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 349450ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 350775ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 350975ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 351080ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 351290ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 351660ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 351785ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 352025ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 352025ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 352175ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 352295ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 352535ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 352550ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 352640ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 352640ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 352645ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 352660ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 352670ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 352795ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 353030ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 353055ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 353180ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 353305ns
# [TB][mhartid 4 - Tile (0, 1)] detected sentinel instruction in EX stage at time 353400ns
# [TB][mhartid 5 - Tile (1, 1)] detected sentinel instruction in EX stage at time 353525ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 353550ns
# [TB][mhartid 8 - Tile (0, 2)] detected sentinel instruction in EX stage at time 353555ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 353565ns
# [TB][mhartid 9 - Tile (1, 2)] detected sentinel instruction in EX stage at time 353570ns
# [TB][mhartid 7 - Tile (3, 1)] detected sentinel instruction in EX stage at time 353770ns
# [TB][mhartid 6 - Tile (2, 1)] detected sentinel instruction in EX stage at time 353785ns
# [TB][mhartid 11 - Tile (3, 2)] detected sentinel instruction in EX stage at time 353840ns
# [TB][mhartid 10 - Tile (2, 2)] detected sentinel instruction in EX stage at time 353925ns
# [TB][mhartid 12 - Tile (0, 3)] detected sentinel instruction in EX stage at time 354340ns
# [TB][mhartid 13 - Tile (1, 3)] detected sentinel instruction in EX stage at time 354340ns
# [TB][mhartid 15 - Tile (3, 3)] detected sentinel instruction in EX stage at time 354770ns
# [TB][mhartid 14 - Tile (2, 3)] detected sentinel instruction in EX stage at time 354855ns
# [mhartid 1] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 0] sync_count: 1
# [mhartid 4] sync_count: 5
# [mhartid 5] sync_count: 8
# [mhartid 6] sync_count: 5
# [mhartid 7] sync_count: 5
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 365955ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 366440ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 366470ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 366480ns
# [mhartid 9] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 10] sync_count: 1
# [TB][mhartid 9 - Tile (1, 2)] detected AMO (sync) instruction at time 368815ns
# [TB][mhartid 8 - Tile (0, 2)] detected AMO (sync) instruction at time 368845ns
# [TB][mhartid 11 - Tile (3, 2)] detected AMO (sync) instruction at time 370505ns
# [TB][mhartid 10 - Tile (2, 2)] detected AMO (sync) instruction at time 370520ns
# [mhartid 12] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 14] sync_count: 1
# [TB][mhartid 12 - Tile (0, 3)] detected AMO (sync) instruction at time 373655ns
# [TB][mhartid 13 - Tile (1, 3)] detected AMO (sync) instruction at time 373695ns
# [TB][mhartid 15 - Tile (3, 3)] detected AMO (sync) instruction at time 374125ns
# [TB][mhartid 14 - Tile (2, 3)] detected AMO (sync) instruction at time 374175ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 375540ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 375655ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 375965ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 377190ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 377400ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 377505ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 377710ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 378205ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 378425ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 378515ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 378720ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 378840ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 378940ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 379025ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 379215ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 379225ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 379245ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 379250ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 379350ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 379430ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 379510ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 379715ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 379725ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 379855ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 379935ns
# [TB][mhartid 5 - Tile (1, 1)] detected sentinel instruction in EX stage at time 379950ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 380015ns
# [TB][mhartid 7 - Tile (3, 1)] detected sentinel instruction in EX stage at time 380155ns
# [TB][mhartid 4 - Tile (0, 1)] detected sentinel instruction in EX stage at time 380235ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 380365ns
# [TB][mhartid 9 - Tile (1, 2)] detected sentinel instruction in EX stage at time 380495ns
# [TB][mhartid 8 - Tile (0, 2)] detected sentinel instruction in EX stage at time 380540ns
# [TB][mhartid 11 - Tile (3, 2)] detected sentinel instruction in EX stage at time 380540ns
# [TB][mhartid 6 - Tile (2, 1)] detected sentinel instruction in EX stage at time 380585ns
# [TB][mhartid 15 - Tile (3, 3)] detected sentinel instruction in EX stage at time 381025ns
# [TB][mhartid 10 - Tile (2, 2)] detected sentinel instruction in EX stage at time 381425ns
# [TB][mhartid 12 - Tile (0, 3)] detected sentinel instruction in EX stage at time 381565ns
# [TB][mhartid 13 - Tile (1, 3)] detected sentinel instruction in EX stage at time 381570ns
# [TB][mhartid 14 - Tile (2, 3)] detected sentinel instruction in EX stage at time 382100ns
# [mhartid 1] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 0] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 5] sync_count: 8
# [mhartid 7] sync_count: 5
# [mhartid 4] sync_count: 5
# [mhartid 6] sync_count: 5
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 392990ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 393030ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 393135ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 393510ns
# [mhartid 9] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 11] sync_count: 1
# [TB][mhartid 9 - Tile (1, 2)] detected AMO (sync) instruction at time 395810ns
# [TB][mhartid 8 - Tile (0, 2)] detected AMO (sync) instruction at time 395935ns
# [mhartid 10] sync_count: 1
# [TB][mhartid 11 - Tile (3, 2)] detected AMO (sync) instruction at time 397200ns
# [TB][mhartid 10 - Tile (2, 2)] detected AMO (sync) instruction at time 398105ns
# [mhartid 15] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 14] sync_count: 1
# [TB][mhartid 15 - Tile (3, 3)] detected AMO (sync) instruction at time 400415ns
# [TB][mhartid 13 - Tile (1, 3)] detected AMO (sync) instruction at time 400935ns
# [TB][mhartid 12 - Tile (0, 3)] detected AMO (sync) instruction at time 400985ns
# [TB][mhartid 14 - Tile (2, 3)] detected AMO (sync) instruction at time 401455ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 401725ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 402635ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 403000ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 404290ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 404490ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 404595ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 404810ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 405315ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 405510ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 405825ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 405880ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 405995ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 406015ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 406325ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 406325ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 406385ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 406425ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 406500ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 406505ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 406810ns
# [TB][mhartid 5 - Tile (1, 1)] detected AMO (sync) instruction at time 406835ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 406880ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 406885ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 406990ns
# [TB][mhartid 4 - Tile (0, 1)] detected AMO (sync) instruction at time 407020ns
# [TB][mhartid 5 - Tile (1, 1)] detected sentinel instruction in EX stage at time 407075ns
# [TB][mhartid 4 - Tile (0, 1)] detected sentinel instruction in EX stage at time 407250ns
# [TB][mhartid 6 - Tile (2, 1)] detected AMO (sync) instruction at time 407395ns
# [TB][mhartid 7 - Tile (3, 1)] detected AMO (sync) instruction at time 407495ns
# [TB][mhartid 9 - Tile (1, 2)] detected sentinel instruction in EX stage at time 407535ns
# [TB][mhartid 6 - Tile (2, 1)] detected sentinel instruction in EX stage at time 407615ns
# [TB][mhartid 8 - Tile (0, 2)] detected sentinel instruction in EX stage at time 407670ns
# [TB][mhartid 7 - Tile (3, 1)] detected sentinel instruction in EX stage at time 407715ns
# [TB][mhartid 13 - Tile (1, 3)] detected sentinel instruction in EX stage at time 407880ns
# [TB][mhartid 12 - Tile (0, 3)] detected sentinel instruction in EX stage at time 407955ns
# [TB][mhartid 11 - Tile (3, 2)] detected sentinel instruction in EX stage at time 408060ns
# [TB][mhartid 10 - Tile (2, 2)] detected sentinel instruction in EX stage at time 408155ns
# [TB][mhartid 14 - Tile (2, 3)] detected sentinel instruction in EX stage at time 408420ns
# [TB][mhartid 15 - Tile (3, 3)] detected sentinel instruction in EX stage at time 409325ns
# [mhartid 1] sync_count: 1
# [mhartid 0] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 5] sync_count: 8
# [mhartid 4] sync_count: 5
# [mhartid 6] sync_count: 5
# [mhartid 7] sync_count: 5
# [mhartid 9] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 1] NoC Synch test finished...
# [mhartid 0] NoC Synch test finished...
# [mhartid 2] NoC Synch test finished...
# [mhartid 3] NoC Synch test finished...
# [mhartid 4] NoC Synch test finished...
# [mhartid 5] NoC Synch test finished...
# [mhartid 6] NoC Synch test finished...
# [mhartid 7] NoC Synch test finished...
# [mhartid 9] NoC Synch test finished...
# [mhartid 8] NoC Synch test finished...
# [mhartid 11] NoC Synch test finished...
# [mhartid 10] NoC Synch test finished...
# [mhartid 12] NoC Synch test finished...
# [mhartid 13] NoC Synch test finished...
# [mhartid 14] NoC Synch test finished...
# [mhartid 15] NoC Synch test finished...
# SIMULATION FINISHED WITH EXIT CODE: f4dedef5f5dedef6f6dedef7f7dedef8f8dedef9f9dedefafadedefbfbdedefc
# 
# ** Note: $finish    : /scratch/visachi/redmule_perf/redmule-mesh/target/src/mesh/redmule_mesh_tb.sv(51)
#    Time: 452030 ns  Iteration: 0  Instance: /redmule_mesh_tb
# End time: 14:55:22 on Jan 17,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 64
