// Seed: 1567732705
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd57,
    parameter id_10 = 32'd8,
    parameter id_6  = 32'd95
) (
    input wor id_0,
    input supply0 _id_1,
    input supply0 id_2
    , _id_6,
    output wand id_3,
    output wor id_4
);
  supply0 [id_1 : id_6] id_7;
  parameter id_8 = 1;
  always_latch {id_0, id_0} -= -1;
  assign id_7 = id_8 == 1'h0 + id_0;
  logic id_9;
  ;
  logic [1 : -1] _id_10;
  logic id_11;
  module_0 modCall_1 (
      id_9,
      id_7
  );
  wire [id_10 : -1 'h0] id_12;
endmodule
