// Seed: 1627504525
module module_0;
  task id_1(input id_2);
    begin : LABEL_0
      if (id_2 | 1 | id_1) id_1 = -1;
    end
  endtask
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13 = 1;
  assign id_6  = id_11 < id_11 <-> id_3;
  tri  id_14 = id_11;
  wand id_15;
  always begin : LABEL_0
    id_8 = {1, id_13};
    id_1 += 1'd0 == $realtime;
  end
  for (id_16 = id_13 < id_7; 1; id_7 -= id_13)
  initial begin : LABEL_0
    begin : LABEL_0
      id_4 <= -1;
    end
  end
  module_0 modCall_1 ();
  initial id_2 <= id_5;
  assign id_2 = id_5;
endmodule
