Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 11 00:59:27 2024
| Host         : anthony-HP-Pavilion-Laptop-15-cc1xx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slave_CRC_timing_summary_routed.rpt -pb slave_CRC_timing_summary_routed.pb -rpx slave_CRC_timing_summary_routed.rpx -warn_on_violation
| Design       : slave_CRC
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-16  Warning           Large setup violation                      5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.206      -39.680                     64                  101        0.233        0.000                      0                  101        1.500        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_wiz_inst/inst/clk_in1  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0       {0.000 2.000}        4.000           250.001         
  clkfbout_clk_wiz_0       {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_inst/inst/clk_in1                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0            -1.206      -39.680                     64                  101        0.233        0.000                      0                  101        1.500        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                        16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst/inst/clk_in1
  To Clock:  clk_wiz_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack       -1.206ns,  Total Violation      -39.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.525ns (52.770%)  route 2.260ns (47.230%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 1.288 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X36Y40         FDCE                                         r  bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.658 r  bit_counter_reg[3]/Q
                         net (fo=5, routed)           0.289    -1.368    bit_counter_reg_n_0_[3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.694 r  rx_buffer_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.694    rx_buffer_reg[3]_i_4_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.580 r  rx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.580    rx_buffer_reg[3]_i_22_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.466 r  rx_buffer_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.466    rx_buffer_reg[3]_i_17_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.352 r  rx_buffer_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.352    rx_buffer_reg[3]_i_18_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.039 f  rx_buffer_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.603     0.564    rx_buffer1[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.306     0.870 r  rx_buffer[3]_i_16_rewire/O
                         net (fo=1, routed)           0.305     1.175    rx_buffer[3]_i_16_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.299 r  rx_buffer[3]_i_6_replica_rewire/O
                         net (fo=1, routed)           0.417     1.716    rx_buffer[3]_i_6_n_0_repN
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124     1.840 r  rx_buffer[3]_i_3_comp/O
                         net (fo=4, routed)           0.314     2.154    rx_buffer[3]_i_3_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.278 r  rx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.331     2.609    rx_buffer[3]_i_1_n_0
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516     1.288    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[3]/C
                         clock pessimism              0.502     1.790    
                         clock uncertainty           -0.218     1.572    
    SLICE_X40Y46         FDCE (Setup_fdce_C_CE)      -0.169     1.403    rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          1.403    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.201ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 2.525ns (52.821%)  route 2.255ns (47.179%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 1.288 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X36Y40         FDCE                                         r  bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.658 r  bit_counter_reg[3]/Q
                         net (fo=5, routed)           0.289    -1.368    bit_counter_reg_n_0_[3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.694 r  rx_buffer_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.694    rx_buffer_reg[3]_i_4_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.580 r  rx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.580    rx_buffer_reg[3]_i_22_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.466 r  rx_buffer_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.466    rx_buffer_reg[3]_i_17_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.352 r  rx_buffer_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.352    rx_buffer_reg[3]_i_18_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.039 f  rx_buffer_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.603     0.564    rx_buffer1[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.306     0.870 r  rx_buffer[3]_i_16_rewire/O
                         net (fo=1, routed)           0.305     1.175    rx_buffer[3]_i_16_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.299 r  rx_buffer[3]_i_6_replica_rewire/O
                         net (fo=1, routed)           0.417     1.716    rx_buffer[3]_i_6_n_0_repN
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124     1.840 r  rx_buffer[3]_i_3_comp/O
                         net (fo=4, routed)           0.309     2.149    rx_buffer[3]_i_3_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124     2.273 r  rx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.331     2.604    rx_buffer[0]_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516     1.288    clk_out_wiz_OBUF
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[0]/C
                         clock pessimism              0.502     1.790    
                         clock uncertainty           -0.218     1.572    
    SLICE_X40Y44         FDCE (Setup_fdce_C_CE)      -0.169     1.403    rx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          1.403    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 -1.201    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 2.525ns (54.280%)  route 2.127ns (45.720%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 1.288 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X36Y40         FDCE                                         r  bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.658 r  bit_counter_reg[3]/Q
                         net (fo=5, routed)           0.289    -1.368    bit_counter_reg_n_0_[3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.694 r  rx_buffer_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.694    rx_buffer_reg[3]_i_4_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.580 r  rx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.580    rx_buffer_reg[3]_i_22_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.466 r  rx_buffer_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.466    rx_buffer_reg[3]_i_17_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.352 r  rx_buffer_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.352    rx_buffer_reg[3]_i_18_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.039 f  rx_buffer_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.603     0.564    rx_buffer1[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.306     0.870 r  rx_buffer[3]_i_16_rewire/O
                         net (fo=1, routed)           0.305     1.175    rx_buffer[3]_i_16_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.299 r  rx_buffer[3]_i_6_replica_rewire/O
                         net (fo=1, routed)           0.417     1.716    rx_buffer[3]_i_6_n_0_repN
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124     1.840 r  rx_buffer[3]_i_3_comp/O
                         net (fo=4, routed)           0.322     2.162    rx_buffer[3]_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.286 r  rx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.190     2.476    rx_buffer[2]_i_1_n_0
    SLICE_X41Y45         FDCE                                         r  rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516     1.288    clk_out_wiz_OBUF
    SLICE_X41Y45         FDCE                                         r  rx_buffer_reg[2]/C
                         clock pessimism              0.502     1.790    
                         clock uncertainty           -0.218     1.572    
    SLICE_X41Y45         FDCE (Setup_fdce_C_CE)      -0.205     1.367    rx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          1.367    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 bit_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 2.525ns (54.292%)  route 2.126ns (45.708%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 1.288 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X36Y40         FDCE                                         r  bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.658 r  bit_counter_reg[3]/Q
                         net (fo=5, routed)           0.289    -1.368    bit_counter_reg_n_0_[3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.694 r  rx_buffer_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.694    rx_buffer_reg[3]_i_4_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.580 r  rx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.580    rx_buffer_reg[3]_i_22_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.466 r  rx_buffer_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    -0.466    rx_buffer_reg[3]_i_17_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.352 r  rx_buffer_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    -0.352    rx_buffer_reg[3]_i_18_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.039 f  rx_buffer_reg[3]_i_23/O[3]
                         net (fo=2, routed)           0.603     0.564    rx_buffer1[21]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.306     0.870 r  rx_buffer[3]_i_16_rewire/O
                         net (fo=1, routed)           0.305     1.175    rx_buffer[3]_i_16_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.299 r  rx_buffer[3]_i_6_replica_rewire/O
                         net (fo=1, routed)           0.417     1.716    rx_buffer[3]_i_6_n_0_repN
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124     1.840 r  rx_buffer[3]_i_3_comp/O
                         net (fo=4, routed)           0.321     2.161    rx_buffer[3]_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.285 r  rx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.190     2.475    rx_buffer[1]_i_1_n_0
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516     1.288    clk_out_wiz_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/C
                         clock pessimism              0.502     1.790    
                         clock uncertainty           -0.218     1.572    
    SLICE_X40Y45         FDCE (Setup_fdce_C_CE)      -0.169     1.403    rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          1.403    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -1.064ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.200ns (25.989%)  route 3.417ns (74.011%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 1.286 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X34Y40         FDCE                                         r  bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.720 r  bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.969    -0.751    bit_counter_reg_n_0_[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    -0.627 f  FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.303    -0.323    FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    -0.199 f  FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.159    -0.041    FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     0.083 f  FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.300     0.383    FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.507 f  FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.162     0.669    FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.793 f  FSM_onehot_state[2]_i_2/O
                         net (fo=35, routed)          0.681     1.474    FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.598 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.844     2.441    bit_counter[31]_i_1_n_0
    SLICE_X34Y45         FDCE                                         r  bit_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514     1.286    clk_out_wiz_OBUF
    SLICE_X34Y45         FDCE                                         r  bit_counter_reg[20]/C
                         clock pessimism              0.515     1.801    
                         clock uncertainty           -0.218     1.583    
    SLICE_X34Y45         FDCE (Setup_fdce_C_CE)      -0.205     1.378    bit_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.378    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                 -1.064    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.200ns (26.681%)  route 3.298ns (73.319%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 1.286 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X34Y40         FDCE                                         r  bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.720 r  bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.969    -0.751    bit_counter_reg_n_0_[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    -0.627 f  FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.303    -0.323    FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    -0.199 f  FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.159    -0.041    FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     0.083 f  FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.300     0.383    FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.507 f  FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.162     0.669    FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.793 f  FSM_onehot_state[2]_i_2/O
                         net (fo=35, routed)          0.681     1.474    FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.598 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.724     2.322    bit_counter[31]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514     1.286    clk_out_wiz_OBUF
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[14]/C
                         clock pessimism              0.515     1.801    
                         clock uncertainty           -0.218     1.583    
    SLICE_X34Y43         FDCE (Setup_fdce_C_CE)      -0.205     1.378    bit_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          1.378    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.200ns (26.681%)  route 3.298ns (73.319%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 1.286 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X34Y40         FDCE                                         r  bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.720 r  bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.969    -0.751    bit_counter_reg_n_0_[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    -0.627 f  FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.303    -0.323    FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    -0.199 f  FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.159    -0.041    FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     0.083 f  FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.300     0.383    FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.507 f  FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.162     0.669    FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.793 f  FSM_onehot_state[2]_i_2/O
                         net (fo=35, routed)          0.681     1.474    FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.598 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.724     2.322    bit_counter[31]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514     1.286    clk_out_wiz_OBUF
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[15]/C
                         clock pessimism              0.515     1.801    
                         clock uncertainty           -0.218     1.583    
    SLICE_X34Y43         FDCE (Setup_fdce_C_CE)      -0.205     1.378    bit_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          1.378    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.200ns (26.681%)  route 3.298ns (73.319%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 1.286 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X34Y40         FDCE                                         r  bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.720 r  bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.969    -0.751    bit_counter_reg_n_0_[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    -0.627 f  FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.303    -0.323    FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    -0.199 f  FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.159    -0.041    FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     0.083 f  FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.300     0.383    FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.507 f  FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.162     0.669    FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.793 f  FSM_onehot_state[2]_i_2/O
                         net (fo=35, routed)          0.681     1.474    FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.598 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.724     2.322    bit_counter[31]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514     1.286    clk_out_wiz_OBUF
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[16]/C
                         clock pessimism              0.515     1.801    
                         clock uncertainty           -0.218     1.583    
    SLICE_X34Y43         FDCE (Setup_fdce_C_CE)      -0.205     1.378    bit_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          1.378    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.200ns (26.681%)  route 3.298ns (73.319%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 1.286 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X34Y40         FDCE                                         r  bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.720 r  bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.969    -0.751    bit_counter_reg_n_0_[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    -0.627 f  FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.303    -0.323    FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    -0.199 f  FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.159    -0.041    FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     0.083 f  FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.300     0.383    FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.507 f  FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.162     0.669    FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.793 f  FSM_onehot_state[2]_i_2/O
                         net (fo=35, routed)          0.681     1.474    FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.598 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.724     2.322    bit_counter[31]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514     1.286    clk_out_wiz_OBUF
    SLICE_X34Y43         FDCE                                         r  bit_counter_reg[17]/C
                         clock pessimism              0.515     1.801    
                         clock uncertainty           -0.218     1.583    
    SLICE_X34Y43         FDCE (Setup_fdce_C_CE)      -0.205     1.378    bit_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.378    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 bit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bit_counter_reg[3]_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.200ns (26.681%)  route 3.298ns (73.319%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 1.286 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.176ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X34Y40         FDCE                                         r  bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.720 r  bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.969    -0.751    bit_counter_reg_n_0_[2]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.124    -0.627 f  FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.303    -0.323    FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124    -0.199 f  FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.159    -0.041    FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     0.083 f  FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.300     0.383    FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.507 f  FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.162     0.669    FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.793 f  FSM_onehot_state[2]_i_2/O
                         net (fo=35, routed)          0.681     1.474    FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.598 r  bit_counter[31]_i_1/O
                         net (fo=33, routed)          0.724     2.322    bit_counter[31]_i_1_n_0
    SLICE_X35Y43         FDCE                                         r  bit_counter_reg[3]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    M9                   IBUF                         0.000     4.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     5.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.320    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.229 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514     1.286    clk_out_wiz_OBUF
    SLICE_X35Y43         FDCE                                         r  bit_counter_reg[3]_replica/C
                         clock pessimism              0.515     1.801    
                         clock uncertainty           -0.218     1.583    
    SLICE_X35Y43         FDCE (Setup_fdce_C_CE)      -0.205     1.378    bit_counter_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          1.378    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                 -0.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            crc_reminder_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.094%)  route 0.141ns (39.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.568 r  FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.141    -0.427    FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y39         LUT4 (Prop_lut4_I2_O)        0.048    -0.379 r  crc_reminder[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    crc_reminder[0]_i_1_n_0
    SLICE_X41Y39         FDCE                                         r  crc_reminder_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  crc_reminder_reg[0]/C
                         clock pessimism              0.433    -0.719    
    SLICE_X41Y39         FDCE (Hold_fdce_C_D)         0.107    -0.612    crc_reminder_reg[0]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 crc_reminder_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sclk_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.186%)  route 0.144ns (38.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  crc_reminder_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.128    -0.604 f  crc_reminder_reg[0]/Q
                         net (fo=7, routed)           0.144    -0.460    crc_reminder_reg_n_0_[0]
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.099    -0.361 r  sclk_prev_i_1/O
                         net (fo=1, routed)           0.000    -0.361    sclk_prev_i_1_n_0
    SLICE_X40Y38         FDCE                                         r  sclk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X40Y38         FDCE                                         r  sclk_prev_reg/C
                         clock pessimism              0.436    -0.716    
    SLICE_X40Y38         FDCE (Hold_fdce_C_D)         0.121    -0.595    sclk_prev_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            combined_data_crc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.752%)  route 0.141ns (40.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.568 r  FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.141    -0.427    FSM_onehot_state_reg_n_0_[2]
    SLICE_X41Y39         LUT5 (Prop_lut5_I3_O)        0.045    -0.382 r  combined_data_crc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    combined_data_crc[0]_i_1_n_0
    SLICE_X41Y39         FDCE                                         r  combined_data_crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  combined_data_crc_reg[0]/C
                         clock pessimism              0.433    -0.719    
    SLICE_X41Y39         FDCE (Hold_fdce_C_D)         0.091    -0.628    combined_data_crc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.495%)  route 0.198ns (51.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.591    -0.732    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.591 r  FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          0.198    -0.393    state__0[1]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.348 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    FSM_onehot_state[2]_i_1_n_0
    SLICE_X40Y39         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism              0.433    -0.719    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.120    -0.599    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[4]/Q
                         net (fo=3, routed)           0.173    -0.417    rx_OBUF[4]
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  rx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    rx_buffer[4]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[4]/C
                         clock pessimism              0.420    -0.731    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.092    -0.639    rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[5]/Q
                         net (fo=3, routed)           0.186    -0.404    rx_OBUF[5]
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.359 r  rx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    rx_buffer[5]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[5]/C
                         clock pessimism              0.420    -0.731    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.091    -0.640    rx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.500%)  route 0.232ns (55.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X38Y40         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.590 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.232    -0.358    state__0[0]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    FSM_onehot_state[1]_i_1_n_0
    SLICE_X41Y39         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism              0.436    -0.716    
    SLICE_X41Y39         FDCE (Hold_fdce_C_D)         0.092    -0.624    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 crc_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            crc_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y43         FDCE                                         r  crc_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.566 r  crc_buffer_reg[0]/Q
                         net (fo=2, routed)           0.233    -0.332    crc_buffer_reg_n_0_[0]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.287 r  crc_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    crc_buffer[0]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  crc_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.864    -1.150    clk_out_wiz_OBUF
    SLICE_X40Y43         FDCE                                         r  crc_buffer_reg[0]/C
                         clock pessimism              0.420    -0.730    
    SLICE_X40Y43         FDCE (Hold_fdce_C_D)         0.121    -0.609    crc_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.851%)  route 0.238ns (56.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[7]/Q
                         net (fo=3, routed)           0.238    -0.352    rx_OBUF[7]
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.307 r  rx_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    rx_buffer[7]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[7]/C
                         clock pessimism              0.420    -0.731    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.092    -0.639    rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.269%)  route 0.244ns (56.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[6]/Q
                         net (fo=3, routed)           0.244    -0.346    rx_OBUF[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.301 r  rx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    rx_buffer[6]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.863    -1.151    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[6]/C
                         clock pessimism              0.420    -0.731    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.092    -0.639    rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         4.000       3.000      SLICE_X38Y40     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X41Y39     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X40Y39     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X36Y38     bit_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X34Y42     bit_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X34Y42     bit_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X34Y42     bit_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X34Y42     bit_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X38Y40     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X38Y40     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X41Y39     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X41Y39     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X40Y39     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X40Y39     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X36Y38     bit_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X36Y38     bit_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X34Y42     bit_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X34Y42     bit_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X38Y40     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X38Y40     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X41Y39     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X41Y39     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X40Y39     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X40Y39     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X36Y38     bit_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X36Y38     bit_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X34Y42     bit_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X34Y42     bit_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            ss_n_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 4.985ns (52.909%)  route 4.437ns (47.091%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  ss_n_IBUF_inst/O
                         net (fo=3, routed)           4.437     5.892    ss_n_out_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     9.422 r  ss_n_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.422    ss_n_out
    P14                                                               r  ss_n_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.004ns  (logic 4.990ns (71.246%)  route 2.014ns (28.754%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.014     3.479    clk_IBUF
    N14                  OBUF (Prop_obuf_I_O)         3.525     7.004 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.004    clk_out
    N14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.459ns (77.690%)  route 0.419ns (22.310%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.419     0.652    clk_IBUF
    N14                  OBUF (Prop_obuf_I_O)         1.226     1.878 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.878    clk_out
    N14                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            ss_n_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.144ns  (logic 1.454ns (46.250%)  route 1.690ns (53.750%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  ss_n_IBUF_inst/O
                         net (fo=3, routed)           1.690     1.913    ss_n_out_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.231     3.144 r  ss_n_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.144    ss_n_out
    P14                                                               r  ss_n_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_out2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            miso_out2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 3.981ns (54.227%)  route 3.360ns (45.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.629    -2.177    clk_out_wiz_OBUF
    SLICE_X37Y38         FDRE                                         r  miso_out2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456    -1.721 r  miso_out2_reg/Q
                         net (fo=1, routed)           3.360     1.639    miso_out2_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.525     5.164 r  miso_out2_OBUF_inst/O
                         net (fo=0)                   0.000     5.164    miso_out2
    N15                                                               r  miso_out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 miso_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            miso_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 3.984ns (54.402%)  route 3.340ns (45.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.628    -2.178    clk_out_wiz_OBUF
    SLICE_X37Y37         FDRE                                         r  miso_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456    -1.722 r  miso_out_reg/Q
                         net (fo=1, routed)           3.340     1.618    miso_out_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.528     5.146 r  miso_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.146    miso_out
    N13                                                               r  miso_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_out_wiz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.617ns (44.110%)  route 4.584ns (55.890%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.000     2.000 f  
    M9                   IBUF                         0.000     2.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     3.233    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -3.563 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -1.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.806 f  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          2.923     1.117    clk_out_wiz_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.521     4.638 f  clk_out_wiz_OBUF_inst/O
                         net (fo=0)                   0.000     4.638    clk_out_wiz
    M15                                                               f  clk_out_wiz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_data_correctly_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            received_data_correctly[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.024ns (59.681%)  route 2.719ns (40.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.629    -2.177    clk_out_wiz_OBUF
    SLICE_X40Y35         FDPE                                         r  received_data_correctly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDPE (Prop_fdpe_C_Q)         0.518    -1.659 r  received_data_correctly_reg[1]/Q
                         net (fo=1, routed)           2.719     1.060    received_data_correctly_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.506     4.566 r  received_data_correctly_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.566    received_data_correctly[1]
    N1                                                                r  received_data_correctly[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sclk_sync_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 3.986ns (59.056%)  route 2.764ns (40.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.565    -2.241    clk_out_wiz_OBUF
    SLICE_X33Y38         FDCE                                         r  sclk_sync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.785 r  sclk_sync_reg_lopt_replica/Q
                         net (fo=1, routed)           2.764     0.979    sclk_sync_reg_lopt_replica_1
    P15                  OBUF (Prop_obuf_I_O)         3.530     4.509 r  sclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.509    sclk_out
    P15                                                               r  sclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_data_correctly_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            received_data_correctly[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 3.967ns (59.479%)  route 2.702ns (40.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.629    -2.177    clk_out_wiz_OBUF
    SLICE_X41Y35         FDPE                                         r  received_data_correctly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.721 r  received_data_correctly_reg[0]/Q
                         net (fo=1, routed)           2.702     0.981    received_data_correctly_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.511     4.492 r  received_data_correctly_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.492    received_data_correctly[0]
    P1                                                                r  received_data_correctly[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.497ns  (logic 4.031ns (62.041%)  route 2.466ns (37.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X40Y37         FDCE                                         r  leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.658 r  leds_reg[2]/Q
                         net (fo=1, routed)           2.466     0.808    leds_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.513     4.321 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.321    leds[2]
    J1                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 4.030ns (63.564%)  route 2.310ns (36.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.630    -2.176    clk_out_wiz_OBUF
    SLICE_X40Y37         FDCE                                         r  leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.658 r  leds_reg[1]/Q
                         net (fo=1, routed)           2.310     0.652    leds_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.512     4.165 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.165    leds[1]
    K1                                                                r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.012ns  (logic 3.985ns (66.296%)  route 2.026ns (33.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.632    -2.174    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.718 r  rx_buffer_reg[4]/Q
                         net (fo=3, routed)           2.026     0.308    rx_OBUF[4]
    B3                   OBUF (Prop_obuf_I_O)         3.529     3.838 r  rx_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.838    rx[4]
    B3                                                                r  rx[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 4.130ns (68.829%)  route 1.870ns (31.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.634    -2.172    clk_out_wiz_OBUF
    SLICE_X41Y45         FDCE                                         r  rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.419    -1.753 r  rx_buffer_reg[2]/Q
                         net (fo=1, routed)           1.870     0.118    rx_OBUF[2]
    B1                   OBUF (Prop_obuf_I_O)         3.711     3.829 r  rx_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.829    rx[2]
    B1                                                                r  rx[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_out_wiz
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.248ns (50.488%)  route 1.224ns (49.512%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.738    -0.584    clk_out_wiz_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.222     0.638 r  clk_out_wiz_OBUF_inst/O
                         net (fo=0)                   0.000     0.638    clk_out_wiz
    M15                                                               r  clk_out_wiz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.440ns (81.466%)  route 0.328ns (18.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.148    -0.582 r  rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.328    -0.254    rx_OBUF[0]
    A2                   OBUF (Prop_obuf_I_O)         1.292     1.038 r  rx_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.038    rx[0]
    A2                                                                r  rx[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.392ns (78.558%)  route 0.380ns (21.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.590    -0.733    clk_out_wiz_OBUF
    SLICE_X40Y37         FDCE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.569 r  leds_reg[0]/Q
                         net (fo=1, routed)           0.380    -0.189    leds_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.039 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.039    leds[0]
    E2                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.440ns (81.287%)  route 0.331ns (18.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.148    -0.582 r  rx_buffer_reg[1]/Q
                         net (fo=1, routed)           0.331    -0.250    rx_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         1.292     1.042 r  rx_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.042    rx[1]
    B2                                                                r  rx[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.374ns (77.244%)  route 0.405ns (22.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[6]/Q
                         net (fo=3, routed)           0.405    -0.185    rx_OBUF[6]
    A3                   OBUF (Prop_obuf_I_O)         1.233     1.047 r  rx_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.047    rx[6]
    A3                                                                r  rx[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.374ns (77.082%)  route 0.409ns (22.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[7]/Q
                         net (fo=3, routed)           0.409    -0.181    rx_OBUF[7]
    A4                   OBUF (Prop_obuf_I_O)         1.233     1.052 r  rx_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.052    rx[7]
    A4                                                                r  rx[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.377ns (76.953%)  route 0.412ns (23.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.592    -0.731    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.590 r  rx_buffer_reg[5]/Q
                         net (fo=3, routed)           0.412    -0.177    rx_OBUF[5]
    B4                   OBUF (Prop_obuf_I_O)         1.236     1.058 r  rx_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.058    rx[5]
    B4                                                                r  rx[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.438ns (80.052%)  route 0.358ns (19.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.148    -0.582 r  rx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.358    -0.224    rx_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         1.290     1.066 r  rx_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.066    rx[3]
    C1                                                                r  rx[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.393ns (77.208%)  route 0.411ns (22.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.590    -0.733    clk_out_wiz_OBUF
    SLICE_X40Y37         FDCE                                         r  leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.569 r  leds_reg[3]/Q
                         net (fo=1, routed)           0.411    -0.158    leds_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.071 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.071    leds[3]
    E1                                                                r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.418ns (77.594%)  route 0.409ns (22.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.730    clk_out_wiz_OBUF
    SLICE_X41Y45         FDCE                                         r  rx_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.602 r  rx_buffer_reg[2]/Q
                         net (fo=1, routed)           0.409    -0.192    rx_OBUF[2]
    B1                   OBUF (Prop_obuf_I_O)         1.290     1.098 r  rx_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.098    rx[2]
    B1                                                                r  rx[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                   IBUF                         0.000    41.667 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    42.147    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052    39.094 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    39.624    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.653 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    40.466    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.121ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -2.779    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 1.708ns (26.846%)  route 4.653ns (73.154%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           2.199     6.237    rx_buffer[3]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.361 r  rx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.361    rx_buffer[5]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514    -2.714    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[5]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 1.708ns (27.661%)  route 4.466ns (72.339%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           2.012     6.049    rx_buffer[3]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.173 r  rx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.173    rx_buffer[4]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514    -2.714    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[4]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.017ns  (logic 1.708ns (28.379%)  route 4.309ns (71.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           1.856     5.893    rx_buffer[3]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.017 r  rx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     6.017    rx_buffer[6]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514    -2.714    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[6]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.944ns  (logic 1.708ns (28.728%)  route 4.236ns (71.272%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           1.783     5.820    rx_buffer[3]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.944 r  rx_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     5.944    rx_buffer[7]_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514    -2.714    clk_out_wiz_OBUF
    SLICE_X34Y46         FDCE                                         r  rx_buffer_reg[7]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.309ns  (logic 1.584ns (29.825%)  route 3.726ns (70.175%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           1.272     5.309    rx_buffer[3]_i_2_n_0
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y45         FDCE                                         r  rx_buffer_reg[1]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.309ns  (logic 1.584ns (29.825%)  route 3.726ns (70.175%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           1.272     5.309    rx_buffer[3]_i_2_n_0
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y46         FDCE                                         r  rx_buffer_reg[3]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            crc_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.708ns (32.431%)  route 3.558ns (67.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           1.104     5.141    rx_buffer[3]_i_2_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.265 r  crc_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     5.265    crc_buffer[0]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  crc_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y43         FDCE                                         r  crc_buffer_reg[0]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.120ns  (logic 1.584ns (30.927%)  route 3.537ns (69.073%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           1.083     5.120    rx_buffer[3]_i_2_n_0
    SLICE_X41Y45         FDCE                                         r  rx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X41Y45         FDCE                                         r  rx_buffer_reg[2]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.584ns (32.909%)  route 3.228ns (67.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    M3                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=3, routed)           2.454     3.913    miso_IBUF
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.037 r  rx_buffer[3]_i_2/O
                         net (fo=9, routed)           0.775     4.812    rx_buffer[3]_i_2_n_0
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.516    -2.712    clk_out_wiz_OBUF
    SLICE_X40Y44         FDCE                                         r  rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 ss_n
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.390ns  (logic 1.920ns (43.733%)  route 2.470ns (56.267%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 f  ss_n (IN)
                         net (fo=0)                   0.000     0.000    ss_n
    L1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  ss_n_IBUF_inst/O
                         net (fo=3, routed)           1.819     3.274    ss_n_out_OBUF
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.117     3.391 r  FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.651     4.042    FSM_onehot_state[1]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.348     4.390 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.390    FSM_onehot_state[0]_i_1_n_0
    SLICE_X38Y40         FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          1.514    -2.714    clk_out_wiz_OBUF
    SLICE_X38Y40         FDPE                                         r  FSM_onehot_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sclk_prev_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.232ns (36.595%)  route 0.401ns (63.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.401     0.633    reset_IBUF
    SLICE_X40Y38         FDCE                                         f  sclk_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X40Y38         FDCE                                         r  sclk_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.232ns (30.709%)  route 0.523ns (69.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.523     0.754    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  bit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.861    -1.153    clk_out_wiz_OBUF
    SLICE_X36Y38         FDCE                                         r  bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.232ns (30.685%)  route 0.523ns (69.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.523     0.755    reset_IBUF
    SLICE_X41Y39         FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.232ns (30.685%)  route 0.523ns (69.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.523     0.755    reset_IBUF
    SLICE_X40Y39         FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            combined_data_crc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.232ns (30.685%)  route 0.523ns (69.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.523     0.755    reset_IBUF
    SLICE_X41Y39         FDCE                                         f  combined_data_crc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  combined_data_crc_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            crc_reminder_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.232ns (30.685%)  route 0.523ns (69.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.523     0.755    reset_IBUF
    SLICE_X41Y39         FDCE                                         f  crc_reminder_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X41Y39         FDCE                                         r  crc_reminder_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sclk_sync_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.232ns (30.685%)  route 0.523ns (69.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.523     0.755    reset_IBUF
    SLICE_X40Y39         FDCE                                         f  sclk_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -1.152    clk_out_wiz_OBUF
    SLICE_X40Y39         FDCE                                         r  sclk_sync_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.232ns (28.743%)  route 0.574ns (71.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.574     0.806    reset_IBUF
    SLICE_X40Y37         FDCE                                         f  leds_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.860    -1.154    clk_out_wiz_OBUF
    SLICE_X40Y37         FDCE                                         r  leds_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.232ns (28.743%)  route 0.574ns (71.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.574     0.806    reset_IBUF
    SLICE_X40Y37         FDCE                                         f  leds_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.860    -1.154    clk_out_wiz_OBUF
    SLICE_X40Y37         FDCE                                         r  leds_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.232ns (28.743%)  route 0.574ns (71.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.574     0.806    reset_IBUF
    SLICE_X40Y37         FDCE                                         f  leds_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=60, routed)          0.860    -1.154    clk_out_wiz_OBUF
    SLICE_X40Y37         FDCE                                         r  leds_reg[2]/C





