library ieee;
use ieee.std_logic_1164.all;

entity processor	is
	port(clk,OneBit_to_FLY	: in std_logic);
	end entity;

architecture desc of processor is
	component IFetch 
		port(	intiateME	:	in		std_logic;
				clk			:	in		std_logic;
				stopFetch	:	in		std_logic;
				nextPC		:	in		std_logic_vector(31 downto 0);
				Instruction	:	out 	std_logic_vector(31 downto 0) );
		end component;
		
	Signal stopFetch_CacheMISS_stopFetch :std_logic;
	signal nextPC_WB_nextPC	std_logic;
	signal Inst_Instruction
	begin
		wiringIFETCH	:	IFetch port map (OneBit_to_FLY,clk,stopFetch_CacheMISS_stopFetch,nextPC_WB_nextPC,Instruction);
		wiringDECODE	:	