module flip_flop
(
	input 	wire    sys_clk,	//50MHZ
	input	wire    sys_rst_n,	
	input	wire 	Key_in,
	
	output	reg		led_out
);

always@(posedge sys_clk or negedge sys_rst_n)		//异步复位，同步清零
	if(sys_rst_n == 1'b0)
		led_out <= 1'b0;		//时序逻辑中一定要使用非阻塞赋值
	else
		led_out <= Key_in;

endmodule