{"vcs1":{"timestamp_begin":1730463703.939078675, "rt":1.74, "ut":0.58, "st":0.37}}
{"vcselab":{"timestamp_begin":1730463705.781083785, "rt":1.43, "ut":0.26, "st":0.20}}
{"link":{"timestamp_begin":1730463707.304013955, "rt":0.39, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730463702.995332837}
{"VCS_COMP_START_TIME": 1730463702.995332837}
{"VCS_COMP_END_TIME": 1730463712.751709046}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331700}}
{"stitch_vcselab": {"peak_mem": 223376}}
