
# ğŸ‘‹ Hi, I'm Alejandro Lopez Azorin

### ğŸš€ About Me
Telecommunications Engineering student at the Polytechnic University of Valencia, part of the High Academic Performance Group, with a strong focus on electronic systems. Currently expanding my international experience through an Erasmus year in Germany and working as an intern at Nordex SE.

### ğŸ› ï¸ Skills & Tools
- **Software & Tools:** MATLAB & Simulink, LTSpice, Git/GitHub, Cadence Virtuoso, WireShark, WordPress,
Microsoft Excel (advanced)
- **Programming:** C++, Python, Java, System Verilog, HTML/CSS, Arduino, Raspberry PI, STM32, SimuLink, MATLAB, GitHub
- **Hardware:** Analog & Digital Circuit design, PCB design, soldering (THT/SMD), Microcontrollers, FPGA
development, oscilloscopes & multimeters, sensor integration, actuators, basic power electronics

---

### ğŸ“‚ Featured Projects
- ğŸ”— [Bank Fraud Detection System - IA with Python](https://github.com/alexlopezazorin/bank_fraud_detection)
- ğŸ”— [Microprocessor RISC-V design - System Verilog](https://github.com/alexlopezazorin/RISC-V_design)

---

### ğŸ“« Connect with Me
- LinkedIn: [www.linkedin.com/in/alejandro-lopez-azorin/](https://www.linkedin.com/in/alejandro-lopez-azorin/)
- Email: alexlopezazorin@gmail.com

---

â­ **Always open to collaborating on interesting projects. Letâ€™s connect!**
- Always exploring new technologies and creating personal projects to learn and share.

