//////////////////////////////////////////////////////////////////////////////
// LPASS_ADDRESS_FILE_HDMI_INPUT.h generated by: addrfile2all.pl
// QCSR addrfile2all.pl 4.4
//////////////////////////////////////////////////////////////////////////////
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2012-2015,2017 QUALCOMM Technologies, Incorporated.
// All Rights Reserved.
// QUALCOMM Technologies Proprietary.
//////////////////////////////////////////////////////////////////////////////
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//////////////////////////////////////////////////////////////////////////////
// Description     : Constants related to Hardware Registers
//
// Byte Addresses are used for all BASES and ADDRESSES
//////////////////////////////////////////////////////////////////////////////
#ifndef LPASS_ADDRESS_FILE_HDMI_OUTPUT_H
#define LPASS_ADDRESS_FILE_HDMI_OUTPUT_H


#define LPASS_HDMITX_CTL                          (0x090C8000)
#define   LPASS_HDMITX_CTL___RWC                    QCSR_REG_RW    
#define   LPASS_HDMITX_CTL___POR                 0x00000000
#define   LPASS_HDMITX_CTL__SOFT_RESET___POR     0x0
#define   LPASS_HDMITX_CTL__FORCE_RESET___POR    0x0
#define   LPASS_HDMITX_CTL__SOFT_RESET___M       0x80000000
#define   LPASS_HDMITX_CTL__SOFT_RESET___S                    31
#define   LPASS_HDMITX_CTL__SOFT_RESET__DISABLE              0x0
#define   LPASS_HDMITX_CTL__SOFT_RESET__ENABLE               0x1
#define   LPASS_HDMITX_CTL__FORCE_RESET___M      0x40000000
#define   LPASS_HDMITX_CTL__FORCE_RESET___S                   30
#define   LPASS_HDMITX_CTL__FORCE_RESET__DISABLE             0x0
#define   LPASS_HDMITX_CTL__FORCE_RESET__ENABLE              0x1
#define   LPASS_HDMITX_CTL___M                   0xC0000000   
#define   LPASS_HDMITX_CTL___S                                30

#define LPASS_HDMITX_STAT                         (0x090C8004)
#define   LPASS_HDMITX_STAT___RWC                   QCSR_REG_RO    
#define   LPASS_HDMITX_STAT___POR                0x00000000
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT___POR 0x0
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT___M 0x00000001
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT___S               0
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT__NO_SOFT_RESET_PRESENT             0x0
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT__SOFT_RESET_PRESENT             0x1
#define   LPASS_HDMITX_STAT___M                  0x00000001   
#define   LPASS_HDMITX_STAT___S                                0

#define LPASS_HDMITX_LEGACY                       (0x090C8008)
#define   LPASS_HDMITX_LEGACY___RWC                 QCSR_REG_RW    
#define   LPASS_HDMITX_LEGACY___POR              0x00000000
#define   LPASS_HDMITX_LEGACY__LEGACY_EN___POR   0x0
#define   LPASS_HDMITX_LEGACY__LEGACY_EN___M     0x00000001
#define   LPASS_HDMITX_LEGACY__LEGACY_EN___S                   0
#define   LPASS_HDMITX_LEGACY__LEGACY_EN__DISABLE             0x0
#define   LPASS_HDMITX_LEGACY__LEGACY_EN__ENABLE             0x1
#define   LPASS_HDMITX_LEGACY___M                0x00000001   
#define   LPASS_HDMITX_LEGACY___S                              0





#define LPASS_LPASS_HDMITX_BASE     (0x090F8000)

#define LPASS_HDMITX_VERSION                      (0x090F8000)
#define   LPASS_HDMITX_VERSION___RWC                QCSR_REG_RO    
#define   LPASS_HDMITX_VERSION___POR             0x10000000
#define   LPASS_HDMITX_VERSION__MAJOR___POR      0x1
#define   LPASS_HDMITX_VERSION__MINOR___POR      0x0
#define   LPASS_HDMITX_VERSION__STEP___POR       0x0
#define   LPASS_HDMITX_VERSION__MAJOR___M        0xF0000000
#define   LPASS_HDMITX_VERSION__MAJOR___S                     28
#define   LPASS_HDMITX_VERSION__MINOR___M        0x0FFF0000
#define   LPASS_HDMITX_VERSION__MINOR___S                     16
#define   LPASS_HDMITX_VERSION__STEP___M         0x0000FFFF
#define   LPASS_HDMITX_VERSION__STEP___S                       0
#define   LPASS_HDMITX_VERSION___M               0xFFFFFFFF   
#define   LPASS_HDMITX_VERSION___S                             0

#define LPASS_HDMITX_SSTREAM_CTRL                 (0x090F801C)
#define   LPASS_HDMITX_SSTREAM_CTRL___RWC           QCSR_REG_RW    
#define   LPASS_HDMITX_SSTREAM_CTRL___POR        0x000005E8
#define   LPASS_HDMITX_SSTREAM_CTRL__SET_SP_ON_EN___POR 0x1
#define   LPASS_HDMITX_SSTREAM_CTRL__FORCE_MUTE___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT1_SP_MASK___POR 0xF
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__AUTO_BBIT_EN___POR 0x1
#define   LPASS_HDMITX_SSTREAM_CTRL__DMA_SEL___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__SSTREAM_EN___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__SET_SP_ON_EN___M 0x00000400
#define   LPASS_HDMITX_SSTREAM_CTRL__SET_SP_ON_EN___S              10
#define   LPASS_HDMITX_SSTREAM_CTRL__FORCE_MUTE___M 0x00000200
#define   LPASS_HDMITX_SSTREAM_CTRL__FORCE_MUTE___S               9
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT1_SP_MASK___M 0x000001E0
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT1_SP_MASK___S               5
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT___M  0x00000010
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT___S                4
#define   LPASS_HDMITX_SSTREAM_CTRL__AUTO_BBIT_EN___M 0x00000008
#define   LPASS_HDMITX_SSTREAM_CTRL__AUTO_BBIT_EN___S               3
#define   LPASS_HDMITX_SSTREAM_CTRL__DMA_SEL___M 0x00000006
#define   LPASS_HDMITX_SSTREAM_CTRL__DMA_SEL___S               1
#define   LPASS_HDMITX_SSTREAM_CTRL__SSTREAM_EN___M 0x00000001
#define   LPASS_HDMITX_SSTREAM_CTRL__SSTREAM_EN___S               0
#define   LPASS_HDMITX_SSTREAM_CTRL___M          0x000007FF   
#define   LPASS_HDMITX_SSTREAM_CTRL___S                        0

#define LPASS_HDMITX_INT_STC_SEL                  (0x090F8020)
#define   LPASS_HDMITX_INT_STC_SEL___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_INT_STC_SEL___POR         0x00000000
#define   LPASS_HDMITX_INT_STC_SEL__INT_NUM___POR 0x00
#define   LPASS_HDMITX_INT_STC_SEL__INT_NUM___M  0x0000003F
#define   LPASS_HDMITX_INT_STC_SEL__INT_NUM___S                0
#define   LPASS_HDMITX_INT_STC_SEL___M           0x0000003F   
#define   LPASS_HDMITX_INT_STC_SEL___S                         0

#define LPASS_HDMITX_INT_STC_LSB                  (0x090F8024)
#define   LPASS_HDMITX_INT_STC_LSB___RWC            QCSR_REG_RO    
#define   LPASS_HDMITX_INT_STC_LSB___POR         0x00000000
#define   LPASS_HDMITX_INT_STC_LSB__INT_STC_LSB___POR 0x00000000
#define   LPASS_HDMITX_INT_STC_LSB__INT_STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_INT_STC_LSB__INT_STC_LSB___S               0
#define   LPASS_HDMITX_INT_STC_LSB___M           0xFFFFFFFF   
#define   LPASS_HDMITX_INT_STC_LSB___S                         0

#define LPASS_HDMI_ARB_CTRL                       (0x090F8028)
#define   LPASS_HDMI_ARB_CTRL___RWC                 QCSR_REG_RW    
#define   LPASS_HDMI_ARB_CTRL___POR              0x00000007
#define   LPASS_HDMI_ARB_CTRL__HDMIRX_CLK_EN___POR 0x1
#define   LPASS_HDMI_ARB_CTRL__HDMITX_CLK_EN___POR 0x1
#define   LPASS_HDMI_ARB_CTRL__USE_RR___POR      0x1
#define   LPASS_HDMI_ARB_CTRL__HDMIRX_CLK_EN___M 0x00000004
#define   LPASS_HDMI_ARB_CTRL__HDMIRX_CLK_EN___S               2
#define   LPASS_HDMI_ARB_CTRL__HDMITX_CLK_EN___M 0x00000002
#define   LPASS_HDMI_ARB_CTRL__HDMITX_CLK_EN___S               1
#define   LPASS_HDMI_ARB_CTRL__USE_RR___M        0x00000001
#define   LPASS_HDMI_ARB_CTRL__USE_RR___S                      0
#define   LPASS_HDMI_ARB_CTRL___M                0x00000007   
#define   LPASS_HDMI_ARB_CTRL___S                              0

#define LPASS_HDMI_MASTER_PRIORITY                (0x090F802C)
#define   LPASS_HDMI_MASTER_PRIORITY___RWC          QCSR_REG_RW    
#define   LPASS_HDMI_MASTER_PRIORITY___POR       0x00000000
#define   LPASS_HDMI_MASTER_PRIORITY__PRIORITY___POR 0x0
#define   LPASS_HDMI_MASTER_PRIORITY__PRIORITY___M 0x00000003
#define   LPASS_HDMI_MASTER_PRIORITY__PRIORITY___S               0
#define   LPASS_HDMI_MASTER_PRIORITY___M         0x00000003   
#define   LPASS_HDMI_MASTER_PRIORITY___S                       0

#define LPASS_HDMITX_PARITY                       (0x090F8034)
#define   LPASS_HDMITX_PARITY___RWC                 QCSR_REG_RW    
#define   LPASS_HDMITX_PARITY___POR              0x00000000
#define   LPASS_HDMITX_PARITY__CALC_EN___POR     0x0
#define   LPASS_HDMITX_PARITY__CALC_EN___M       0x00000001
#define   LPASS_HDMITX_PARITY__CALC_EN___S                     0
#define   LPASS_HDMITX_PARITY___M                0x00000001   
#define   LPASS_HDMITX_PARITY___S                              0

#define LPASS_HDMITX_DMA0_CTRL                    (0x090F8038)
#define   LPASS_HDMITX_DMA0_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA0_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA0_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA0_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA0_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA0_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA0_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA0_CTRL___S                           0

#define LPASS_HDMITX_DMA1_CTRL                    (0x090F803C)
#define   LPASS_HDMITX_DMA1_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA1_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA1_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA1_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA1_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA1_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA1_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA1_CTRL___S                           0

#define LPASS_HDMITX_DMA2_CTRL                    (0x090F8040)
#define   LPASS_HDMITX_DMA2_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA2_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA2_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA2_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA2_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA2_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA2_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA2_CTRL___S                           0

#define LPASS_HDMITX_DMA3_CTRL                    (0x090F8044)
#define   LPASS_HDMITX_DMA3_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA3_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA3_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA3_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA3_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA3_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA3_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA3_CTRL___S                           0

#define LPASS_HDMITX_CHS0_LSB                     (0x090F8048)
#define   LPASS_HDMITX_CHS0_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS0_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS0_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS0_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS0_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS0_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS0_LSB___S                            0

#define LPASS_HDMITX_CHS0_MSB                     (0x090F804C)
#define   LPASS_HDMITX_CHS0_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS0_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS0_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS0_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS0_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS0_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS0_MSB___S                            0

#define LPASS_HDMITX_CHS1_LSB                     (0x090F8050)
#define   LPASS_HDMITX_CHS1_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS1_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS1_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS1_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS1_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS1_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS1_LSB___S                            0

#define LPASS_HDMITX_CHS1_MSB                     (0x090F8054)
#define   LPASS_HDMITX_CHS1_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS1_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS1_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS1_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS1_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS1_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS1_MSB___S                            0

#define LPASS_HDMITX_CHS2_LSB                     (0x090F8058)
#define   LPASS_HDMITX_CHS2_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS2_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS2_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS2_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS2_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS2_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS2_LSB___S                            0

#define LPASS_HDMITX_CHS2_MSB                     (0x090F805C)
#define   LPASS_HDMITX_CHS2_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS2_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS2_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS2_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS2_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS2_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS2_MSB___S                            0

#define LPASS_HDMITX_CHS3_LSB                     (0x090F8060)
#define   LPASS_HDMITX_CHS3_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS3_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS3_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS3_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS3_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS3_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS3_LSB___S                            0

#define LPASS_HDMITX_CHS3_MSB                     (0x090F8064)
#define   LPASS_HDMITX_CHS3_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS3_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS3_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS3_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS3_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS3_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS3_MSB___S                            0

#define LPASS_HDMITX_BUF2_CHS0_LSB                (0x090F8068)
#define   LPASS_HDMITX_BUF2_CHS0_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS0_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS0_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS0_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS0_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS0_MSB                (0x090F806C)
#define   LPASS_HDMITX_BUF2_CHS0_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS0_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS0_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS0_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS0_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS0_MSB___S                       0

#define LPASS_HDMITX_BUF2_CHS1_LSB                (0x090F8070)
#define   LPASS_HDMITX_BUF2_CHS1_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS1_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS1_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS1_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS1_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS1_MSB                (0x090F8074)
#define   LPASS_HDMITX_BUF2_CHS1_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS1_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS1_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS1_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS1_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS1_MSB___S                       0

#define LPASS_HDMITX_BUF2_CHS2_LSB                (0x090F8078)
#define   LPASS_HDMITX_BUF2_CHS2_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS2_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS2_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS2_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS2_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS2_MSB                (0x090F807C)
#define   LPASS_HDMITX_BUF2_CHS2_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS2_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS2_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS2_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS2_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS2_MSB___S                       0

#define LPASS_HDMITX_BUF2_CHS3_LSB                (0x090F8080)
#define   LPASS_HDMITX_BUF2_CHS3_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS3_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS3_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS3_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS3_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS3_MSB                (0x090F8084)
#define   LPASS_HDMITX_BUF2_CHS3_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS3_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS3_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS3_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS3_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS3_MSB___S                       0

#define LPASS_HDMITX_USER0_LSB                    (0x090F8088)
#define   LPASS_HDMITX_USER0_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER0_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER0_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER0_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER0_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER0_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER0_LSB___S                           0

#define LPASS_HDMITX_USER0_MID                    (0x090F808C)
#define   LPASS_HDMITX_USER0_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER0_MID___POR           0x00000000
#define   LPASS_HDMITX_USER0_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER0_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER0_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER0_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER0_MID___S                           0

#define LPASS_HDMITX_USER0_MSB                    (0x090F8090)
#define   LPASS_HDMITX_USER0_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER0_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER0_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER0_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER0_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER0_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER0_MSB___S                           0

#define LPASS_HDMITX_USER1_LSB                    (0x090F8094)
#define   LPASS_HDMITX_USER1_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER1_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER1_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER1_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER1_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER1_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER1_LSB___S                           0

#define LPASS_HDMITX_USER1_MID                    (0x090F8098)
#define   LPASS_HDMITX_USER1_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER1_MID___POR           0x00000000
#define   LPASS_HDMITX_USER1_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER1_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER1_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER1_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER1_MID___S                           0

#define LPASS_HDMITX_USER1_MSB                    (0x090F809C)
#define   LPASS_HDMITX_USER1_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER1_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER1_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER1_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER1_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER1_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER1_MSB___S                           0

#define LPASS_HDMITX_USER2_LSB                    (0x090F80A0)
#define   LPASS_HDMITX_USER2_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER2_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER2_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER2_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER2_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER2_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER2_LSB___S                           0

#define LPASS_HDMITX_USER2_MID                    (0x090F80A4)
#define   LPASS_HDMITX_USER2_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER2_MID___POR           0x00000000
#define   LPASS_HDMITX_USER2_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER2_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER2_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER2_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER2_MID___S                           0

#define LPASS_HDMITX_USER2_MSB                    (0x090F80A8)
#define   LPASS_HDMITX_USER2_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER2_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER2_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER2_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER2_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER2_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER2_MSB___S                           0

#define LPASS_HDMITX_USER3_LSB                    (0x090F80AC)
#define   LPASS_HDMITX_USER3_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER3_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER3_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER3_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER3_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER3_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER3_LSB___S                           0

#define LPASS_HDMITX_USER3_MID                    (0x090F80B0)
#define   LPASS_HDMITX_USER3_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER3_MID___POR           0x00000000
#define   LPASS_HDMITX_USER3_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER3_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER3_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER3_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER3_MID___S                           0

#define LPASS_HDMITX_USER3_MSB                    (0x090F80B4)
#define   LPASS_HDMITX_USER3_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER3_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER3_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER3_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER3_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER3_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER3_MSB___S                           0

#define LPASS_HDMITX_MSTREAM_CTRL                 (0x090F80B8)
#define   LPASS_HDMITX_MSTREAM_CTRL___RWC           QCSR_REG_RW    
#define   LPASS_HDMITX_MSTREAM_CTRL___POR        0x0003C81F
#define   LPASS_HDMITX_MSTREAM_CTRL__PACKER_EN___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__AUTO_BBIT_EN___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA3_STREAM___POR 0x3
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA2_STREAM___POR 0x2
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA1_STREAM___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA0_STREAM___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM3___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM2___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM1___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM0___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM3___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM2___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM1___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM0___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__SET_SP_ON_EN___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__PACKER_EN___M 0x00040000
#define   LPASS_HDMITX_MSTREAM_CTRL__PACKER_EN___S              18
#define   LPASS_HDMITX_MSTREAM_CTRL__AUTO_BBIT_EN___M 0x00020000
#define   LPASS_HDMITX_MSTREAM_CTRL__AUTO_BBIT_EN___S              17
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA3_STREAM___M 0x00018000
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA3_STREAM___S              15
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA2_STREAM___M 0x00006000
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA2_STREAM___S              13
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA1_STREAM___M 0x00001800
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA1_STREAM___S              11
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA0_STREAM___M 0x00000600
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA0_STREAM___S               9
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM3___M 0x00000100
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM3___S               8
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM2___M 0x00000080
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM2___S               7
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM1___M 0x00000040
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM1___S               6
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM0___M 0x00000020
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM0___S               5
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM3___M 0x00000010
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM3___S               4
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM2___M 0x00000008
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM2___S               3
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM1___M 0x00000004
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM1___S               2
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM0___M 0x00000002
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM0___S               1
#define   LPASS_HDMITX_MSTREAM_CTRL__SET_SP_ON_EN___M 0x00000001
#define   LPASS_HDMITX_MSTREAM_CTRL__SET_SP_ON_EN___S               0
#define   LPASS_HDMITX_MSTREAM_CTRL___M          0x0007FFFF   
#define   LPASS_HDMITX_MSTREAM_CTRL___S                        0

#define LPASS_HDMITX_MUTE_CTRL                    (0x090F80BC)
#define   LPASS_HDMITX_MUTE_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_MUTE_CTRL___POR           0x00000003
#define   LPASS_HDMITX_MUTE_CTRL__ZERO_DATA___POR 0x1
#define   LPASS_HDMITX_MUTE_CTRL__MUTE_FLAT___POR 0x1
#define   LPASS_HDMITX_MUTE_CTRL__ZERO_DATA___M  0x00000002
#define   LPASS_HDMITX_MUTE_CTRL__ZERO_DATA___S                1
#define   LPASS_HDMITX_MUTE_CTRL__MUTE_FLAT___M  0x00000001
#define   LPASS_HDMITX_MUTE_CTRL__MUTE_FLAT___S                0
#define   LPASS_HDMITX_MUTE_CTRL___M             0x00000003   
#define   LPASS_HDMITX_MUTE_CTRL___S                           0

#define LPASS_HDMITX_VBIT_CTRL                    (0x090F80C0)
#define   LPASS_HDMITX_VBIT_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_VBIT_CTRL___POR           0x00000000
#define   LPASS_HDMITX_VBIT_CTRL__VBIT___POR     0x0
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__VBIT___M       0x00000002
#define   LPASS_HDMITX_VBIT_CTRL__VBIT___S                     1
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT___M 0x00000001
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT___S               0
#define   LPASS_HDMITX_VBIT_CTRL___M             0x00000003   
#define   LPASS_HDMITX_VBIT_CTRL___S                           0

#define LPASS_HDMITX_SW_PCKT_UPDATE               (0x090F80C4)
#define   LPASS_HDMITX_SW_PCKT_UPDATE___RWC         QCSR_REG_WO    
#define   LPASS_HDMITX_SW_PCKT_UPDATE___POR      0x00000000
#define   LPASS_HDMITX_SW_PCKT_UPDATE__PACKET_UPDATE___POR 0x0
#define   LPASS_HDMITX_SW_PCKT_UPDATE__PACKET_UPDATE___M 0x00000001
#define   LPASS_HDMITX_SW_PCKT_UPDATE__PACKET_UPDATE___S               0
#define   LPASS_HDMITX_SW_PCKT_UPDATE___M        0x00000001   
#define   LPASS_HDMITX_SW_PCKT_UPDATE___S                      0

#define LPASS_HDMITX_INTERRUPT_EN                 (0x090F9004)
#define   LPASS_HDMITX_INTERRUPT_EN___RWC           QCSR_REG_RW    
#define   LPASS_HDMITX_INTERRUPT_EN___POR        0x00000000
#define   LPASS_HDMITX_INTERRUPT_EN__MDP_UNDR___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE_B___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__MDP_UNDR___M 0x00040000
#define   LPASS_HDMITX_INTERRUPT_EN__MDP_UNDR___S              18
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA3___M 0x00020000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA3___S              17
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA2___M 0x00010000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA2___S              16
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA1___M 0x00008000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA1___S              15
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA0___M 0x00004000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA0___S              14
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE_B___M 0x00002000
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE_B___S              13
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE___M 0x00001000
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE___S              12
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH3___S              11
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH3___S              10
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH3___S               9
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH2___S               8
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH2___S               7
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH2___S               6
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH1___S               5
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH1___S               4
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH1___S               3
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH0___S               2
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH0___S               1
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH0___S               0
#define   LPASS_HDMITX_INTERRUPT_EN___M          0x0007FFFF   
#define   LPASS_HDMITX_INTERRUPT_EN___S                        0

#define LPASS_HDMITX_INTERRUPT_STATUS             (0x090F9008)
#define   LPASS_HDMITX_INTERRUPT_STATUS___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_INTERRUPT_STATUS___POR    0x00000000
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA___M 0x00040000
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA___S              18
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___M 0x00020000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___S              17
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___M 0x00010000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___S              16
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___M 0x00008000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___S              15
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___M 0x00004000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___S              14
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___M 0x00002000
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___S              13
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA___M 0x00001000
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA___S              12
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___M 0x00000800
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___S              11
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___M 0x00000400
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___S              10
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___M 0x00000200
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___S               9
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___M 0x00000100
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___S               8
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___M 0x00000080
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___S               7
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___M 0x00000040
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___S               6
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___M 0x00000020
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___S               5
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___M 0x00000010
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___S               4
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___M 0x00000008
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___S               3
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___M 0x00000004
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___S               2
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___M 0x00000002
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___S               1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___M 0x00000001
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___S               0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS___M      0x0007FFFF   
#define   LPASS_HDMITX_INTERRUPT_STATUS___S                    0

#define LPASS_HDMITX_INTERRUPT_CLR                (0x090F900C)
#define   LPASS_HDMITX_INTERRUPT_CLR___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_INTERRUPT_CLR___POR       0x00000000
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK___M 0x00040000
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK___S              18
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___M 0x00020000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___S              17
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___M 0x00010000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___S              16
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___M 0x00008000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___S              15
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___M 0x00004000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___S              14
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___M 0x00002000
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___S              13
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK___M 0x00001000
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK___S              12
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___M 0x00000800
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___S              11
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___M 0x00000400
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___S              10
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___M 0x00000200
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___S               9
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___M 0x00000100
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___S               8
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___M 0x00000080
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___S               7
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___M 0x00000040
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___S               6
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___M 0x00000020
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___S               5
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___M 0x00000010
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___S               4
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___M 0x00000008
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___S               3
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___M 0x00000004
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___S               2
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___M 0x00000002
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___S               1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___M 0x00000001
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___S               0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR___M         0x0007FFFF   
#define   LPASS_HDMITX_INTERRUPT_CLR___S                       0

#define LPASS_HDMITX_APP_INTERRUPT_EN             (0x090FA004)
#define   LPASS_HDMITX_APP_INTERRUPT_EN___RWC       QCSR_REG_RW    
#define   LPASS_HDMITX_APP_INTERRUPT_EN___POR    0x00000000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__MDP_UNDR___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE_B___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__MDP_UNDR___M 0x00040000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__MDP_UNDR___S              18
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA3___M 0x00020000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA3___S              17
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA2___M 0x00010000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA2___S              16
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA1___M 0x00008000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA1___S              15
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA0___M 0x00004000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA0___S              14
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE_B___M 0x00002000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE_B___S              13
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE___M 0x00001000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE___S              12
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH3___S              11
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH3___S              10
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH3___S               9
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH2___S               8
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH2___S               7
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH2___S               6
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH1___S               5
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH1___S               4
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH1___S               3
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH0___S               2
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH0___S               1
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH0___S               0
#define   LPASS_HDMITX_APP_INTERRUPT_EN___M      0x0007FFFF   
#define   LPASS_HDMITX_APP_INTERRUPT_EN___S                    0

#define LPASS_HDMITX_APP_INTERRUPT_STATUS         (0x090FA008)
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA___M 0x00040000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA___S              18
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___M 0x00020000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___S              17
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___M 0x00010000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___S              16
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___M 0x00008000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___S              15
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___M 0x00004000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___S              14
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___M 0x00002000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___S              13
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA___M 0x00001000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA___S              12
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___M 0x00000800
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___S              11
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___M 0x00000400
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___S              10
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___M 0x00000200
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___S               9
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___M 0x00000100
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___S               8
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___M 0x00000080
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___S               7
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___M 0x00000040
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___S               6
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___M 0x00000020
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___S               5
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___M 0x00000010
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___S               4
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___M 0x00000008
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___S               3
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___M 0x00000004
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___S               2
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___M 0x00000002
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___S               1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___M 0x00000001
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___S               0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___M  0x0007FFFF   
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___S                0

#define LPASS_HDMITX_APP_INTERRUPT_CLR            (0x090FA00C)
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___RWC      QCSR_REG_WO    
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___POR   0x00000000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK___M 0x00040000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK___S              18
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___M 0x00020000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___S              17
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___M 0x00010000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___S              16
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___M 0x00008000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___S              15
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___M 0x00004000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___S              14
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___M 0x00002000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___S              13
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK___M 0x00001000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK___S              12
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___M 0x00000800
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___S              11
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___M 0x00000400
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___S              10
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___M 0x00000200
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___S               9
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___M 0x00000100
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___S               8
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___M 0x00000080
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___S               7
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___M 0x00000040
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___S               6
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___M 0x00000020
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___S               5
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___M 0x00000010
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___S               4
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___M 0x00000008
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___S               3
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___M 0x00000004
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___S               2
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___M 0x00000002
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___S               1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___M 0x00000001
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___S               0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___M     0x0007FFFF   
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___S                   0

#define LPASS_HDMITX_RDDMA_CTLa(a)       (0x090FB000+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_CTLa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_CTLa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_CTLa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_CTLa___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTLa___POR          0x00000000
#define   LPASS_HDMITX_RDDMA_CTLa__RESET___POR   0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT___POR  0x0
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK___POR 0x00
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE___POR  0x0
#define   LPASS_HDMITX_RDDMA_CTLa__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTLa__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__RESET__ENABLE             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST__OFF             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST__ON             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE__OFF             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE__ON             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN__SINGLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN__INCR16             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN__SINGLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN__INCR8             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__ONE               0x0
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__TWO               0x1
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__THREE             0x2
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__FOUR              0x3
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__SIX               0x5
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__EIGHT             0x7
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_1            0x00
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_2            0x01
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_3            0x02
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_4            0x03
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_5            0x04
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_6            0x05
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_7            0x06
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_8            0x07
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE___S                  0
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE__OFF               0x0
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE__ON                0x1
#define   LPASS_HDMITX_RDDMA_CTLa___M            0x8007FC3F   
#define   LPASS_HDMITX_RDDMA_CTLa___S                          0
#define LPASS_HDMITX_RDDMA_CTL0                   (0x090FB000)
#define   LPASS_HDMITX_RDDMA_CTL0___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL0__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL0__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL0__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL0__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL0__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL0__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL0__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL0__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL0__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL0__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL0__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL0__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL0__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL0__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL0__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL0__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL0__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL0__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL0__ENABLE___S                  0
#define LPASS_HDMITX_RDDMA_CTL1                   (0x090FC000)
#define   LPASS_HDMITX_RDDMA_CTL1___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL1__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL1__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL1__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL1__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL1__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL1__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL1__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL1__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL1__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL1__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL1__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL1__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL1__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL1__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL1__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL1__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL1__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL1__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL1__ENABLE___S                  0
#define LPASS_HDMITX_RDDMA_CTL2                   (0x090FD000)
#define   LPASS_HDMITX_RDDMA_CTL2___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL2__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL2__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL2__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL2__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL2__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL2__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL2__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL2__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL2__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL2__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL2__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL2__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL2__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL2__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL2__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL2__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL2__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL2__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL2__ENABLE___S                  0
#define LPASS_HDMITX_RDDMA_CTL3                   (0x090FE000)
#define   LPASS_HDMITX_RDDMA_CTL3___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL3__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL3__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL3__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL3__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL3__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL3__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL3__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL3__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL3__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL3__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL3__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL3__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL3__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL3__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL3__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL3__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL3__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL3__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL3__ENABLE___S                  0

#define LPASS_HDMITX_RDDMA_BASEa(a)      (0x090FB004+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_BASEa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_BASEa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_BASEa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_BASEa___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASEa___POR         0x00000000
#define   LPASS_HDMITX_RDDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_HDMITX_RDDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_HDMITX_RDDMA_BASEa___M           0xFFFFFFF0   
#define   LPASS_HDMITX_RDDMA_BASEa___S                         4
#define LPASS_HDMITX_RDDMA_BASE0                  (0x090FB004)
#define   LPASS_HDMITX_RDDMA_BASE0___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE0__BASE_ADDR___S               4
#define LPASS_HDMITX_RDDMA_BASE1                  (0x090FC004)
#define   LPASS_HDMITX_RDDMA_BASE1___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE1__BASE_ADDR___S               4
#define LPASS_HDMITX_RDDMA_BASE2                  (0x090FD004)
#define   LPASS_HDMITX_RDDMA_BASE2___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE2__BASE_ADDR___S               4
#define LPASS_HDMITX_RDDMA_BASE3                  (0x090FE004)
#define   LPASS_HDMITX_RDDMA_BASE3___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE3__BASE_ADDR___S               4

#define LPASS_HDMITX_RDDMA_BUFF_LENa(a)  (0x090FB008+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_BUFF_LENa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___POR     0x00000000
#define   LPASS_HDMITX_RDDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_HDMITX_RDDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___M       0x000FFFFC   
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___S                     2
#define LPASS_HDMITX_RDDMA_BUFF_LEN0              (0x090FB008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN0___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_HDMITX_RDDMA_BUFF_LEN1              (0x090FC008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN1___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_HDMITX_RDDMA_BUFF_LEN2              (0x090FD008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN2___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_HDMITX_RDDMA_BUFF_LEN3              (0x090FE008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN3___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN3__LENGTH___S               2

#define LPASS_HDMITX_RDDMA_CURR_ADDRa(a) (0x090FB00C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___POR    0x00000000
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___M      0xFFFFFFFF   
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___S                    0
#define LPASS_HDMITX_RDDMA_CURR_ADDR0             (0x090FB00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR0___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR1             (0x090FC00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR1___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR2             (0x090FD00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR2___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR3             (0x090FE00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR3___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR3__ADDR___S               0

#define LPASS_HDMITX_RDDMA_PER_LENa(a)   (0x090FB010+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PER_LENa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PER_LENa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PER_LENa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PER_LENa___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LENa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_HDMITX_RDDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LENa__LENGTH___S               0
#define   LPASS_HDMITX_RDDMA_PER_LENa___M        0x000FFFFF   
#define   LPASS_HDMITX_RDDMA_PER_LENa___S                      0
#define LPASS_HDMITX_RDDMA_PER_LEN0               (0x090FB010)
#define   LPASS_HDMITX_RDDMA_PER_LEN0___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN0__LENGTH___S               0
#define LPASS_HDMITX_RDDMA_PER_LEN1               (0x090FC010)
#define   LPASS_HDMITX_RDDMA_PER_LEN1___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN1__LENGTH___S               0
#define LPASS_HDMITX_RDDMA_PER_LEN2               (0x090FD010)
#define   LPASS_HDMITX_RDDMA_PER_LEN2___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN2__LENGTH___S               0
#define LPASS_HDMITX_RDDMA_PER_LEN3               (0x090FE010)
#define   LPASS_HDMITX_RDDMA_PER_LEN3___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN3__LENGTH___S               0

#define LPASS_HDMITX_RDDMA_PER_CNTa(a)   (0x090FB014+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PER_CNTa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PER_CNTa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PER_CNTa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PER_CNTa___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNTa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT___POR 0x00
#define   LPASS_HDMITX_RDDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0            0x00
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1            0x01
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2            0x02
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3            0x03
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4            0x04
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5            0x05
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6            0x06
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7            0x07
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8            0x08
#define   LPASS_HDMITX_RDDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_HDMITX_RDDMA_PER_CNTa___M        0x07FFFFFF   
#define   LPASS_HDMITX_RDDMA_PER_CNTa___S                      0
#define LPASS_HDMITX_RDDMA_PER_CNT0               (0x090FB014)
#define   LPASS_HDMITX_RDDMA_PER_CNT0___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_HDMITX_RDDMA_PER_CNT1               (0x090FC014)
#define   LPASS_HDMITX_RDDMA_PER_CNT1___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_HDMITX_RDDMA_PER_CNT2               (0x090FD014)
#define   LPASS_HDMITX_RDDMA_PER_CNT2___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_HDMITX_RDDMA_PER_CNT3               (0x090FE014)
#define   LPASS_HDMITX_RDDMA_PER_CNT3___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT3__PER_CNT___S               0

#define LPASS_HDMITX_RDDMA_FRMa(a)       (0x090FB018+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_FRMa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_FRMa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_FRMa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_FRMa___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRMa___POR          0x00000000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO___POR 0x00
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_0            0x00
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_1            0x01
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_2            0x02
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_3            0x03
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_4            0x04
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_5            0x05
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_6            0x06
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_7            0x07
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_8            0x08
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_CNT___S               0
#define   LPASS_HDMITX_RDDMA_FRMa___M            0x7FFFFFFF   
#define   LPASS_HDMITX_RDDMA_FRMa___S                          0
#define LPASS_HDMITX_RDDMA_FRM0                   (0x090FB018)
#define   LPASS_HDMITX_RDDMA_FRM0___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_CNT___S               0
#define LPASS_HDMITX_RDDMA_FRM1                   (0x090FC018)
#define   LPASS_HDMITX_RDDMA_FRM1___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_CNT___S               0
#define LPASS_HDMITX_RDDMA_FRM2                   (0x090FD018)
#define   LPASS_HDMITX_RDDMA_FRM2___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_CNT___S               0
#define LPASS_HDMITX_RDDMA_FRM3                   (0x090FE018)
#define   LPASS_HDMITX_RDDMA_FRM3___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_CNT___S               0

#define LPASS_HDMITX_RDDMA_FRMCLRa(a)    (0x090FB01C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_FRMCLRa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_FRMCLRa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_FRMCLRa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_FRMCLRa___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLRa___POR       0x00000000
#define   LPASS_HDMITX_RDDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_HDMITX_RDDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_HDMITX_RDDMA_FRMCLRa___M         0x00000001   
#define   LPASS_HDMITX_RDDMA_FRMCLRa___S                       0
#define LPASS_HDMITX_RDDMA_FRMCLR0                (0x090FB01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR0___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_HDMITX_RDDMA_FRMCLR1                (0x090FC01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR1___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_HDMITX_RDDMA_FRMCLR2                (0x090FD01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR2___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_HDMITX_RDDMA_FRMCLR3                (0x090FE01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR3___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR3__FRAME_CLR___S               0

#define LPASS_HDMITX_RDDMA_SET_BUFF_CNTa(a) (0x090FB020+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___M   0x000FFFFF   
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___S                 0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT0          (0x090FB020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT0___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT1          (0x090FC020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT1___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT2          (0x090FD020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT2___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT3          (0x090FE020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT3___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT3__CNT___S               0

#define LPASS_HDMITX_RDDMA_SET_PER_CNTa(a) (0x090FB024+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___POR  0x00000000
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___M    0x000FFFFF   
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___S                  0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT0           (0x090FB024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT0___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT1           (0x090FC024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT1___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT2           (0x090FD024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT2___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT3           (0x090FE024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT3___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT3__CNT___S               0

#define LPASS_HDMITX_RDDMA_STC_LSBa(a)   (0x090FB028+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_STC_LSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_STC_LSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_STC_LSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_STC_LSBa___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSBa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_HDMITX_RDDMA_STC_LSBa___M        0xFFFFFFFF   
#define   LPASS_HDMITX_RDDMA_STC_LSBa___S                      0
#define LPASS_HDMITX_RDDMA_STC_LSB0               (0x090FB028)
#define   LPASS_HDMITX_RDDMA_STC_LSB0___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_HDMITX_RDDMA_STC_LSB1               (0x090FC028)
#define   LPASS_HDMITX_RDDMA_STC_LSB1___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_HDMITX_RDDMA_STC_LSB2               (0x090FD028)
#define   LPASS_HDMITX_RDDMA_STC_LSB2___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_HDMITX_RDDMA_STC_LSB3               (0x090FE028)
#define   LPASS_HDMITX_RDDMA_STC_LSB3___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB3__STC_LSB___S               0

#define LPASS_HDMITX_RDDMA_STC_MSBa(a)   (0x090FB02C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_STC_MSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_STC_MSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_STC_MSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_STC_MSBa___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSBa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_HDMITX_RDDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_HDMITX_RDDMA_STC_MSBa___M        0x00FFFFFF   
#define   LPASS_HDMITX_RDDMA_STC_MSBa___S                      0
#define LPASS_HDMITX_RDDMA_STC_MSB0               (0x090FB02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB0___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_HDMITX_RDDMA_STC_MSB1               (0x090FC02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB1___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_HDMITX_RDDMA_STC_MSB2               (0x090FD02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB2___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_HDMITX_RDDMA_STC_MSB3               (0x090FE02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB3___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB3__STC_MSB___S               0

#define LPASS_HDMITX_RDDMA_PERa(a)       (0x090FB030+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PERa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PERa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PERa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PERa___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PERa___POR          0x00000000
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO___POR 0x00
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_0            0x00
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_1            0x01
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_2            0x02
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_3            0x03
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_4            0x04
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_5            0x05
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_6            0x06
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_7            0x07
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_8            0x08
#define   LPASS_HDMITX_RDDMA_PERa___M            0x0000007F   
#define   LPASS_HDMITX_RDDMA_PERa___S                          0
#define LPASS_HDMITX_RDDMA_PER0                   (0x090FB030)
#define   LPASS_HDMITX_RDDMA_PER0___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_HDMITX_RDDMA_PER1                   (0x090FC030)
#define   LPASS_HDMITX_RDDMA_PER1___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_HDMITX_RDDMA_PER2                   (0x090FD030)
#define   LPASS_HDMITX_RDDMA_PER2___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_HDMITX_RDDMA_PER3                   (0x090FE030)
#define   LPASS_HDMITX_RDDMA_PER3___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_FIFO___S               0

#define LPASS_HDMITX_RDDMA_PERCLRa(a)    (0x090FB034+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PERCLRa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PERCLRa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PERCLRa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PERCLRa___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLRa___POR       0x00000000
#define   LPASS_HDMITX_RDDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_HDMITX_RDDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_HDMITX_RDDMA_PERCLRa___M         0x00000001   
#define   LPASS_HDMITX_RDDMA_PERCLRa___S                       0
#define LPASS_HDMITX_RDDMA_PERCLR0                (0x090FB034)
#define   LPASS_HDMITX_RDDMA_PERCLR0___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_HDMITX_RDDMA_PERCLR1                (0x090FC034)
#define   LPASS_HDMITX_RDDMA_PERCLR1___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_HDMITX_RDDMA_PERCLR2                (0x090FD034)
#define   LPASS_HDMITX_RDDMA_PERCLR2___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_HDMITX_RDDMA_PERCLR3                (0x090FE034)
#define   LPASS_HDMITX_RDDMA_PERCLR3___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR3__PERIOD_CLR___S               0

#define LPASS_HDMITX_RDDMA_BASE_MSBa(a)  (0x090FB038+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_BASE_MSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___POR     0x00000000
#define   LPASS_HDMITX_RDDMA_BASE_MSBa__BASE_ADDR_MSB___POR 0x0
#define   LPASS_HDMITX_RDDMA_BASE_MSBa__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSBa__BASE_ADDR_MSB___S               0
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___M       0x0000000F   
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___S                     0
#define LPASS_HDMITX_RDDMA_BASE_MSB0              (0x090FB038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB0___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB0__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB0__BASE_ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_BASE_MSB1              (0x090FC038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB1___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB1__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB1__BASE_ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_BASE_MSB2              (0x090FD038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB2___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB2__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB2__BASE_ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_BASE_MSB3              (0x090FE038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB3___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB3__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB3__BASE_ADDR_MSB___S               0

#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa(a) (0x090FB03C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa__ADDR_MSB___POR 0x0
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa__ADDR_MSB___S               0
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___M  0x0000000F   
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___S                0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0         (0x090FB03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0__ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1         (0x090FC03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1__ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2         (0x090FD03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2__ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3         (0x090FE03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3__ADDR_MSB___S               0
////////////////////////////////////////////////////////////////////////// END
#endif
