Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 00:40:28 2024
| Host         : eecs-digital-43 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: debug_clk_wiz/clk_25mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.148      -72.158                     14                 1885       -0.109       -0.565                      9                 1885        0.541        0.000                       0                   735  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_100_pass_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_pixel_clk_wiz_0     {0.000 6.742}        13.483          74.167          
  clk_tmds_clk_wiz_0      {0.000 1.348}        2.697           370.833         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_100_pass_clk_wiz_0        2.675        0.000                      0                 1761        0.103        0.000                      0                 1761        4.500        0.000                       0                   658  
  clk_pixel_clk_wiz_0           8.564        0.000                      0                  124       -0.097       -0.251                      5                  124        6.242        0.000                       0                    65  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.541        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_pass_clk_wiz_0  clk_pixel_clk_wiz_0          -6.148      -72.158                     14                   14       -0.109       -0.314                      4                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_pass_clk_wiz_0
  To Clock:  clk_100_pass_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/is_on_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 3.812ns (53.129%)  route 3.363ns (46.871%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, estimated)      1.608    -0.981    processor_main/clk_100_pass
    RAMB18_X0Y4          RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.473 r  processor_main/cycles_between_samples_reg/DOADO[2]
                         net (fo=2, estimated)        1.104     2.577    processor_main/cycles_between_samples_reg_n_13
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.153     2.730 r  processor_main/playback_rate[3][23]_i_36/O
                         net (fo=4, estimated)        0.773     3.503    coordinator_main/playback_rate[0]
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.327     3.830 r  coordinator_main/playback_rate[1][23]_i_11/O
                         net (fo=1, routed)           0.000     3.830    coordinator_main/playback_rate[1][23]_i_11_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.343 r  coordinator_main/playback_rate_reg[1][23]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     4.343    coordinator_main/playback_rate_reg[1][23]_i_3_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.460 r  coordinator_main/playback_rate_reg[1][23]_i_2/CO[3]
                         net (fo=1, estimated)        0.488     4.948    coordinator_main/is_on10_out
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  coordinator_main/playback_rate[1][23]_i_1/O
                         net (fo=25, estimated)       0.666     5.738    coordinator_main/playback_rate[1][23]_i_1_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.124     5.862 r  coordinator_main/is_on[1]_i_1/O
                         net (fo=1, estimated)        0.332     6.194    coordinator_main/is_on[1]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  coordinator_main/is_on_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.542    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.263 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     6.846    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.937 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, estimated)      1.517     8.454    coordinator_main/clk_100_pass
    SLICE_X3Y14          FDRE                                         r  coordinator_main/is_on_reg[1]/C
                         clock pessimism              0.553     9.006    
                         clock uncertainty           -0.070     8.936    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.067     8.869    coordinator_main/is_on_reg[1]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  2.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 memio/writing_reg_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memio/main_ram/BRAM_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_pass_clk_wiz_0 rise@0.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.794%)  route 0.366ns (72.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.621    -1.893 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702    -1.191    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, estimated)      0.565    -0.600    memio/clk_100_pass
    SLICE_X48Y38         FDRE                                         r  memio/writing_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  memio/writing_reg_rep__14/Q
                         net (fo=1, estimated)        0.366    -0.092    memio/main_ram/enb
    RAMB36_X1Y10         RAMB36E1                                     r  memio/main_ram/BRAM_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    -2.456 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739    -1.717    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, estimated)      0.873    -0.814    memio/main_ram/clk_100_pass
    RAMB36_X1Y10         RAMB36E1                                     r  memio/main_ram/BRAM_reg_0_7/CLKARDCLK
                         clock pessimism              0.523    -0.291    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.195    memio/main_ram/BRAM_reg_0_7
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_pass_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      memio/debug_ram/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4       midi_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4       midi_rx_buf0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.564ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation       -0.251ns
PW    :            0  Failing Endpoints,  Worst Slack        6.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 tmds_red/tally_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_pixel_clk_wiz_0 rise@13.483ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.076ns (22.176%)  route 3.776ns (77.824%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 11.935 - 13.483 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.025    -4.352 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.666    -2.686    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, estimated)       1.632    -0.958    tmds_red/clk_pixel
    SLICE_X5Y35          FDRE                                         r  tmds_red/tally_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  tmds_red/tally_reg[4]/Q
                         net (fo=5, estimated)        0.877     0.375    tmds_red/Q[3]
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     0.499 f  tmds_red/tally[1]_i_11/O
                         net (fo=1, estimated)        0.982     1.481    memio/oscillator_ram/tmds_out_reg[9]_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.124     1.605 f  memio/oscillator_ram/tally[1]_i_3/O
                         net (fo=11, estimated)       0.547     2.152    memio/oscillator_ram/tally[1]_i_3_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     2.276 r  memio/oscillator_ram/tally[4]_i_14/O
                         net (fo=3, estimated)        0.815     3.091    tmds_red/tally_reg[4]_1
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     3.215 r  tmds_red/tally[4]_i_6/O
                         net (fo=1, estimated)        0.555     3.770    memio/oscillator_ram/tally_reg[4]_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     3.894 r  memio/oscillator_ram/tally[4]_i_2/O
                         net (fo=1, routed)           0.000     3.894    tmds_red/D[3]
    SLICE_X5Y35          FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    N15                                               0.000    13.483 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.483    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.853 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.025    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.279     8.746 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.583    10.329    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.420 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, estimated)       1.515    11.935    tmds_red/clk_pixel
    SLICE_X5Y35          FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.566    12.500    
                         clock uncertainty           -0.073    12.427    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031    12.458    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  8.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            green_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.044%)  route 0.454ns (70.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.893 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.702    -1.191    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, estimated)       0.586    -0.579    red_ser/clk_pixel
    SLICE_X0Y22          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.209    -0.229    red_ser/blue_ser/pwup_rst
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.245     0.062    green_ser/RST0
    OLOGIC_X0Y22         OSERDESE2                                    r  green_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.399    -2.456 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.739    -1.717    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, estimated)       0.998    -0.690    green_ser/clk_pixel
    OLOGIC_X0Y22         OSERDESE2                                    r  green_ser/primary/CLKDIV
                         clock pessimism              0.289    -0.401    
    OLOGIC_X0Y22         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.158    green_ser/primary
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.742 }
Period(ns):         13.483
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.483      11.328     BUFGCTRL_X0Y0    wizard_hdmi/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.483      199.877    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.742       6.242      SLICE_X1Y20      mvg/ad_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.742       6.242      SLICE_X1Y20      mvg/ad_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.348 }
Period(ns):         2.697
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.697       0.541      BUFGCTRL_X0Y1    wizard_hdmi/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.697       210.663    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_pass_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -6.148ns,  Total Violation      -72.158ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.109ns,  Total Violation       -0.314ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 memio/osc_data_out_reg[0][6]_psbram_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        5.962ns  (logic 1.324ns (22.207%)  route 4.638ns (77.793%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 308.564 - 310.112 ) 
    Source Clock Delay      (SCD):    -1.027ns = ( 308.973 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    N15                                               0.000   310.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440   311.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   312.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025   305.648 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666   307.314    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.410 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, estimated)      1.563   308.973    memio/clk_100_pass
    SLICE_X11Y33         FDRE                                         r  memio/osc_data_out_reg[0][6]_psbram_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456   309.429 f  memio/osc_data_out_reg[0][6]_psbram_replica_1/Q
                         net (fo=11, estimated)       0.862   310.291    memio/oscillator_ram/ram_data_b[6]_alias_repN_1_alias
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.124   310.415 f  memio/oscillator_ram/tally[1]_i_13/O
                         net (fo=1, estimated)        0.671   311.086    memio/oscillator_ram/tally[1]_i_13_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.124   311.210 r  memio/oscillator_ram/tally[1]_i_5/O
                         net (fo=22, estimated)       0.375   311.585    memio/oscillator_ram/tally[1]_i_5_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.124   311.709 r  memio/oscillator_ram/tally[1]_i_8/O
                         net (fo=10, estimated)       0.637   312.346    memio/oscillator_ram/tally[1]_i_8_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.124   312.470 r  memio/oscillator_ram/tally[3]_i_11/O
                         net (fo=16, estimated)       0.595   313.065    memio/oscillator_ram/BRAM_reg_0_3_2
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.124   313.189 r  memio/oscillator_ram/tally[2]_i_3_comp/O
                         net (fo=1, estimated)        0.932   314.121    memio/oscillator_ram/tally[2]_i_3_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I3_O)        0.124   314.245 r  memio/oscillator_ram/tally[4]_i_5/O
                         net (fo=1, estimated)        0.566   314.811    memio/oscillator_ram/tally[4]_i_5_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.124   314.935 r  memio/oscillator_ram/tally[4]_i_2/O
                         net (fo=1, routed)           0.000   314.935    tmds_red/D[3]
    SLICE_X5Y35          FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   312.654    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.279   305.375 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.583   306.958    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.049 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, estimated)       1.515   308.564    tmds_red/clk_pixel
    SLICE_X5Y35          FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.386   308.949    
                         clock uncertainty           -0.193   308.756    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031   308.787    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                        308.787    
                         arrival time                        -314.935    
  -------------------------------------------------------------------
                         slack                                 -6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 memio/osc_data_out_reg[0][6]_psbram_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tmds_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.462%)  route 0.298ns (61.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.621    -1.893 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702    -1.191    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, estimated)      0.562    -0.603    memio/clk_100_pass
    SLICE_X11Y33         FDRE                                         r  memio/osc_data_out_reg[0][6]_psbram_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  memio/osc_data_out_reg[0][6]_psbram_replica_1/Q
                         net (fo=11, estimated)       0.298    -0.164    memio/oscillator_ram/ram_data_b[6]_alias_repN_1_alias
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.119 r  memio/oscillator_ram/tmds_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    tmds_red/tmds_out_reg[9]_1[7]
    SLICE_X9Y33          FDRE                                         r  tmds_red/tmds_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.399    -2.456 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.739    -1.717    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, estimated)       0.830    -0.858    tmds_red/clk_pixel
    SLICE_X9Y33          FDRE                                         r  tmds_red/tmds_out_reg[7]/C
                         clock pessimism              0.563    -0.295    
                         clock uncertainty            0.193    -0.102    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.092    -0.010    tmds_red/tmds_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                 -0.109    





