# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab5_p1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ECEN5863/Project 3/Submission/lab5_p1/modulo_k_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:41 on Nov 14,2023
# vcom -reportprogress 300 -93 -work work C:/ECEN5863/Project 3/Submission/lab5_p1/modulo_k_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity modulo_k_counter
# -- Compiling architecture behavioral of modulo_k_counter
# End time: 11:35:41 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.modulo_k_counter
# vsim work.modulo_k_counter 
# Start time: 11:35:45 on Nov 14,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.modulo_k_counter(behavioral)
# End time: 11:35:52 on Nov 14,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
