Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\tariqmuh\Documents\GitHub\XPS_VmodCam\IP1_VideoIn\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_vmodcam_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\tariqmuh\Documents\GitHub\XPS_VmodCam\IP1_VideoIn\pcores\" "C:\Thesis\Atlys_BSB_Support_v_3_6\Atlys_AXI_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\14.2\ISE_DS\edk_user_repository\MyProcessorIPLib\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/system_vmodcam_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_vmodcam_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/LocalRst.vhd" into library vmodcam_v1_00_a
Parsing entity <LocalRst>.
Parsing architecture <Behavioral> of entity <localrst>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd" into library vmodcam_v1_00_a
Parsing package <TWIUtils>.
Parsing package body <TWIUtils>.
Parsing entity <TWICtl>.
Parsing architecture <Behavioral> of entity <twictl>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/CamCtl.vhd" into library vmodcam_v1_00_a
Parsing entity <CamCtl>.
Parsing architecture <Behavioral> of entity <camctl>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/InputSync.vhd" into library vmodcam_v1_00_a
Parsing entity <InputSync>.
Parsing architecture <Behavioral> of entity <inputsync>.
Parsing entity <InputSyncV>.
Parsing architecture <Behavioral> of entity <inputsyncv>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/Video.vhd" into library vmodcam_v1_00_a
Parsing package <Video>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/VmodCAM_Ref.vhd" into library vmodcam_v1_00_a
Parsing entity <VmodCAM_Ref>.
Parsing architecture <Behavioral> of entity <vmodcam_ref>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" into library vmodcam_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
WARNING:HDLCompiler:946 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" Line 1064: Actual for formal port rd_en is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" Line 1078: Actual for formal port rd_en is neither a static name nor a globally static expression
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_reset>.
Parsing architecture <implementation> of entity <axi_master_burst_reset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_stbs_set>.
Parsing architecture <implementation> of entity <axi_master_burst_stbs_set>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_first_stb_offset>.
Parsing architecture <implementation> of entity <axi_master_burst_first_stb_offset>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_cmd_status>.
Parsing architecture <implementation> of entity <axi_master_burst_cmd_status>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_strb_gen>.
Parsing architecture <implementation> of entity <axi_master_burst_strb_gen>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_pcc>.
Parsing architecture <implementation> of entity <axi_master_burst_pcc>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_fifo>.
Parsing architecture <imp> of entity <axi_master_burst_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_addr_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_addr_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rdmux>.
Parsing architecture <implementation> of entity <axi_master_burst_rdmux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rddata_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wrdata_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_status_cntl>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid_buf>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_demux>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_demux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_master_burst_skid2mm_buf>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_wr_cntlr>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_wr_cntlr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_rd_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_rd_llink>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst_wr_llink>.
Parsing architecture <implementation> of entity <axi_master_burst_wr_llink>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" into library axi_master_burst_v1_00_a
Parsing entity <axi_master_burst>.
Parsing architecture <implementation> of entity <axi_master_burst>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/vmodcam.vhd" into library vmodcam_v1_00_a
Parsing entity <vmodcam>.
Parsing architecture <IMP> of entity <vmodcam>.
Parsing VHDL file "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/fifo.vhd" into library vmodcam_v1_00_a
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:\Users\tariqmuh\Documents\GitHub\XPS_VmodCam\IP1_VideoIn\hdl\system_vmodcam_0_wrapper.vhd" into library work
Parsing entity <system_vmodcam_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_vmodcam_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_vmodcam_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <vmodcam> (architecture <IMP>) with generics from library <vmodcam_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 412. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_reset> (architecture <implementation>) from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_cmd_status> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 430: Assignment to sig_pcc_cmd_rdy ignored, since the identifier is never used

Elaborating entity <axi_master_burst_first_stb_offset> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_stbs_set> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" Line 971: Assignment to sig_stat_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_wr_cntlr> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:871 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" Line 581: Using initial value '0' for sig_md_error_reg since it is never assigned

Elaborating entity <axi_master_burst_pcc> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 766: Assignment to sig_input_reg_full ignored, since the identifier is never used

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_strb_gen> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1057: Assignment to sig_xfer_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd" Line 1848. Case statement is complete. others clause is never selected

Elaborating entity <axi_master_burst_addr_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" Line 665: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rddata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rdmux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" Line 1349: Assignment to sig_coelsc_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_master_burst_rd_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_skid_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wrdata_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" Line 1504: Assignment to sig_fifo_next_drr ignored, since the identifier is never used

Elaborating entity <axi_master_burst_wr_status_cntl> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.

Elaborating entity <axi_master_burst_fifo> (architecture <imp>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_master_burst_skid2mm_buf> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_demux> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_rd_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <axi_master_burst_wr_llink> (architecture <implementation>) with generics from library <axi_master_burst_v1_00_a>.

Elaborating entity <soft_reset> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <vmodcam_v1_00_a>.
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" Line 762. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" Line 817. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" Line 952. Case statement is complete. others clause is never selected

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <VmodCAM_Ref> (architecture <Behavioral>) with generics from library <vmodcam_v1_00_a>.

Elaborating entity <CamCtl> (architecture <Behavioral>) from library <vmodcam_v1_00_a>.

Elaborating entity <LocalRst> (architecture <Behavioral>) with generics from library <vmodcam_v1_00_a>.

Elaborating entity <TWICtl> (architecture <Behavioral>) with generics from library <vmodcam_v1_00_a>.
WARNING:HDLCompiler:1127 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd" Line 169: Assignment to fstop ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd" Line 348. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd" Line 381. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd" Line 399. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd" Line 417. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd" Line 435. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/CamCtl.vhd" Line 446. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/VmodCAM_Ref.vhd" Line 208: camadv should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/VmodCAM_Ref.vhd" Line 209: cambdv should be on the sensitivity list of the process

Elaborating entity <fifo> (architecture <fifo_a>) from library <vmodcam_v1_00_a>.
INFO:HDLCompiler:679 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" Line 1203. Case statement is complete. others clause is never selected
WARNING:Xst:2972 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 969. All outputs of instance <DATA_CAPTURE_FIFO_I> of block <srl_fifo_f> are unconnected in block <user_logic>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_vmodcam_0_wrapper>.
    Related source file is "C:\Users\tariqmuh\Documents\GitHub\XPS_VmodCam\IP1_VideoIn\hdl\system_vmodcam_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_vmodcam_0_wrapper> synthesized.

Synthesizing Unit <vmodcam>.
    Related source file is "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/vmodcam.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        DEBUG_EN = 0
        COLORDEPTH = 16
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "01110111110000000000000000000000"
        C_HIGHADDR = "01110111110000001111111111111111"
        C_FAMILY = "spartan6"
        C_NUM_REG = 5
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 16
        C_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 12
        C_ADDR_PIPE_DEPTH = 1
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_aclk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <m_axi_aresetn>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/vmodcam.vhd" line 432: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/vmodcam.vhd" line 432: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/vmodcam.vhd" line 562: Output port <Reset2Bus_ToutSup> of the instance <SOFT_RESET_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <vmodcam> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110111110000000000001000000000","0000000000000000000000000000000001110111110000000000001011111111","0000000000000000000000000000000001110111110000000000000000000000","0000000000000000000000000000000001110111110000000000000011111111","0000000000000000000000000000000001110111110000000000000100000000","0000000000000000000000000000000001110111110000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,5,4)
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110111110000000000001000000000","0000000000000000000000000000000001110111110000000000001011111111","0000000000000000000000000000000001110111110000000000000000000000","0000000000000000000000000000000001110111110000000000000011111111","0000000000000000000000000000000001110111110000000000000100000000","0000000000000000000000000000000001110111110000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,5,4)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 336: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_14_o_add_31_OUT> created at line 502.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110111110000000000001000000000","0000000000000000000000000000000001110111110000000000001011111111","0000000000000000000000000000000001110111110000000000000000000000","0000000000000000000000000000000001110111110000000000000011111111","0000000000000000000000000000000001110111110000000000000100000000","0000000000000000000000000000000001110111110000000000000111111111")
        C_ARD_NUM_CE_ARRAY = (1,5,4)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <cs_out_i<2>>.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <ce_out_i<4>>.
    Found 1-bit register for signal <ce_out_i<5>>.
    Found 1-bit register for signal <ce_out_i<6>>.
    Found 1-bit register for signal <ce_out_i<7>>.
    Found 1-bit register for signal <ce_out_i<8>>.
    Found 1-bit register for signal <ce_out_i<9>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 9
        C_BAR = "000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<1:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 1
        C_AW = 9
        C_BAR = "100000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<1:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <pselect_f_9>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_9> synthesized.

Synthesizing Unit <pselect_f_10>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_10> synthesized.

Synthesizing Unit <pselect_f_11>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_11> synthesized.

Synthesizing Unit <axi_master_burst>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd".
        C_M_AXI_ADDR_WIDTH = 32
        C_M_AXI_DATA_WIDTH = 32
        C_MAX_BURST_LEN = 16
        C_ADDR_PIPE_DEPTH = 1
        C_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 12
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rd_arid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <wr_awid> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd" line 705: Output port <rdwr_md_error> of the instance <I_RD_WR_CNTRL_MODULE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_master_burst> synthesized.

Synthesizing Unit <axi_master_burst_reset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd".
    Set property "KEEP = TRUE" for signal <sig_cmd_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_cmd_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_rdwr_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_rdwr_reset_reg>.
    Set property "KEEP = TRUE" for signal <sig_llink_reset_reg>.
    Set property "equivalent_register_removal = no" for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_rdwr_reset_reg>.
    Found 1-bit register for signal <sig_llink_reset_reg>.
    Found 1-bit register for signal <sig_axi_por_reg1>.
    Found 1-bit register for signal <sig_axi_por_reg2>.
    Found 1-bit register for signal <sig_axi_por_reg3>.
    Found 1-bit register for signal <sig_axi_por_reg4>.
    Found 1-bit register for signal <sig_axi_por_reg5>.
    Found 1-bit register for signal <sig_axi_por_reg6>.
    Found 1-bit register for signal <sig_axi_por_reg7>.
    Found 1-bit register for signal <sig_axi_por_reg8>.
    Found 1-bit register for signal <sig_axi_por2rst_out>.
    Found 1-bit register for signal <sig_cmd_reset_reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_reset> synthesized.

Synthesizing Unit <axi_master_burst_cmd_status>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_NATIVE_DWIDTH = 32
        C_CMD_WIDTH = 68
        C_CMD_BTT_USED_WIDTH = 12
        C_STS_WIDTH = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <ip2bus_mst_lock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mst_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_pop_status> equivalent to <sig_cmd_cmplt_reg> has been removed
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_mstrd_req>.
    Found 1-bit register for signal <sig_cmd_mstwr_req>.
    Found 32-bit register for signal <sig_cmd_mst_addr>.
    Found 12-bit register for signal <sig_cmd_mst_length>.
    Found 4-bit register for signal <sig_cmd_mst_be>.
    Found 1-bit register for signal <sig_cmd_type_req>.
    Found 1-bit register for signal <sig_cmd_full_reg>.
    Found 1-bit register for signal <sig_cmd_empty_reg>.
    Found 4-bit register for signal <sig_tag_counter>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_stat_error_reg>.
    Found 1-bit register for signal <sig_status_reg_full>.
    Found 1-bit register for signal <sig_status_reg_empty>.
    Found 1-bit register for signal <sig_error_sh_reg>.
    Found 1-bit register for signal <sig_int_error_pulse_reg>.
    Found 1-bit register for signal <sig_init_reg1>.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_cmdack_reg>.
    Found 4-bit adder for signal <sig_tag_counter[3]_GND_29_o_add_21_OUT> created at line 787.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_cmd_status> synthesized.

Synthesizing Unit <axi_master_burst_first_stb_offset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd".
        C_STROBE_WIDTH = 4
        C_OFFSET_WIDTH = 8
    Summary:
	no macro.
Unit <axi_master_burst_first_stb_offset> synthesized.

Synthesizing Unit <axi_master_burst_stbs_set>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd".
        C_STROBE_WIDTH = 4
    Found 256x4-bit Read Only RAM for signal <sig_stbs_asserted<3:0>>
    Summary:
	inferred   1 RAM(s).
Unit <axi_master_burst_stbs_set> synthesized.

Synthesizing Unit <axi_master_burst_rd_wr_cntlr>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd".
        C_RDWR_ARID = 0
        C_RDWR_ID_WIDTH = 4
        C_RDWR_ADDR_WIDTH = 32
        C_RDWR_MDATA_WIDTH = 32
        C_RDWR_SDATA_WIDTH = 32
        C_RDWR_MAX_BURST_LEN = 16
        C_RDWR_BTT_USED = 12
        C_RDWR_ADDR_PIPE_DEPTH = 1
        C_RDWR_PCC_CMD_WIDTH = 68
        C_RDWR_STATUS_WIDTH = 8
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_tag> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_src_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_dre_dest_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_btt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_valid> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_drr> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_eof> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_cmd_cmplt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1044: Output port <mstr2dre_calc_error> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1168: Output port <addr2rst_stop_cmplt> of the instance <I_ADDR_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2rst_stop_cmplt> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <mm2s_dre_flush> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1245: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_wr_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2rst_stop_cmplt> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <s2mm_ld_nxt_len> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2addr_data_rdy> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_tlast_error> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1449: Output port <data2all_dcntlr_halted> of the instance <I_WR_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" line 1544: Output port <wsc2rst_stop_cmplt> of the instance <I_WR_STATUS_CNTLR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_doing_write_reg>.
    Found 1-bit register for signal <sig_doing_read_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <axi_master_burst_rd_wr_cntlr> synthesized.

Synthesizing Unit <axi_master_burst_pcc>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd".
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 12
        C_SUPPORT_INDET_BTT = 0
WARNING:Xst:647 - Input <cmd2mstr_command<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_calc_error_pushed>.
    Found 2-bit register for signal <sig_strbgen_addr_reg>.
    Found 3-bit register for signal <sig_strbgen_bytes_reg>.
    Found 2-bit register for signal <sig_finish_addr_offset_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_imreg>.
    Found 4-bit register for signal <sig_xfer_end_strb_imreg>.
    Found 1-bit register for signal <sig_xfer_len_eq_0_reg>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 6-bit register for signal <sig_xfer_dsa_reg>.
    Found 1-bit register for signal <sig_xfer_drr_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_reg>.
    Found 4-bit register for signal <sig_xfer_end_strb_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 12-bit register for signal <sig_xfer_btt_reg>.
    Found 1-bit register for signal <sig_xfer_dre_eof_reg>.
    Found 1-bit register for signal <sig_xfer_reg_empty>.
    Found 12-bit register for signal <sig_btt_cntr>.
    Found 16-bit register for signal <sig_addr_cntr_incr_imreg>.
    Found 16-bit register for signal <sig_predict_addr_lsh_imreg>.
    Found 16-bit register for signal <sig_adjusted_addr_incr_reg>.
    Found 16-bit register for signal <sig_addr_cntr_lsh>.
    Found 16-bit register for signal <sig_addr_cntr_msh>.
    Found 1-bit register for signal <sig_first_xfer>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 1-bit register for signal <sig_clr_cmd2dre_valid>.
    Found 3-bit register for signal <sig_pcc_sm_state>.
    Found 1-bit register for signal <sig_sm_halt_reg>.
    Found 1-bit register for signal <sig_sm_pop_input_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc1_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc2_reg>.
    Found 1-bit register for signal <sig_ld_xfer_reg>.
    Found 1-bit register for signal <sig_parent_done>.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found finite state machine <FSM_1> for signal <sig_pcc_sm_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | mmap_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sig_adjusted_addr_incr> created at line 1195.
    Found 16-bit adder for signal <sig_predict_addr_lsh> created at line 1342.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im> created at line 1379.
    Found 16-bit adder for signal <sig_addr_cntr_msh[15]_GND_36_o_add_107_OUT> created at line 1544.
    Found 12-bit subtractor for signal <GND_36_o_GND_36_o_sub_64_OUT<11:0>> created at line 1147.
    Found 16-bit subtractor for signal <sig_byte_change_minus1> created at line 585.
    Found 16-bit subtractor for signal <sig_bytes_to_mbaa> created at line 609.
    Found 16-bit comparator lessequal for signal <n0191> created at line 1271
    Found 16-bit comparator greater for signal <GND_36_o_sig_bytes_to_mbaa[15]_LessThan_87_o> created at line 1318
    Found 16-bit comparator equal for signal <GND_36_o_sig_bytes_to_mbaa[15]_equal_88_o> created at line 1325
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 212 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_master_burst_pcc> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 0
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 3
    Found 5-bit adder for signal <GEN_OFFSET_MODE.sig_end_addr_us> created at line 172.
    Found 5-bit subtractor for signal <GEN_OFFSET_MODE.sig_incr_offset_bytes_us> created at line 152.
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_strt_addr_int[31]_GND_37_o_LessThan_8_o> created at line 202
    Found 32-bit comparator greater for signal <GEN_OFFSET_MODE.sig_end_addr_int[31]_GND_37_o_LessThan_10_o> created at line 217
    Found 32-bit comparator lessequal for signal <n0011> created at line 232
    Found 32-bit comparator lessequal for signal <n0013> created at line 233
    Found 32-bit comparator lessequal for signal <n0016> created at line 232
    Found 32-bit comparator lessequal for signal <n0018> created at line 233
    Found 32-bit comparator lessequal for signal <n0021> created at line 232
    Found 32-bit comparator lessequal for signal <n0023> created at line 233
    Found 32-bit comparator lessequal for signal <n0026> created at line 232
    Found 32-bit comparator lessequal for signal <n0028> created at line 233
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_master_burst_strb_gen_1> synthesized.

Synthesizing Unit <axi_master_burst_strb_gen_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd".
        C_ADDR_MODE = 1
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 2
    Found 2-bit subtractor for signal <GEN_ADDR_MODE.sig_end_addr_us> created at line 287.
    Found 32-bit comparator greater for signal <GEN_ADDR_MODE.sig_end_addr_int[31]_GND_92_o_LessThan_10_o> created at line 353
    Found 32-bit comparator lessequal for signal <n0011> created at line 369
    Found 32-bit comparator lessequal for signal <n0013> created at line 370
    Found 32-bit comparator lessequal for signal <n0016> created at line 369
    Found 32-bit comparator lessequal for signal <n0018> created at line 370
    Found 32-bit comparator lessequal for signal <n0021> created at line 369
    Found 32-bit comparator lessequal for signal <n0023> created at line 370
    Found 32-bit comparator lessequal for signal <n0026> created at line 369
    Found 32-bit comparator lessequal for signal <n0028> created at line 370
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_strb_gen_2> synthesized.

Synthesizing Unit <axi_master_burst_addr_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 1
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_rd_addr_valid_reg>.
    Found 1-bit register for signal <sig_wr_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_master_burst_addr_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rddata_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_23_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_157_o_add_30_OUT> created at line 1151.
    Found 3-bit subtractor for signal <GND_157_o_GND_157_o_sub_32_OUT<2:0>> created at line 1157.
    Found 8-bit subtractor for signal <GND_157_o_GND_157_o_sub_41_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_rddata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_rdmux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <mstr2data_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_rdmux> synthesized.

Synthesizing Unit <axi_master_burst_rd_status_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd".
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <calc2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rd_sts_interr_reg>.
    Found 1-bit register for signal <sig_rd_sts_decerr_reg>.
    Found 1-bit register for signal <sig_rd_sts_slverr_reg>.
    Found 1-bit register for signal <sig_rd_sts_okay_reg>.
    Found 1-bit register for signal <sig_rd_sts_reg_full>.
    Found 1-bit register for signal <sig_rd_sts_reg_empty>.
    Found 4-bit register for signal <sig_rd_sts_tag_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <axi_master_burst_rd_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_skid_buf>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd".
        C_WDATA_WIDTH = 32
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid_buf> synthesized.

Synthesizing Unit <axi_master_burst_wrdata_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd".
        C_REALIGNER_INCLUDED = 0
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 12
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 1
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <s2mm_strm_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_stbs_asserted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <realign2wdc_eop_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mstr2data_drr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 1-bit register for signal <sig_tlast_error_reg>.
    Found 1-bit register for signal <sig_tlast_err_stop>.
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 1-bit register for signal <sig_push_err2wsc>.
    Found 1-bit register for signal <sig_push_to_wsc>.
    Found 4-bit register for signal <sig_data2wsc_tag>.
    Found 1-bit register for signal <sig_data2wsc_calc_err>.
    Found 1-bit register for signal <sig_data2wsc_last_err>.
    Found 1-bit register for signal <sig_data2wsc_cmd_cmplt>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 1-bit register for signal <sig_s2mm_ld_nxt_len>.
    Found 8-bit register for signal <sig_s2mm_wr_len>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_33_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wr_xfer_cmplt>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_161_o_add_41_OUT> created at line 1844.
    Found 3-bit subtractor for signal <GND_161_o_GND_161_o_sub_43_OUT<2:0>> created at line 1850.
    Found 8-bit subtractor for signal <GND_161_o_GND_161_o_sub_52_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_master_burst_wrdata_cntl> synthesized.

Synthesizing Unit <axi_master_burst_wr_status_cntl>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd".
        C_ENABLE_STORE_FORWARD = 0
        C_SF_BYTES_RCVD_WIDTH = 12
        C_STS_FIFO_DEPTH = 3
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <data2wsc_bytes_rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calc2wsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2wsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data2wsc_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_wr_full> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 619: Output port <fifo_rd_empty> of the instance <I_WRESP_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_wr_full> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" line 835: Output port <fifo_rd_empty> of the instance <GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO> is unconnected or connected to loadless signal.
    Register <sig_halt_reg_dly1> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly2> equivalent to <sig_halt_reg> has been removed
    Register <sig_halt_reg_dly3> equivalent to <sig_halt_reg> has been removed
    Found 3-bit register for signal <sig_wdc_statcnt>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_coelsc_reg_empty>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_wdc_status_going_full>.
    Found 3-bit adder for signal <sig_wdc_statcnt[2]_GND_162_o_add_10_OUT> created at line 731.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_162_o_add_25_OUT> created at line 1306.
    Found 3-bit subtractor for signal <GND_162_o_GND_162_o_sub_12_OUT<2:0>> created at line 737.
    Found 3-bit subtractor for signal <GND_162_o_GND_162_o_sub_27_OUT<2:0>> created at line 1312.
    Found 3-bit comparator lessequal for signal <n0028> created at line 679
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <axi_master_burst_wr_status_cntl> synthesized.

Synthesizing Unit <axi_master_burst_fifo_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_1> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 2
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_1> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 2
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_master_burst_fifo_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd" line 518: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_master_burst_fifo_2> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 7
        C_DEPTH = 3
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 3
        C_DWIDTH = 7
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_master_burst_skid2mm_buf>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd".
        C_MDATA_WIDTH = 32
        C_SDATA_WIDTH = 32
        C_ADDR_LSB_WIDTH = 2
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_master_burst_skid2mm_buf> synthesized.

Synthesizing Unit <axi_master_burst_wr_demux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <debeat_saddr_lsb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_master_burst_wr_demux> synthesized.

Synthesizing Unit <axi_master_burst_rd_llink>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <rdllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstrd_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_stream_sof>.
    Found 1-bit register for signal <sig_allow_rd_requests>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 1-bit register for signal <sig_rd_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_rd_llink> synthesized.

Synthesizing Unit <axi_master_burst_wr_llink>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd".
        C_NATIVE_DWIDTH = 32
WARNING:Xst:647 - Input <ip2bus_mstwr_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_addr_req_posted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrllink_xfer_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ip2bus_mstwr_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_allow_wr_requests>.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 1-bit register for signal <sig_wr_dsc_in_prog>.
    Found 1-bit register for signal <sig_assert_discontinue>.
    Found 1-bit register for signal <sig_llink_busy>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_master_burst_wr_llink> synthesized.

Synthesizing Unit <soft_reset>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd".
        C_SIPIF_DWIDTH = 32
        C_RESET_WIDTH = 8
WARNING:Xst:647 - Input <Bus2IP_Data<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_trig>.
    Found 1-bit register for signal <sw_rst_cond_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <soft_reset> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        DEBUG_EN = 0
        COLORDEPTH = 16
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C_MST_NATIVE_DATA_WIDTH = 32
        C_LENGTH_WIDTH = 12
        C_MST_AWIDTH = 32
        C_NUM_REG = 9
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <bus2ip_mstrd_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mst_rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mstrd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2ip_mstrd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 969: Output port <Data_Out> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 969: Output port <Addr> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 969: Output port <FIFO_Empty> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 969: Output port <FIFO_Full> of the instance <DATA_CAPTURE_FIFO_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 1017: Output port <LED_O> of the instance <Inst_VmodCAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 1071: Output port <full> of the instance <CAMB_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/user_logic.vhd" line 1071: Output port <empty> of the instance <CAMB_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <slv_reg1>.
    Found 32-bit register for signal <slv_reg2>.
    Found 32-bit register for signal <slv_reg3>.
    Found 32-bit register for signal <slv_reg4>.
    Found 8-bit register for signal <mst_reg<0>>.
    Found 8-bit register for signal <mst_reg<1>>.
    Found 8-bit register for signal <mst_reg<2>>.
    Found 8-bit register for signal <mst_reg<3>>.
    Found 8-bit register for signal <mst_reg<4>>.
    Found 8-bit register for signal <mst_reg<5>>.
    Found 8-bit register for signal <mst_reg<6>>.
    Found 8-bit register for signal <mst_reg<7>>.
    Found 8-bit register for signal <mst_reg<8>>.
    Found 8-bit register for signal <mst_reg<9>>.
    Found 8-bit register for signal <mst_reg<10>>.
    Found 8-bit register for signal <mst_reg<11>>.
    Found 8-bit register for signal <mst_reg<12>>.
    Found 8-bit register for signal <mst_reg<13>>.
    Found 8-bit register for signal <mst_reg<14>>.
    Found 1-bit register for signal <mst_go>.
    Found 2-bit register for signal <mst_cmd_sm_state>.
    Found 1-bit register for signal <mst_cmd_sm_clr_go>.
    Found 1-bit register for signal <mst_cmd_sm_wr_req>.
    Found 32-bit register for signal <mst_cmd_sm_ip2bus_addr>.
    Found 4-bit register for signal <mst_cmd_sm_ip2bus_be>.
    Found 1-bit register for signal <mst_cmd_sm_xfer_type>.
    Found 12-bit register for signal <mst_cmd_sm_xfer_length>.
    Found 1-bit register for signal <mst_cmd_sm_set_done>.
    Found 1-bit register for signal <mst_cmd_sm_set_error>.
    Found 1-bit register for signal <mst_cmd_sm_set_timeout>.
    Found 1-bit register for signal <mst_cmd_sm_busy>.
    Found 1-bit register for signal <mst_cmd_sm_start_wr_llink>.
    Found 1-bit register for signal <mst_llrd_sm_state>.
    Found 1-bit register for signal <mst_llrd_sm_dst_rdy>.
    Found 3-bit register for signal <mst_llwr_sm_state>.
    Found 1-bit register for signal <mst_llwr_sm_src_rdy>.
    Found 1-bit register for signal <mst_llwr_sm_sof>.
    Found 1-bit register for signal <mst_llwr_sm_eof>.
    Found 32-bit register for signal <mst_llwr_byte_cnt>.
    Found 1-bit register for signal <p1_wr_en>.
    Found 1-bit register for signal <pa_wr_data_sel>.
    Found 1-bit register for signal <p1_wr_data<15>>.
    Found 1-bit register for signal <p1_wr_data<14>>.
    Found 1-bit register for signal <p1_wr_data<13>>.
    Found 1-bit register for signal <p1_wr_data<12>>.
    Found 1-bit register for signal <p1_wr_data<11>>.
    Found 1-bit register for signal <p1_wr_data<10>>.
    Found 1-bit register for signal <p1_wr_data<9>>.
    Found 1-bit register for signal <p1_wr_data<8>>.
    Found 1-bit register for signal <p1_wr_data<7>>.
    Found 1-bit register for signal <p1_wr_data<6>>.
    Found 1-bit register for signal <p1_wr_data<5>>.
    Found 1-bit register for signal <p1_wr_data<4>>.
    Found 1-bit register for signal <p1_wr_data<3>>.
    Found 1-bit register for signal <p1_wr_data<2>>.
    Found 1-bit register for signal <p1_wr_data<1>>.
    Found 1-bit register for signal <p1_wr_data<0>>.
    Found 1-bit register for signal <p2_wr_en>.
    Found 1-bit register for signal <pb_wr_data_sel>.
    Found 1-bit register for signal <p2_wr_data<15>>.
    Found 1-bit register for signal <p2_wr_data<14>>.
    Found 1-bit register for signal <p2_wr_data<13>>.
    Found 1-bit register for signal <p2_wr_data<12>>.
    Found 1-bit register for signal <p2_wr_data<11>>.
    Found 1-bit register for signal <p2_wr_data<10>>.
    Found 1-bit register for signal <p2_wr_data<9>>.
    Found 1-bit register for signal <p2_wr_data<8>>.
    Found 1-bit register for signal <p2_wr_data<7>>.
    Found 1-bit register for signal <p2_wr_data<6>>.
    Found 1-bit register for signal <p2_wr_data<5>>.
    Found 1-bit register for signal <p2_wr_data<4>>.
    Found 1-bit register for signal <p2_wr_data<3>>.
    Found 1-bit register for signal <p2_wr_data<2>>.
    Found 1-bit register for signal <p2_wr_data<1>>.
    Found 1-bit register for signal <p2_wr_data<0>>.
    Found 3-bit register for signal <cama_sm_state>.
    Found 1-bit register for signal <mst_cntl_wr_req>.
    Found 32-bit register for signal <pa_wr_addr>.
    Found 32-bit register for signal <pb_wr_addr>.
    Found 1-bit register for signal <p1_en>.
    Found 1-bit register for signal <p2_en>.
    Found 32-bit register for signal <slv_reg0>.
    Found finite state machine <FSM_2> for signal <mst_cmd_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | cmd_idle                                       |
    | Power Up State     | cmd_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cama_sm_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | cam_idle                                       |
    | Power Up State     | cam_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State llwr_sngl_init is never reached in FSM <mst_llwr_sm_state>.
INFO:Xst:1799 - State llwr_sngl is never reached in FSM <mst_llwr_sm_state>.
    Found finite state machine <FSM_3> for signal <mst_llwr_sm_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | llwr_idle                                      |
    | Power Up State     | llwr_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <n0857> created at line 919.
    Found 32-bit adder for signal <pa_wr_addr[31]_GND_182_o_add_166_OUT> created at line 1179.
    Found 32-bit adder for signal <pb_wr_addr[31]_GND_182_o_add_172_OUT> created at line 1199.
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_182_o_Mux_84_o> created at line 702.
    Found 1-bit 4-to-1 multiplexer for signal <mst_cmd_sm_state[1]_GND_182_o_Mux_85_o> created at line 702.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_p1_wr_en_MUX_1166_o> created at line 1000.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_mst_cntl_wr_req_MUX_1179_o> created at line 1000.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_pa_wr_data_sel_MUX_1192_o> created at line 1000.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_bus2ip_mst_cmdack_MUX_1205_o> created at line 1000.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_p1_wr_empty_MUX_1218_o> created at line 1000.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_p1_fifo_full_MUX_1231_o> created at line 1000.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_p1_wr_data[1]_MUX_1244_o> created at line 1000.
    Found 1-bit 13-to-1 multiplexer for signal <LED_O[7]_p1_wr_data[0]_MUX_1257_o> created at line 1000.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_O<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <n0377> created at line 919
    Found 11-bit comparator lessequal for signal <n0690> created at line 1151
    Found 11-bit comparator lessequal for signal <n0692> created at line 1151
    Found 11-bit comparator greater for signal <p2_rd_data_count[10]_p1_rd_data_count[10]_LessThan_162_o> created at line 1152
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_reset<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_rd_req<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_bus_lock<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    WARNING:Xst:2404 -  FFs/Latches <mst_cmd_sm_start_rd_llink<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 477 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   4 Comparator(s).
	inferred 244 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <user_logic> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 32
        C_DEPTH = 128
        C_FAMILY = "nofamily"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <srl_fifo_rbu_f_3> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 8
        C_FAMILY = "nofamily"
    Found 8-bit register for signal <cnt_i>.
    Found 8-bit adder for signal <n0026> created at line 261.
    Found 8-bit adder for signal <cnt_i_p1> created at line 261.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <cntr_incr_decr_addn_f_2> synthesized.

Synthesizing Unit <dynshreg_f_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 128
        C_DWIDTH = 32
        C_FAMILY = "nofamily"
    Found 32-bit register for signal <INFERRED_GEN.data<1>>.
    Found 32-bit register for signal <INFERRED_GEN.data<2>>.
    Found 32-bit register for signal <INFERRED_GEN.data<3>>.
    Found 32-bit register for signal <INFERRED_GEN.data<4>>.
    Found 32-bit register for signal <INFERRED_GEN.data<5>>.
    Found 32-bit register for signal <INFERRED_GEN.data<6>>.
    Found 32-bit register for signal <INFERRED_GEN.data<7>>.
    Found 32-bit register for signal <INFERRED_GEN.data<8>>.
    Found 32-bit register for signal <INFERRED_GEN.data<9>>.
    Found 32-bit register for signal <INFERRED_GEN.data<10>>.
    Found 32-bit register for signal <INFERRED_GEN.data<11>>.
    Found 32-bit register for signal <INFERRED_GEN.data<12>>.
    Found 32-bit register for signal <INFERRED_GEN.data<13>>.
    Found 32-bit register for signal <INFERRED_GEN.data<14>>.
    Found 32-bit register for signal <INFERRED_GEN.data<15>>.
    Found 32-bit register for signal <INFERRED_GEN.data<16>>.
    Found 32-bit register for signal <INFERRED_GEN.data<17>>.
    Found 32-bit register for signal <INFERRED_GEN.data<18>>.
    Found 32-bit register for signal <INFERRED_GEN.data<19>>.
    Found 32-bit register for signal <INFERRED_GEN.data<20>>.
    Found 32-bit register for signal <INFERRED_GEN.data<21>>.
    Found 32-bit register for signal <INFERRED_GEN.data<22>>.
    Found 32-bit register for signal <INFERRED_GEN.data<23>>.
    Found 32-bit register for signal <INFERRED_GEN.data<24>>.
    Found 32-bit register for signal <INFERRED_GEN.data<25>>.
    Found 32-bit register for signal <INFERRED_GEN.data<26>>.
    Found 32-bit register for signal <INFERRED_GEN.data<27>>.
    Found 32-bit register for signal <INFERRED_GEN.data<28>>.
    Found 32-bit register for signal <INFERRED_GEN.data<29>>.
    Found 32-bit register for signal <INFERRED_GEN.data<30>>.
    Found 32-bit register for signal <INFERRED_GEN.data<31>>.
    Found 32-bit register for signal <INFERRED_GEN.data<32>>.
    Found 32-bit register for signal <INFERRED_GEN.data<33>>.
    Found 32-bit register for signal <INFERRED_GEN.data<34>>.
    Found 32-bit register for signal <INFERRED_GEN.data<35>>.
    Found 32-bit register for signal <INFERRED_GEN.data<36>>.
    Found 32-bit register for signal <INFERRED_GEN.data<37>>.
    Found 32-bit register for signal <INFERRED_GEN.data<38>>.
    Found 32-bit register for signal <INFERRED_GEN.data<39>>.
    Found 32-bit register for signal <INFERRED_GEN.data<40>>.
    Found 32-bit register for signal <INFERRED_GEN.data<41>>.
    Found 32-bit register for signal <INFERRED_GEN.data<42>>.
    Found 32-bit register for signal <INFERRED_GEN.data<43>>.
    Found 32-bit register for signal <INFERRED_GEN.data<44>>.
    Found 32-bit register for signal <INFERRED_GEN.data<45>>.
    Found 32-bit register for signal <INFERRED_GEN.data<46>>.
    Found 32-bit register for signal <INFERRED_GEN.data<47>>.
    Found 32-bit register for signal <INFERRED_GEN.data<48>>.
    Found 32-bit register for signal <INFERRED_GEN.data<49>>.
    Found 32-bit register for signal <INFERRED_GEN.data<50>>.
    Found 32-bit register for signal <INFERRED_GEN.data<51>>.
    Found 32-bit register for signal <INFERRED_GEN.data<52>>.
    Found 32-bit register for signal <INFERRED_GEN.data<53>>.
    Found 32-bit register for signal <INFERRED_GEN.data<54>>.
    Found 32-bit register for signal <INFERRED_GEN.data<55>>.
    Found 32-bit register for signal <INFERRED_GEN.data<56>>.
    Found 32-bit register for signal <INFERRED_GEN.data<57>>.
    Found 32-bit register for signal <INFERRED_GEN.data<58>>.
    Found 32-bit register for signal <INFERRED_GEN.data<59>>.
    Found 32-bit register for signal <INFERRED_GEN.data<60>>.
    Found 32-bit register for signal <INFERRED_GEN.data<61>>.
    Found 32-bit register for signal <INFERRED_GEN.data<62>>.
    Found 32-bit register for signal <INFERRED_GEN.data<63>>.
    Found 32-bit register for signal <INFERRED_GEN.data<64>>.
    Found 32-bit register for signal <INFERRED_GEN.data<65>>.
    Found 32-bit register for signal <INFERRED_GEN.data<66>>.
    Found 32-bit register for signal <INFERRED_GEN.data<67>>.
    Found 32-bit register for signal <INFERRED_GEN.data<68>>.
    Found 32-bit register for signal <INFERRED_GEN.data<69>>.
    Found 32-bit register for signal <INFERRED_GEN.data<70>>.
    Found 32-bit register for signal <INFERRED_GEN.data<71>>.
    Found 32-bit register for signal <INFERRED_GEN.data<72>>.
    Found 32-bit register for signal <INFERRED_GEN.data<73>>.
    Found 32-bit register for signal <INFERRED_GEN.data<74>>.
    Found 32-bit register for signal <INFERRED_GEN.data<75>>.
    Found 32-bit register for signal <INFERRED_GEN.data<76>>.
    Found 32-bit register for signal <INFERRED_GEN.data<77>>.
    Found 32-bit register for signal <INFERRED_GEN.data<78>>.
    Found 32-bit register for signal <INFERRED_GEN.data<79>>.
    Found 32-bit register for signal <INFERRED_GEN.data<80>>.
    Found 32-bit register for signal <INFERRED_GEN.data<81>>.
    Found 32-bit register for signal <INFERRED_GEN.data<82>>.
    Found 32-bit register for signal <INFERRED_GEN.data<83>>.
    Found 32-bit register for signal <INFERRED_GEN.data<84>>.
    Found 32-bit register for signal <INFERRED_GEN.data<85>>.
    Found 32-bit register for signal <INFERRED_GEN.data<86>>.
    Found 32-bit register for signal <INFERRED_GEN.data<87>>.
    Found 32-bit register for signal <INFERRED_GEN.data<88>>.
    Found 32-bit register for signal <INFERRED_GEN.data<89>>.
    Found 32-bit register for signal <INFERRED_GEN.data<90>>.
    Found 32-bit register for signal <INFERRED_GEN.data<91>>.
    Found 32-bit register for signal <INFERRED_GEN.data<92>>.
    Found 32-bit register for signal <INFERRED_GEN.data<93>>.
    Found 32-bit register for signal <INFERRED_GEN.data<94>>.
    Found 32-bit register for signal <INFERRED_GEN.data<95>>.
    Found 32-bit register for signal <INFERRED_GEN.data<96>>.
    Found 32-bit register for signal <INFERRED_GEN.data<97>>.
    Found 32-bit register for signal <INFERRED_GEN.data<98>>.
    Found 32-bit register for signal <INFERRED_GEN.data<99>>.
    Found 32-bit register for signal <INFERRED_GEN.data<100>>.
    Found 32-bit register for signal <INFERRED_GEN.data<101>>.
    Found 32-bit register for signal <INFERRED_GEN.data<102>>.
    Found 32-bit register for signal <INFERRED_GEN.data<103>>.
    Found 32-bit register for signal <INFERRED_GEN.data<104>>.
    Found 32-bit register for signal <INFERRED_GEN.data<105>>.
    Found 32-bit register for signal <INFERRED_GEN.data<106>>.
    Found 32-bit register for signal <INFERRED_GEN.data<107>>.
    Found 32-bit register for signal <INFERRED_GEN.data<108>>.
    Found 32-bit register for signal <INFERRED_GEN.data<109>>.
    Found 32-bit register for signal <INFERRED_GEN.data<110>>.
    Found 32-bit register for signal <INFERRED_GEN.data<111>>.
    Found 32-bit register for signal <INFERRED_GEN.data<112>>.
    Found 32-bit register for signal <INFERRED_GEN.data<113>>.
    Found 32-bit register for signal <INFERRED_GEN.data<114>>.
    Found 32-bit register for signal <INFERRED_GEN.data<115>>.
    Found 32-bit register for signal <INFERRED_GEN.data<116>>.
    Found 32-bit register for signal <INFERRED_GEN.data<117>>.
    Found 32-bit register for signal <INFERRED_GEN.data<118>>.
    Found 32-bit register for signal <INFERRED_GEN.data<119>>.
    Found 32-bit register for signal <INFERRED_GEN.data<120>>.
    Found 32-bit register for signal <INFERRED_GEN.data<121>>.
    Found 32-bit register for signal <INFERRED_GEN.data<122>>.
    Found 32-bit register for signal <INFERRED_GEN.data<123>>.
    Found 32-bit register for signal <INFERRED_GEN.data<124>>.
    Found 32-bit register for signal <INFERRED_GEN.data<125>>.
    Found 32-bit register for signal <INFERRED_GEN.data<126>>.
    Found 32-bit register for signal <INFERRED_GEN.data<127>>.
    Found 32-bit register for signal <INFERRED_GEN.data<0>>.
INFO:Xst:3019 - HDL ADVISOR - 4096 flip-flops were inferred for signal <INFERRED_GEN.data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 128-to-1 multiplexer for signal <Dout> created at line 367.
    Summary:
	inferred 4096 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dynshreg_f_3> synthesized.

Synthesizing Unit <VmodCAM_Ref>.
    Related source file is "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/VmodCAM_Ref.vhd".
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
        COLORDEPTH = 16
    Set property "S = TRUE" for signal <CAMA_D_I<7>>.
    Set property "S = TRUE" for signal <CAMA_D_I<6>>.
    Set property "S = TRUE" for signal <CAMA_D_I<5>>.
    Set property "S = TRUE" for signal <CAMA_D_I<4>>.
    Set property "S = TRUE" for signal <CAMA_D_I<3>>.
    Set property "S = TRUE" for signal <CAMA_D_I<2>>.
    Set property "S = TRUE" for signal <CAMA_D_I<1>>.
    Set property "S = TRUE" for signal <CAMA_D_I<0>>.
    Set property "S = TRUE" for signal <CAMB_D_I<7>>.
    Set property "S = TRUE" for signal <CAMB_D_I<6>>.
    Set property "S = TRUE" for signal <CAMB_D_I<5>>.
    Set property "S = TRUE" for signal <CAMB_D_I<4>>.
    Set property "S = TRUE" for signal <CAMB_D_I<3>>.
    Set property "S = TRUE" for signal <CAMB_D_I<2>>.
    Set property "S = TRUE" for signal <CAMB_D_I<1>>.
    Set property "S = TRUE" for signal <CAMB_D_I<0>>.
    Set property "S = TRUE" for signal <CAMA_PCLK_I>.
    Set property "S = TRUE" for signal <CAMA_LV_I>.
    Set property "S = TRUE" for signal <CAMA_FV_I>.
    Set property "S = TRUE" for signal <CAMB_PCLK_I>.
    Set property "S = TRUE" for signal <CAMB_LV_I>.
    Set property "S = TRUE" for signal <CAMB_FV_I>.
    Set property "S = TRUE" for signal <dummy_t>.
    Set property "S = TRUE" for signal <CAMA_SDA_I>.
    Set property "S = TRUE" for signal <CAMA_SDA_O>.
    Set property "S = TRUE" for signal <CAMA_SDA_T>.
    Set property "S = TRUE" for signal <CAMA_SCL_I>.
    Set property "S = TRUE" for signal <CAMA_SCL_O>.
    Set property "S = TRUE" for signal <CAMA_SCL_T>.
    Set property "S = TRUE" for signal <CAMB_SDA_I>.
    Set property "S = TRUE" for signal <CAMB_SDA_O>.
    Set property "S = TRUE" for signal <CAMB_SDA_T>.
    Set property "S = TRUE" for signal <CAMB_SCL_I>.
    Set property "S = TRUE" for signal <CAMB_SCL_O>.
    Set property "S = TRUE" for signal <CAMB_SCL_T>.
WARNING:Xst:647 - Input <SW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <LED_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal CAMA_D_I<7> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - S property attached to signal CAMB_D_I<7> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <VmodCAM_Ref> synthesized.

Synthesizing Unit <CamCtl>.
    Related source file is "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/CamCtl.vhd".
    Set property "buffer_type = BUFG" for signal <PCLK_I>.
WARNING:Xst:647 - Input <FV_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/CamCtl.vhd" line 272: Output port <ERRTYPE_O> of the instance <Inst_TWICtl> is unconnected or connected to loadless signal.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <CamInitRAM>, simulation mismatch.
    Found 26x33-bit single-port RAM <Mram_CamInitRAM> for signal <CamInitRAM>.
    Found 1-bit register for signal <DV_O>.
    Found 1-bit register for signal <intRst>.
    Found 22-bit register for signal <rstCnt>.
    Found 1-bit register for signal <VDDEN_O>.
    Found 1-bit register for signal <cam_data_sel>.
    Found 16-bit register for signal <D_O>.
    Found 5-bit register for signal <initA>.
    Found 15-bit register for signal <waitCnt>.
    Found 8-bit register for signal <regData1>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <RST_O>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | intRst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <rstCnt[21]_GND_205_o_add_5_OUT> created at line 229.
    Found 5-bit adder for signal <initA[4]_GND_205_o_add_20_OUT> created at line 315.
    Found 15-bit subtractor for signal <GND_205_o_GND_205_o_sub_25_OUT<14:0>> created at line 326.
    Found 8-bit 4-to-1 multiplexer for signal <twiDi> created at line 172.
    Found 22-bit comparator greater for signal <rstCnt[21]_PWR_82_o_LessThan_5_o> created at line 227
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CamCtl> synthesized.

Synthesizing Unit <LocalRst>.
    Related source file is "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/LocalRst.vhd".
        RESET_PERIOD = 4
    Found 1-bit register for signal <RstQ<2>>.
    Found 1-bit register for signal <RstQ<3>>.
    Found 1-bit register for signal <RstQ<4>>.
    Found 1-bit register for signal <RstQ<1>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <LocalRst> synthesized.

Synthesizing Unit <TWICtl>.
    Related source file is "C:/Users/tariqmuh/Documents/GitHub/XPS_VmodCam/IP1_VideoIn/pcores/vmodcam_v1_00_a/hdl/vhdl/TWICtl.vhd".
        CLOCKFREQ = 24
    Set property "fsm_encoding = gray" for signal <state>.
WARNING:Xst:2935 - Signal 'ERRTYPE_O', unconnected in block 'TWICtl', is tied to its initial value (0).
    Found 1-bit register for signal <ddSda>.
    Found 1-bit register for signal <dScl>.
    Found 2-bit register for signal <busState>.
    Found 6-bit register for signal <busFreeCnt>.
    Found 1-bit register for signal <int_Rst>.
    Found 6-bit register for signal <sclCnt>.
    Found 8-bit register for signal <dataByte>.
    Found 3-bit register for signal <bitCount>.
    Found 1-bit register for signal <addrNData>.
    Found 8-bit register for signal <currAddr>.
    Found 2-bit register for signal <subState>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <rSda>.
    Found 1-bit register for signal <rScl>.
    Found 1-bit register for signal <DONE_O>.
    Found 1-bit register for signal <ERR_O>.
    Found 1-bit register for signal <dSda>.
INFO:Xst:1799 - State sterror is never reached in FSM <state>.
INFO:Xst:1799 - State ststoperror is never reached in FSM <state>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 62                                             |
    | Inputs             | 16                                             |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | stidle                                         |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <subState[1]_GND_212_o_add_36_OUT> created at line 304.
    Found 6-bit subtractor for signal <GND_212_o_GND_212_o_sub_6_OUT<5:0>> created at line 190.
    Found 6-bit subtractor for signal <GND_212_o_GND_212_o_sub_13_OUT<5:0>> created at line 230.
    Found 3-bit subtractor for signal <GND_212_o_GND_212_o_sub_24_OUT<2:0>> created at line 268.
    Found 8-bit comparator not equal for signal <n0133> created at line 511
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  46 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TWICtl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x4-bit single-port Read Only RAM                   : 1
 26x33-bit single-port RAM                             : 2
# Adders/Subtractors                                   : 35
 12-bit subtractor                                     : 1
 15-bit subtractor                                     : 2
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 22-bit adder                                          : 2
 3-bit addsub                                          : 4
 3-bit subtractor                                      : 2
 32-bit adder                                          : 2
 33-bit subtractor                                     : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 4
 8-bit subtractor                                      : 2
# Registers                                            : 385
 1-bit register                                        : 269
 12-bit register                                       : 4
 15-bit register                                       : 2
 16-bit register                                       : 7
 2-bit register                                        : 11
 22-bit register                                       : 2
 3-bit register                                        : 9
 32-bit register                                       : 19
 4-bit register                                        : 28
 5-bit register                                        : 2
 6-bit register                                        : 6
 8-bit register                                        : 26
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 33
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 441
 1-bit 13-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 353
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 4
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 41
 4-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 9
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <mst_reg_1<7:4>> (without init value) have a constant value of 0 in block <user_logic>.

Synthesizing (advanced) Unit <CamCtl>.
The following registers are absorbed into counter <waitCnt>: 1 register on signal <waitCnt>.
The following registers are absorbed into counter <rstCnt>: 1 register on signal <rstCnt>.
The following registers are absorbed into counter <initA>: 1 register on signal <initA>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CamInitRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 26-word x 33-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <initA>         |          |
    |     diA            | connected to signal <(_n0130<32:16>,regData1,twiDo)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CamCtl> synthesized (advanced).

Synthesizing (advanced) Unit <TWICtl>.
The following registers are absorbed into counter <busFreeCnt>: 1 register on signal <busFreeCnt>.
The following registers are absorbed into counter <sclCnt>: 1 register on signal <sclCnt>.
The following registers are absorbed into counter <subState>: 1 register on signal <subState>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <TWICtl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_cmd_status>.
The following registers are absorbed into counter <sig_tag_counter>: 1 register on signal <sig_tag_counter>.
Unit <axi_master_burst_cmd_status> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_pcc>.
The following registers are absorbed into accumulator <sig_btt_cntr>: 1 register on signal <sig_btt_cntr>.
The following registers are absorbed into counter <sig_addr_cntr_msh>: 1 register on signal <sig_addr_cntr_msh>.
Unit <axi_master_burst_pcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_rddata_cntl>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_rddata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_stbs_set>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_stbs_asserted<3:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0000",tstrb_in)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_stbs_asserted> |          |
    -----------------------------------------------------------------------
Unit <axi_master_burst_stbs_set> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wr_status_cntl>.
The following registers are absorbed into counter <sig_wdc_statcnt>: 1 register on signal <sig_wdc_statcnt>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
Unit <axi_master_burst_wr_status_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_master_burst_wrdata_cntl>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_master_burst_wrdata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_1> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_2> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_3> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_4> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_5> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_6> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_7> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_8> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_9> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_10> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_11> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_12> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_13> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_14> of sequential type is unconnected in block <axi_master_burst_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_reg_15> of sequential type is unconnected in block <axi_master_burst_pcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x4-bit single-port distributed Read Only RAM       : 1
 26x33-bit single-port distributed RAM                 : 2
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
# Counters                                             : 23
 15-bit down counter                                   : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 22-bit up counter                                     : 2
 3-bit down counter                                    : 2
 3-bit updown counter                                  : 4
 4-bit up counter                                      : 2
 5-bit up counter                                      : 2
 6-bit down counter                                    : 4
 8-bit down counter                                    : 2
# Accumulators                                         : 1
 12-bit down loadable accumulator                      : 1
# Registers                                            : 1335
 Flip-Flops                                            : 1335
# Comparators                                          : 33
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 603
 1-bit 13-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 533
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 36
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 9
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <address_decoder>: instances <MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I>, <MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I> of unit <pselect_f_1> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <mst_reg_2_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_2_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_reg_3_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_4> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_rddata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wrdata_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_halt_reg> has a constant value of 0 in block <axi_master_burst_wr_status_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch sig_axi_por_reg1 hinder the constant cleaning in the block axi_master_burst_reset.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <mst_llrd_sm_state> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <mst_llrd_sm_dst_rdy> 
INFO:Xst:2261 - The FF/Latch <mst_cmd_sm_ip2bus_be_0> in Unit <user_logic> is equivalent to the following 4 FFs/Latches, which will be removed : <mst_cmd_sm_ip2bus_be_1> <mst_cmd_sm_ip2bus_be_2> <mst_cmd_sm_ip2bus_be_3> <mst_cmd_sm_xfer_type> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_1> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_0> 
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_master_burst_rddata_cntl> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <currAddr_3> in Unit <TWICtl> is equivalent to the following 3 FFs/Latches, which will be removed : <currAddr_4> <currAddr_5> <currAddr_6> 
INFO:Xst:2261 - The FF/Latch <currAddr_1> in Unit <TWICtl> is equivalent to the following 2 FFs/Latches, which will be removed : <currAddr_2> <currAddr_7> 
INFO:Xst:2261 - The FF/Latch <ce_out_i_0> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_1> 
WARNING:Xst:1710 - FF/Latch <currAddr_1> (without init value) has a constant value of 0 in block <TWICtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <currAddr_3> (without init value) has a constant value of 1 in block <TWICtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_master_burst_rddata_cntl>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vmodcam_0/USER_LOGIC_I/FSM_2> on signal <mst_cmd_sm_state[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 cmd_idle          | 00
 cmd_run           | 01
 cmd_wait_for_data | 11
 cmd_done          | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vmodcam_0/USER_LOGIC_I/FSM_3> on signal <mst_llwr_sm_state[1:2]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 llwr_idle           | 00
 llwr_sngl_init      | unreached
 llwr_sngl           | unreached
 llwr_brst_init      | 01
 llwr_brst           | 10
 llwr_brst_last_beat | 11
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vmodcam_0/USER_LOGIC_I/FSM_4> on signal <cama_sm_state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 cam_idle  | 000
 cama_init | 001
 cama_go   | 010
 camb_init | 011
 camb_go   | 100
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/FSM_5> on signal <state[1:3]> with user encoding.
Optimizing FSM <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/FSM_5> on signal <state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 stregaddr1 | 000
 stregaddr2 | 001
 stdata1    | 010
 stdata2    | 011
 sterror    | 100
 stdone     | 101
 stidle     | 110
 stdelay    | 111
------------------------
Optimizing FSM <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/FSM_6> on signal <state[1:4]> with gray encoding.
Optimizing FSM <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_TWICtl/FSM_6> on signal <state[1:4]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 stidle       | 0000
 ststart      | 0001
 stread       | 1100
 stwrite      | 0011
 sterror      | unreached
 ststop       | 0100
 stsack       | 0101
 stmack       | 0110
 stmnackstop  | 0010
 stmnackstart | 0111
 ststoperror  | unreached
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/FSM_1> on signal <sig_pcc_sm_state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 000
 wait_for_cmd      | 001
 calc_1            | 010
 calc_2            | 011
 wait_on_xfer_push | 100
 chk_if_done       | 101
 error_trap        | 110
-------------------------------
WARNING:Xst:1293 - FF/Latch <mst_llwr_byte_cnt_1> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mst_llwr_byte_cnt_0> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pb_wr_addr_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pb_wr_addr_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pb_wr_addr_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pb_wr_addr_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pb_wr_addr_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pb_wr_addr_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pa_wr_addr_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pa_wr_addr_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pa_wr_addr_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pa_wr_addr_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pa_wr_addr_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pa_wr_addr_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_11> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_10> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_9> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_8> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_xfer_length_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mst_llrd_sm_state> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_ip2bus_addr_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_ip2bus_addr_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_ip2bus_addr_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_ip2bus_addr_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_ip2bus_addr_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mst_cmd_sm_ip2bus_addr_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_addr_cntr_incr_imreg_7> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_8> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_9> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_10> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_11> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_12> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_13> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_14> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_imreg_15> has a constant value of 0 in block <axi_master_burst_pcc>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <system_vmodcam_0_wrapper> ...

Optimizing unit <vmodcam> ...

Optimizing unit <user_logic> ...

Optimizing unit <VmodCAM_Ref> ...

Optimizing unit <CamCtl> ...

Optimizing unit <TWICtl> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <axi_master_burst_rd_wr_cntlr> ...

Optimizing unit <axi_master_burst_pcc> ...

Optimizing unit <axi_master_burst_strb_gen_1> ...

Optimizing unit <axi_master_burst_addr_cntl> ...

Optimizing unit <axi_master_burst_rddata_cntl> ...

Optimizing unit <axi_master_burst_rd_status_cntl> ...

Optimizing unit <axi_master_burst_skid_buf> ...

Optimizing unit <axi_master_burst_wrdata_cntl> ...

Optimizing unit <axi_master_burst_wr_status_cntl> ...

Optimizing unit <axi_master_burst_fifo_1> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <axi_master_burst_fifo_2> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_master_burst_skid2mm_buf> ...

Optimizing unit <axi_master_burst_reset> ...

Optimizing unit <axi_master_burst_cmd_status> ...

Optimizing unit <axi_master_burst_rd_llink> ...

Optimizing unit <axi_master_burst_wr_llink> ...

Optimizing unit <soft_reset> ...
WARNING:Xst:2716 - In unit system_vmodcam_0_wrapper, both signals vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMA_SDA_O and vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMA_SCL_O have a KEEP attribute, signal vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMA_SCL_O will be lost.
WARNING:Xst:2716 - In unit system_vmodcam_0_wrapper, both signals vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMB_SDA_O and vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMB_SCL_O have a KEEP attribute, signal vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMB_SCL_O will be lost.
WARNING:Xst:1710 - FF/Latch <vmodcam_0/USER_LOGIC_I/mst_cmd_sm_set_timeout> (without init value) has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_mvalid_stop_reg> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sready_stop_reg> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_stop_request> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_allow_rd_requests> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <vmodcam_0/USER_LOGIC_I/mst_llwr_sm_sof> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_11> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_10> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_9> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_8> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_7> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_6> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_5> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_4> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dre_eof_reg> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_drr_reg> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_drr_reg> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_first_dbeat> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_okay_reg> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_okay_reg> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_31> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_30> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_29> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_28> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_27> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_26> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_25> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_24> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_23> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_22> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_21> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_20> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_19> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_18> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_17> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_16> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_15> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_14> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_13> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_12> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_11> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_10> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_9> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_8> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_7> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_6> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_5> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_4> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_31> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_30> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_29> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_28> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_27> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_26> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_25> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_24> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_23> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_22> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_21> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_20> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_19> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_18> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_17> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_16> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_15> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_14> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_13> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_12> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_11> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_10> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_9> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_8> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_7> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_6> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_5> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_4> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ls_addr_cntr_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_wr_xfer_cmplt> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_7> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_6> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_5> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_4> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_s2mm_wr_len_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_3> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_2> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_1> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg_0> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_coelsc_okay_reg> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_stream_sof> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_eof_reg> is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_last_skid_reg> is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_last_reg_out> is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_rd_error_reg> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:2677 - Node <vmodcam_0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_rd_discontinue> of sequential type is unconnected in block <system_vmodcam_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_rd_addr_valid_reg> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_wdc_statcnt_2> has a constant value of 0 in block <system_vmodcam_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/VDDEN_O> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/VDDEN_O> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_reset_reg> in Unit <system_vmodcam_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_reset_reg> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstwr_req> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_full_reg> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/intRst> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/intRst> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_10> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_10> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_11> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_11> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_12> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_12> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_13> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_13> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_14> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_14> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_20> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_20> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_15> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_15> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_21> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_21> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_16> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_16> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_17> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_17> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_18> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_18> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_19> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_19> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_burst_reg_1> in Unit <system_vmodcam_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_2> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_size_reg_0> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_7> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_6> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_5> <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_len_reg_4> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_type_req> in Unit <system_vmodcam_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_3> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_2> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_1> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_be_0> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_LocalRst/RstQ_1> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_LocalRst/RstQ_1> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_LocalRst/RstQ_2> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_LocalRst/RstQ_2> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_LocalRst/RstQ_3> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_LocalRst/RstQ_3> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_0> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_0> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_LocalRst/RstQ_4> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_LocalRst/RstQ_4> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_1> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_1> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_2> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_2> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_3> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_3> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_4> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_4> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_5> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_5> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_6> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_6> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_7> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_7> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_8> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_8> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/rstCnt_9> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/rstCnt_9> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/RST_O> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/RST_O> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstrd_req> in Unit <system_vmodcam_0_wrapper> is equivalent to the following 17 FFs/Latches, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_11> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_10> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_9> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_8> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_7> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_5> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_4> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_3> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_2> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_1> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_0>
   <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_5> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_4> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_3> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_2> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_1> <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_addr_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vmodcam_0/USER_LOGIC_I/mst_cmd_sm_xfer_length_6> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/USER_LOGIC_I/mst_cmd_sm_ip2bus_be_0> 
INFO:Xst:2261 - The FF/Latch <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_type_req> in Unit <system_vmodcam_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mst_length_6> 
Found area constraint ratio of 100 (+ 0) on block system_vmodcam_0_wrapper, actual ratio is 8.
FlipFlop vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg has been replicated 1 time(s)
FlipFlop vmodcam_0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_doing_write_reg has been replicated 1 time(s)
FlipFlop vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_lsh_0 has been replicated 1 time(s)
FlipFlop vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_lsh_1 has been replicated 1 time(s)
FlipFlop vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_lsh_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_vmodcam_0_wrapper> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_LocalRst/RstQ_4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <system_vmodcam_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1223
 Flip-Flops                                            : 1223

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_vmodcam_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1852
#      GND                         : 1
#      INV                         : 61
#      LUT1                        : 84
#      LUT2                        : 112
#      LUT3                        : 194
#      LUT4                        : 227
#      LUT5                        : 268
#      LUT6                        : 486
#      MUXCY                       : 202
#      MUXCY_L                     : 6
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 200
# FlipFlops/Latches                : 1233
#      FD                          : 191
#      FDC                         : 2
#      FDE                         : 300
#      FDP                         : 4
#      FDR                         : 139
#      FDRE                        : 571
#      FDS                         : 10
#      FDSE                        : 6
#      LD                          : 8
#      ODDR2                       : 2
# RAMS                             : 66
#      RAM32X1S                    : 66
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 26
#      IOBUF                       : 26
# Others                           : 2
#      fifo                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1233  out of  54576     2%  
 Number of Slice LUTs:                 1507  out of  27288     5%  
    Number used as Logic:              1432  out of  27288     5%  
    Number used as Memory:               75  out of   6408     1%  
       Number used as RAM:               66
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1915
   Number with an unused Flip Flop:     682  out of   1915    35%  
   Number with an unused LUT:           408  out of   1915    21%  
   Number of fully used LUT-FF pairs:   825  out of   1915    43%  
   Number of unique control sets:        77

IO Utilization: 
 Number of IOs:                         391
 Number of bonded IOBs:                  26  out of    218    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+
Clock Signal                                                                                       | Clock buffer(FF name)                                                         | Load  |
---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+
S_AXI_ACLK                                                                                         | NONE(vmodcam_0/USER_LOGIC_I/cama_sm_state_FSM_FFd2)                           | 455   |
vmodcam_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_249_o(vmodcam_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_249_o1:O)| NONE(*)(vmodcam_0/USER_LOGIC_I/LED_O_6)                                       | 8     |
CAMB_PCLK_I                                                                                        | IBUF+BUFG                                                                     | 36    |
CAMA_PCLK_I                                                                                        | IBUF+BUFG                                                                     | 36    |
CamClk                                                                                             | NONE(vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_ODDR2_MCLK_FORWARD)| 241   |
CamClk_180                                                                                         | NONE(vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/Inst_ODDR2_MCLK_FORWARD)| 2     |
m_axi_aclk                                                                                         | NONE(vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_doing_read_reg)    | 532   |
---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.281ns (Maximum Frequency: 137.339MHz)
   Minimum input arrival time before clock: 5.344ns
   Maximum output required time after clock: 4.931ns
   Maximum combinational path delay: 2.383ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 6.699ns (frequency: 149.268MHz)
  Total number of paths / destination ports: 23006 / 936
-------------------------------------------------------------------------
Delay:               6.699ns (Levels of Logic = 6)
  Source:            vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6 (FF)
  Destination:       vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6 to vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            38   0.447   1.377  vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6 (vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6)
     LUT2:I1->O           14   0.205   1.186  vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<6>1 (vmodcam_0/ipif_Bus2IP_RdCE<3>)
     LUT6:I3->O            1   0.205   0.580  vmodcam_0/Mmux_ipif_IP2Bus_Data110 (vmodcam_0/Mmux_ipif_IP2Bus_Data1)
     LUT6:I5->O            1   0.205   0.580  vmodcam_0/Mmux_ipif_IP2Bus_Data112 (vmodcam_0/Mmux_ipif_IP2Bus_Data12)
     LUT6:I5->O            2   0.205   0.617  vmodcam_0/Mmux_ipif_IP2Bus_Data113 (vmodcam_0/Mmux_ipif_IP2Bus_Data13)
     LUT6:I5->O            1   0.205   0.580  vmodcam_0/Mmux_ipif_IP2Bus_Data115_SW0 (N249)
     LUT5:I4->O            1   0.205   0.000  vmodcam_0/Mmux_ipif_IP2Bus_Data115 (vmodcam_0/ipif_IP2Bus_Data<0>)
     FDRE:D                    0.102          vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0
    ----------------------------------------
    Total                      6.699ns (1.779ns logic, 4.920ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAMB_PCLK_I'
  Clock period: 2.857ns (frequency: 350.005MHz)
  Total number of paths / destination ports: 86 / 52
-------------------------------------------------------------------------
Delay:               2.857ns (Levels of Logic = 1)
  Source:            vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/DV_O (FF)
  Destination:       vmodcam_0/USER_LOGIC_I/p2_wr_data_0 (FF)
  Source Clock:      CAMB_PCLK_I rising
  Destination Clock: CAMB_PCLK_I rising

  Data Path: vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/DV_O to vmodcam_0/USER_LOGIC_I/p2_wr_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.879  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/DV_O (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/DV_O)
     LUT4:I1->O           16   0.205   1.004  vmodcam_0/USER_LOGIC_I/_n1092_inv1 (vmodcam_0/USER_LOGIC_I/_n1092_inv)
     FDE:CE                    0.322          vmodcam_0/USER_LOGIC_I/p2_wr_data_15
    ----------------------------------------
    Total                      2.857ns (0.974ns logic, 1.883ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CAMA_PCLK_I'
  Clock period: 2.857ns (frequency: 350.005MHz)
  Total number of paths / destination ports: 86 / 52
-------------------------------------------------------------------------
Delay:               2.857ns (Levels of Logic = 1)
  Source:            vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/DV_O (FF)
  Destination:       vmodcam_0/USER_LOGIC_I/p1_wr_data_1 (FF)
  Source Clock:      CAMA_PCLK_I rising
  Destination Clock: CAMA_PCLK_I rising

  Data Path: vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/DV_O to vmodcam_0/USER_LOGIC_I/p1_wr_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.879  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/DV_O (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/DV_O)
     LUT4:I1->O           16   0.205   1.004  vmodcam_0/USER_LOGIC_I/_n0996_inv1 (vmodcam_0/USER_LOGIC_I/_n0996_inv)
     FDE:CE                    0.322          vmodcam_0/USER_LOGIC_I/p1_wr_data_13
    ----------------------------------------
    Total                      2.857ns (0.974ns logic, 1.883ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CamClk'
  Clock period: 5.800ns (frequency: 172.417MHz)
  Total number of paths / destination ports: 6084 / 764
-------------------------------------------------------------------------
Delay:               5.800ns (Levels of Logic = 6)
  Source:            vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/initA_0 (FF)
  Destination:       vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Source Clock:      CamClk rising
  Destination Clock: CamClk rising

  Data Path: vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/initA_0 to vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            40   0.447   1.405  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/initA_0 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/initA_0)
     RAM32X1S:A0->O        6   0.205   0.745  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Mram_CamInitRAM33 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/_n0130<32>)
     LUT4:I3->O            4   0.205   0.788  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Mmux_twiNewMsg11 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/twiNewMsg)
     LUT6:I4->O            1   0.203   0.580  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7)
     LUT6:I5->O            1   0.205   0.000  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6_F (N327)
     MUXF7:I0->O           1   0.131   0.580  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In6 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In9)
     LUT5:I4->O            1   0.205   0.000  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In)
     FD:D                      0.102          vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    ----------------------------------------
    Total                      5.800ns (1.703ns logic, 4.097ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_aclk'
  Clock period: 7.281ns (frequency: 137.339MHz)
  Total number of paths / destination ports: 16202 / 1131
-------------------------------------------------------------------------
Delay:               7.281ns (Levels of Logic = 7)
  Source:            vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty (FF)
  Source Clock:      m_axi_aclk rising
  Destination Clock: m_axi_aclk rising

  Data Path: vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT3:I0->O            3   0.205   0.651  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0<2>1 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0)
     LUT5:I4->O            6   0.205   0.745  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_rready)
     LUT6:I5->O           19   0.205   1.072  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg3 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_rdc2pcc_cmd_ready)
     LUT4:I3->O            3   0.205   0.879  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o3_SW0 (N273)
     LUT6:I3->O            1   0.205   0.000  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o3_G (N332)
     MUXF7:I1->O          19   0.140   1.072  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o3 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o)
     LUT4:I3->O            1   0.205   0.000  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty_rstpot (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty_rstpot)
     FD:D                      0.102          vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty
    ----------------------------------------
    Total                      7.281ns (1.919ns logic, 5.362ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 1170 / 757
-------------------------------------------------------------------------
Offset:              4.625ns (Levels of Logic = 4)
  Source:            vmodcam_0/USER_LOGIC_I/CAMB_FIFO:rd_data_count<6> (PAD)
  Destination:       vmodcam_0/USER_LOGIC_I/p1_en (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: vmodcam_0/USER_LOGIC_I/CAMB_FIFO:rd_data_count<6> to vmodcam_0/USER_LOGIC_I/p1_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    fifo:rd_data_count<6>    3   0.000   1.015  vmodcam_0/USER_LOGIC_I/CAMB_FIFO (vmodcam_0/USER_LOGIC_I/p2_rd_data_count<6>)
     LUT6:I0->O            1   0.203   0.808  vmodcam_0/USER_LOGIC_I/_n1268_inv112 (vmodcam_0/USER_LOGIC_I/_n1268_inv111)
     LUT6:I3->O            5   0.205   0.962  vmodcam_0/USER_LOGIC_I/_n1268_inv113 (vmodcam_0/USER_LOGIC_I/cama_sm_state_FSM_FFd2-In11)
     LUT4:I0->O            1   0.203   0.924  vmodcam_0/USER_LOGIC_I/p1_en_rstpot_SW0 (N245)
     LUT6:I1->O            1   0.203   0.000  vmodcam_0/USER_LOGIC_I/p1_en_rstpot (vmodcam_0/USER_LOGIC_I/p1_en_rstpot)
     FDR:D                     0.102          vmodcam_0/USER_LOGIC_I/p1_en
    ----------------------------------------
    Total                      4.625ns (0.916ns logic, 3.709ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vmodcam_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_249_o'
  Total number of paths / destination ports: 66 / 8
-------------------------------------------------------------------------
Offset:              1.635ns (Levels of Logic = 2)
  Source:            SW_I<1> (PAD)
  Destination:       vmodcam_0/USER_LOGIC_I/LED_O_6 (LATCH)
  Destination Clock: vmodcam_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_249_o falling

  Data Path: SW_I<1> to vmodcam_0/USER_LOGIC_I/LED_O_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.203   0.827  vmodcam_0/USER_LOGIC_I/Mmux_LED_O[7]_bus2ip_mst_cmdack_MUX_1205_o_7 (vmodcam_0/USER_LOGIC_I/Mmux_LED_O[7]_bus2ip_mst_cmdack_MUX_1205_o_7)
     LUT6:I2->O            1   0.203   0.000  vmodcam_0/USER_LOGIC_I/SW_I<3>1 (vmodcam_0/USER_LOGIC_I/LED_O[7]_bus2ip_mst_cmdack_MUX_1205_o)
     LD:D                      0.037          vmodcam_0/USER_LOGIC_I/LED_O_4
    ----------------------------------------
    Total                      1.635ns (0.808ns logic, 0.827ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAMB_PCLK_I'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              3.016ns (Levels of Logic = 2)
  Source:            CAMB_LV_I (PAD)
  Destination:       vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/cam_data_sel (FF)
  Destination Clock: CAMB_PCLK_I rising

  Data Path: CAMB_LV_I to vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/cam_data_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.580  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_IOBUF_CAMB_LV (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/int_CAMB_LV_I)
     LUT2:I1->O            1   0.205   0.579  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/_n01431 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/_n0143)
     FDR:R                     0.430          vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/cam_data_sel
    ----------------------------------------
    Total                      3.016ns (1.857ns logic, 1.159ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CAMA_PCLK_I'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              3.016ns (Levels of Logic = 2)
  Source:            CAMA_LV_I (PAD)
  Destination:       vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/cam_data_sel (FF)
  Destination Clock: CAMA_PCLK_I rising

  Data Path: CAMA_LV_I to vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/cam_data_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.580  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_IOBUF_CAMA_LV (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/int_CAMA_LV_I)
     LUT2:I1->O            1   0.205   0.579  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/_n01431 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/_n0143)
     FDR:R                     0.430          vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/cam_data_sel
    ----------------------------------------
    Total                      3.016ns (1.857ns logic, 1.159ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CamClk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            CAMA_SDA (PAD)
  Destination:       vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination Clock: CamClk rising

  Data Path: CAMA_SDA to vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/dSda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.579  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/i_i2c_cama_sda_iobuf (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMA_SDA_I)
     FD:D                      0.102          vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/dSda
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_aclk'
  Total number of paths / destination ports: 385 / 252
-------------------------------------------------------------------------
Offset:              5.344ns (Levels of Logic = 6)
  Source:            m_axi_rvalid (PAD)
  Destination:       vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty (FF)
  Destination Clock: m_axi_aclk rising

  Data Path: m_axi_rvalid to vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.205   0.827  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg2 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg1)
     LUT6:I2->O           19   0.203   1.072  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_dqual_reg3 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_rdc2pcc_cmd_ready)
     LUT4:I3->O            3   0.205   0.879  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o3_SW0 (N273)
     LUT6:I3->O            1   0.205   0.000  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o3_G (N332)
     MUXF7:I1->O          19   0.140   1.072  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o3 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/mmap_reset_sig_pop_xfer_reg_OR_47_o)
     LUT4:I3->O            1   0.205   0.000  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty_rstpot (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty_rstpot)
     FD:D                      0.102          vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_reg_empty
    ----------------------------------------
    Total                      5.344ns (1.494ns logic, 3.850ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vmodcam_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_249_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.498ns (Levels of Logic = 0)
  Source:            vmodcam_0/USER_LOGIC_I/LED_O_7 (LATCH)
  Destination:       LED_O<7> (PAD)
  Source Clock:      vmodcam_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_249_o falling

  Data Path: vmodcam_0/USER_LOGIC_I/LED_O_7 to LED_O<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               0   0.498   0.000  vmodcam_0/USER_LOGIC_I/LED_O_7 (vmodcam_0/USER_LOGIC_I/LED_O_7)
    ----------------------------------------
    Total                      0.498ns (0.498ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 97 / 43
-------------------------------------------------------------------------
Offset:              4.931ns (Levels of Logic = 3)
  Source:            vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       S_AXI_WREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             113   0.447   1.912  vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT2:I1->O           33   0.205   1.306  vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>1 (vmodcam_0/USER_LOGIC_I/mst_byte_we<4>)
     LUT6:I5->O            3   0.205   0.651  vmodcam_0/ipif_IP2Bus_WrAck1 (vmodcam_0/ipif_IP2Bus_WrAck1)
     LUT3:I2->O            1   0.205   0.000  vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY)
    ----------------------------------------
    Total                      4.931ns (1.062ns logic, 3.869ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_aclk'
  Total number of paths / destination ports: 145 / 134
-------------------------------------------------------------------------
Offset:              2.451ns (Levels of Logic = 2)
  Source:            vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       m_axi_rready (PAD)
  Source Clock:      m_axi_aclk rising

  Data Path: vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to m_axi_rready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT3:I0->O            3   0.205   0.651  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0<2>1 (vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr_eq_0)
     LUT5:I4->O            6   0.205   0.000  vmodcam_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_rready)
    ----------------------------------------
    Total                      2.451ns (0.857ns logic, 1.594ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CamClk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:       CAMA_SDA (PAD)
  Source Clock:      CamClk rising

  Data Path: vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/rSda to CAMA_SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/Inst_TWICtl/rSda (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/CAMA_SDA_T)
     IOBUF:T->IO               2.571          vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/i_i2c_cama_sda_iobuf (CAMA_SDA)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CAMB_PCLK_I'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              1.097ns (Levels of Logic = 0)
  Source:            vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/D_O_15 (FF)
  Destination:       vmodcam_0/USER_LOGIC_I/CAMB_FIFO:din<31> (PAD)
  Source Clock:      CAMB_PCLK_I rising

  Data Path: vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/D_O_15 to vmodcam_0/USER_LOGIC_I/CAMB_FIFO:din<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/D_O_15 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlB/D_O_15)
    fifo:din<31>               0.000          vmodcam_0/USER_LOGIC_I/CAMB_FIFO
    ----------------------------------------
    Total                      1.097ns (0.447ns logic, 0.650ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CAMA_PCLK_I'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              1.097ns (Levels of Logic = 0)
  Source:            vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/D_O_15 (FF)
  Destination:       vmodcam_0/USER_LOGIC_I/CAMA_FIFO:din<31> (PAD)
  Source Clock:      CAMA_PCLK_I rising

  Data Path: vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/D_O_15 to vmodcam_0/USER_LOGIC_I/CAMA_FIFO:din<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/D_O_15 (vmodcam_0/USER_LOGIC_I/Inst_VmodCAM/Inst_camctlA/D_O_15)
    fifo:din<31>               0.000          vmodcam_0/USER_LOGIC_I/CAMA_FIFO
    ----------------------------------------
    Total                      1.097ns (0.447ns logic, 0.650ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Delay:               2.383ns (Levels of Logic = 3)
  Source:            S_AXI_WDATA<0> (PAD)
  Destination:       S_AXI_WREADY (PAD)

  Data Path: S_AXI_WDATA<0> to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            3   0.203   0.651  vmodcam_0/SOFT_RESET_I/reset_error1 (vmodcam_0/ipif_IP2Bus_Error)
     LUT6:I5->O            3   0.205   0.755  vmodcam_0/ipif_IP2Bus_WrAck3 (vmodcam_0/ipif_IP2Bus_WrAck3)
     LUT3:I1->O            1   0.203   0.000  vmodcam_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY)
    ----------------------------------------
    Total                      2.383ns (0.976ns logic, 1.407ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    2.857|         |         |         |
CamClk         |    3.399|         |         |         |
S_AXI_ACLK     |    4.878|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    2.857|         |         |         |
CamClk         |    3.399|         |         |         |
S_AXI_ACLK     |    4.878|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CamClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CamClk         |    5.800|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    6.699|         |         |         |
m_axi_aclk     |    4.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    3.262|         |         |         |
m_axi_aclk     |    7.281|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vmodcam_0/USER_LOGIC_I/SW_I[3]_SW_I[3]_OR_249_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |         |         |    2.472|         |
CAMB_PCLK_I    |         |         |    2.615|         |
S_AXI_ACLK     |         |         |    2.630|         |
m_axi_aclk     |         |         |    1.519|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.20 secs
 
--> 

Total memory usage is 354008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  353 (   0 filtered)
Number of infos    :  116 (   0 filtered)

