vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/stdlib/version.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/stdlib/config_types.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/stdlib/stdlib.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/grlib_config.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/gencomp/gencomp.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/amba/amba.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmuconfig.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/allclkgen.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/inferred/memory_inferred.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmuiface.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3/leon3.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/unisim/memory_virtex.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/unisim/memory_unisim.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/grgates.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/allmem.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmulrue.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/libmmu.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/libfpu.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/arith/arith.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/round_robin_arb.v"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/syncram.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmutlbcam.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmulru.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/libiu.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/rd_bitslip.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/circ_buffer.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/bank_state.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/bank_queue.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/bank_compare.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/arb_select.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/arb_row_col.v"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/syncram_2p.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/allmul.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/inferred/mul_inferred.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/sparc/sparc.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/modgen/multlib.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/modgen/leaves.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/amba/devices.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmutw.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmutlb.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/libcache.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_rddata_sync.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_rdctrl_sync.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_rdclk_gen.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_pd.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_dq_iob.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_dqs_iob.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_dm_iob.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_ck_iob.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/rank_common.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/rank_cntrl.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/bank_common.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/bank_cntrl.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/arb_mux.v"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/techmult.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/regfile_3p.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/srmmu/mmu.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/mmu_icache.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/mmu_dcache.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/mmu_acache.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/libleon3.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/core/greth_pkg.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/core/eth_rstgen.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_wrlvl.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_write.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_read.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_rdlvl.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_pd_top.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_init.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_dly_ctrl.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_data_io.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_control_io.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_clock_io.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ecc/ecc_merge_enc.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ecc/ecc_gen.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ecc/ecc_dec_fix.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ecc/ecc_buf.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/rank_mach.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/col_mach.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/bank_mach.v"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/unisim/clkgen_unisim.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/unisim/buffer_unisim.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/syncram_dp.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/syncram64.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/grlfpw_net.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/grfpw_net.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/gencomp/netcomp.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/uart/uart.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/net/net.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/misc.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/regfile_3p_l3.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/mmu_cache.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/iu3.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/arith/mul32.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/arith/div32.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/core/greth_tx.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/core/greth_rx.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/core/eth_edcl_ahb_mst.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/core/eth_ahb_mst.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ui/ui_wr_data.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ui/ui_rd_data.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ui/ui_cmd.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/phy/phy_top.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/controller/mc.v"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/unisim/tap_unisim.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/unisim/ddr_unisim.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/techbuf.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/clkmux.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/clkand.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/alltap.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/allddr.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/inferred/ddr_inferred.vhd"
vhdl opencores "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/opencores/i2c/i2c_master_bit_ctrl.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/uart/libdcom.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/memctrl/memctrl.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/tbufmem.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/proc3.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/grlfpwx.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/grfpwxsh.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/grfpwx.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/cachemem.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/jtag/libjtagcom.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/greth/ethernet_mac.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/core/grethc.vhd"
vhdl eth "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/eth/comp/ethcomp.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ui/ui_top.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ip_top/mem_intfc.v"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/unisim/pads_unisim.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/tap.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/syncreg.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/syncrambw.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/ddr_oreg.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/allpads.vhd"
vhdl opencores "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/opencores/i2c/i2c_master_byte_ctrl.vhd"
vhdl opencores "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/opencores/i2c/i2coc.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/amba/ahbmst.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/uart/dcom_uart.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/uart/dcom.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/charrom_package.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/charrom.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/memctrl/sdmctrl.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/leon3x.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/dsu3x.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/jtag/jtagcom2.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/jtag/jtagcom.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/jtag/jtag.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/i2c/i2c.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/greth/greth_gbit.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/greth/greth.vhd"
vhdl esa "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/esa/memoryctrl/memoryctrl.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ip_top/memc_ui_top.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ip_top/iodelay_ctrl.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ip_top/infrastructure.v"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ip_top/ddr2_ddr3_chipscope.v"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/outpad.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/odpad.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/iopad.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/inpad.vhd"
vhdl techmap "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/techmap/maps/clkpad.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/amba/apbctrl.vhd"
vhdl grlib "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/grlib/amba/ahbctrl.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/uart/apbuart.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/uart/ahbuart.vhd"
vhdl work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/pcie/pcie.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/svgactrl.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/rstgen.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/grgpio.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/gracectrl.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/gptimer.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/apbvga.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/misc/ahbram.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/leon3sh.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/leon3s.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3v3/dsu3.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/leon3/grfpushwx.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/jtag/ahbjtag.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/irqmp/irqmp.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/i2c/i2cmst.vhd"
vhdl gaisler "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/gaisler/greth/grethm.vhd"
vhdl esa "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/lib/esa/memoryctrl/mctrl.vhd"
vhdl work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/svga2ch7301c.vhd"
verilog work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/mig/user_design/rtl/ip_top/mig.v"
vhdl work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/gtxclk.vhd"
vhdl work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/config.vhd"
vhdl work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/ahbrom.vhd"
vhdl work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/ahb2mig_ml605.vhd"
vhdl work "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/leon3mp.vhd"
