#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 12 13:11:21 2022
# Process ID: 36016
# Current directory: C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.runs/synth_1
# Command line: vivado.exe -log sim_GRID.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sim_GRID.tcl
# Log file: C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.runs/synth_1/sim_GRID.vds
# Journal file: C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.runs/synth_1\vivado.jou
# Running On: Richi-PC, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 12730 MB
#-----------------------------------------------------------
source sim_GRID.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/CA_LOAD/CA_LOAD.srcs/utils_1/imports/synth_1/CELDA.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/CA_LOAD/CA_LOAD.srcs/utils_1/imports/synth_1/CELDA.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sim_GRID -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49812
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sim_GRID' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sim_1/new/sim_GRID.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GRID' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/GRID.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CELDA' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter top_row bound to: 1 - type: integer 
	Parameter load_cell bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CELDA__parameterized0' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter top_row bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA__parameterized0' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CELDA__parameterized1' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter top_row bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA__parameterized1' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CELDA__parameterized2' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
	Parameter ic bound to: 0 - type: integer 
	Parameter bottom_row bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CELDA__parameterized2' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GRID' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/GRID.sv:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sim_1/new/sim_GRID.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'sim_GRID' (0#1) [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sim_1/new/sim_GRID.sv:23]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-87] always_comb on 'next_cell_state_reg' did not result in combinational logic [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-7129] Port load in module GRID is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/CA_LOAD/CA_LOAD.srcs/utils_1/imports/synth_1/CELDA.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'next_cell_state_reg' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.srcs/sources_1/new/CELDA.sv:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input    8 Bit       Adders := 9     
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port load in module GRID is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell0/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell1/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell2/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell3/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell4/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell5/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell6/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell7/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[7]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[6]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[5]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[4]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[3]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[2]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[1]) is unused and will be removed from module sim_GRID.
WARNING: [Synth 8-3332] Sequential element (inst/cell8/next_cell_state_reg[0]) is unused and will be removed from module sim_GRID.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.828 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1278.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 985caaf6
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 84 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1278.828 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_LOAD/CA_LOAD.runs/synth_1/sim_GRID.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sim_GRID_utilization_synth.rpt -pb sim_GRID_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 12 13:11:49 2022...
