// Seed: 4045419283
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1;
  assign id_1[1'b0] = 1;
  logic [7:0] id_2;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_23 = 32'd13,
    parameter id_24 = 32'd98
) (
    output tri id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    input wire id_6,
    output tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    output tri id_12,
    input tri id_13,
    input supply0 id_14,
    output uwire id_15,
    input wand id_16,
    input supply0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri0 id_21
);
  defparam id_23.id_24 = id_24; module_0();
endmodule
