Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Dec  9 13:14:38 2018
| Host             : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command          : report_power -file lenetSynthMatlab_power_routed.rpt -pb lenetSynthMatlab_power_summary_routed.pb -rpx lenetSynthMatlab_power_routed.rpx
| Design           : lenetSynthMatlab
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.294        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.208        |
| Device Static (W)        | 0.086        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |        3 |       --- |             --- |
| Slice Logic              |     0.026 |    11660 |       --- |             --- |
|   LUT as Logic           |     0.024 |     4827 |     63400 |            7.61 |
|   Register               |     0.002 |     4717 |    126800 |            3.72 |
|   CARRY4                 |    <0.001 |      312 |     15850 |            1.97 |
|   LUT as Distributed RAM |    <0.001 |      224 |     19000 |            1.18 |
|   LUT as Shift Register  |    <0.001 |        5 |     19000 |            0.03 |
|   F7/F8 Muxes            |    <0.001 |       39 |     63400 |            0.06 |
|   Others                 |     0.000 |      676 |       --- |             --- |
| Signals                  |     0.047 |    10154 |       --- |             --- |
| Block RAM                |     0.098 |       35 |       135 |           25.93 |
| DSPs                     |     0.010 |       19 |       240 |            7.92 |
| Static Power             |     0.086 |          |           |                 |
| Total                    |     0.294 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.217 |       0.201 |      0.016 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.007 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+-----------+
| Name                                                          | Power (W) |
+---------------------------------------------------------------+-----------+
| lenetSynthMatlab                                              |     0.208 |
|   b_pool2ActivationMap_U                                      |     0.003 |
|     lenetSynthMatlab_ncg_ram_U                                |     0.003 |
|   conv1ActivationMap_U                                        |     0.013 |
|     lenetSynthMatlab_dEe_ram_U                                |     0.013 |
|   conv2ActivationMap_U                                        |     0.007 |
|     lenetSynthMatlab_ibs_ram_U                                |     0.007 |
|   d_relu3ActivationMap_U                                      |     0.002 |
|     lenetSynthMatlab_sc4_ram_U                                |     0.002 |
|   fc1ActivationMap_U                                          |     0.006 |
|     lenetSynthMatlab_pcA_ram_U                                |     0.006 |
|   fv10_U                                                      |    <0.001 |
|     lenetSynthMatlab_fYi_ram_U                                |    <0.001 |
|       ram_reg_0_15_0_0                                        |    <0.001 |
|       ram_reg_0_15_0_0__0                                     |    <0.001 |
|       ram_reg_0_15_0_0__1                                     |    <0.001 |
|       ram_reg_0_15_0_0__10                                    |    <0.001 |
|       ram_reg_0_15_0_0__11                                    |    <0.001 |
|       ram_reg_0_15_0_0__12                                    |    <0.001 |
|       ram_reg_0_15_0_0__13                                    |    <0.001 |
|       ram_reg_0_15_0_0__14                                    |    <0.001 |
|       ram_reg_0_15_0_0__15                                    |    <0.001 |
|       ram_reg_0_15_0_0__16                                    |    <0.001 |
|       ram_reg_0_15_0_0__17                                    |    <0.001 |
|       ram_reg_0_15_0_0__18                                    |    <0.001 |
|       ram_reg_0_15_0_0__19                                    |    <0.001 |
|       ram_reg_0_15_0_0__2                                     |    <0.001 |
|       ram_reg_0_15_0_0__20                                    |    <0.001 |
|       ram_reg_0_15_0_0__21                                    |    <0.001 |
|       ram_reg_0_15_0_0__22                                    |    <0.001 |
|       ram_reg_0_15_0_0__23                                    |    <0.001 |
|       ram_reg_0_15_0_0__24                                    |    <0.001 |
|       ram_reg_0_15_0_0__25                                    |    <0.001 |
|       ram_reg_0_15_0_0__26                                    |    <0.001 |
|       ram_reg_0_15_0_0__27                                    |    <0.001 |
|       ram_reg_0_15_0_0__28                                    |    <0.001 |
|       ram_reg_0_15_0_0__29                                    |    <0.001 |
|       ram_reg_0_15_0_0__3                                     |    <0.001 |
|       ram_reg_0_15_0_0__30                                    |    <0.001 |
|       ram_reg_0_15_0_0__31                                    |    <0.001 |
|       ram_reg_0_15_0_0__32                                    |    <0.001 |
|       ram_reg_0_15_0_0__33                                    |    <0.001 |
|       ram_reg_0_15_0_0__34                                    |    <0.001 |
|       ram_reg_0_15_0_0__35                                    |    <0.001 |
|       ram_reg_0_15_0_0__36                                    |    <0.001 |
|       ram_reg_0_15_0_0__37                                    |    <0.001 |
|       ram_reg_0_15_0_0__38                                    |    <0.001 |
|       ram_reg_0_15_0_0__39                                    |    <0.001 |
|       ram_reg_0_15_0_0__4                                     |    <0.001 |
|       ram_reg_0_15_0_0__40                                    |    <0.001 |
|       ram_reg_0_15_0_0__41                                    |    <0.001 |
|       ram_reg_0_15_0_0__42                                    |    <0.001 |
|       ram_reg_0_15_0_0__43                                    |    <0.001 |
|       ram_reg_0_15_0_0__44                                    |    <0.001 |
|       ram_reg_0_15_0_0__45                                    |    <0.001 |
|       ram_reg_0_15_0_0__46                                    |    <0.001 |
|       ram_reg_0_15_0_0__47                                    |    <0.001 |
|       ram_reg_0_15_0_0__48                                    |    <0.001 |
|       ram_reg_0_15_0_0__49                                    |    <0.001 |
|       ram_reg_0_15_0_0__5                                     |    <0.001 |
|       ram_reg_0_15_0_0__50                                    |    <0.001 |
|       ram_reg_0_15_0_0__51                                    |    <0.001 |
|       ram_reg_0_15_0_0__52                                    |    <0.001 |
|       ram_reg_0_15_0_0__53                                    |    <0.001 |
|       ram_reg_0_15_0_0__54                                    |    <0.001 |
|       ram_reg_0_15_0_0__55                                    |    <0.001 |
|       ram_reg_0_15_0_0__56                                    |    <0.001 |
|       ram_reg_0_15_0_0__57                                    |    <0.001 |
|       ram_reg_0_15_0_0__58                                    |    <0.001 |
|       ram_reg_0_15_0_0__59                                    |    <0.001 |
|       ram_reg_0_15_0_0__6                                     |    <0.001 |
|       ram_reg_0_15_0_0__60                                    |    <0.001 |
|       ram_reg_0_15_0_0__61                                    |    <0.001 |
|       ram_reg_0_15_0_0__62                                    |    <0.001 |
|       ram_reg_0_15_0_0__7                                     |    <0.001 |
|       ram_reg_0_15_0_0__8                                     |    <0.001 |
|       ram_reg_0_15_0_0__9                                     |    <0.001 |
|   fv11_U                                                      |    <0.001 |
|     lenetSynthMatlab_g8j_ram_U                                |    <0.001 |
|       ram_reg_0_7_0_0                                         |    <0.001 |
|       ram_reg_0_7_10_10                                       |    <0.001 |
|       ram_reg_0_7_11_11                                       |    <0.001 |
|       ram_reg_0_7_12_12                                       |    <0.001 |
|       ram_reg_0_7_13_13                                       |    <0.001 |
|       ram_reg_0_7_14_14                                       |    <0.001 |
|       ram_reg_0_7_15_15                                       |    <0.001 |
|       ram_reg_0_7_16_16                                       |    <0.001 |
|       ram_reg_0_7_17_17                                       |    <0.001 |
|       ram_reg_0_7_18_18                                       |    <0.001 |
|       ram_reg_0_7_19_19                                       |    <0.001 |
|       ram_reg_0_7_1_1                                         |    <0.001 |
|       ram_reg_0_7_20_20                                       |    <0.001 |
|       ram_reg_0_7_21_21                                       |    <0.001 |
|       ram_reg_0_7_22_22                                       |    <0.001 |
|       ram_reg_0_7_23_23                                       |    <0.001 |
|       ram_reg_0_7_24_24                                       |    <0.001 |
|       ram_reg_0_7_25_25                                       |    <0.001 |
|       ram_reg_0_7_26_26                                       |    <0.001 |
|       ram_reg_0_7_27_27                                       |    <0.001 |
|       ram_reg_0_7_28_28                                       |    <0.001 |
|       ram_reg_0_7_29_29                                       |    <0.001 |
|       ram_reg_0_7_2_2                                         |    <0.001 |
|       ram_reg_0_7_30_30                                       |    <0.001 |
|       ram_reg_0_7_31_31                                       |    <0.001 |
|       ram_reg_0_7_3_3                                         |    <0.001 |
|       ram_reg_0_7_4_4                                         |    <0.001 |
|       ram_reg_0_7_5_5                                         |    <0.001 |
|       ram_reg_0_7_6_6                                         |    <0.001 |
|       ram_reg_0_7_7_7                                         |    <0.001 |
|       ram_reg_0_7_8_8                                         |    <0.001 |
|       ram_reg_0_7_9_9                                         |    <0.001 |
|   fv12_U                                                      |     0.003 |
|     lenetSynthMatlab_kbM_ram_U                                |     0.003 |
|   fv13_U                                                      |    <0.001 |
|     lenetSynthMatlab_lbW_ram_U                                |    <0.001 |
|       ram_reg_0_15_0_0                                        |    <0.001 |
|       ram_reg_0_15_0_0__0                                     |    <0.001 |
|       ram_reg_0_15_0_0__1                                     |    <0.001 |
|       ram_reg_0_15_0_0__10                                    |    <0.001 |
|       ram_reg_0_15_0_0__11                                    |    <0.001 |
|       ram_reg_0_15_0_0__12                                    |    <0.001 |
|       ram_reg_0_15_0_0__13                                    |    <0.001 |
|       ram_reg_0_15_0_0__14                                    |    <0.001 |
|       ram_reg_0_15_0_0__15                                    |    <0.001 |
|       ram_reg_0_15_0_0__16                                    |    <0.001 |
|       ram_reg_0_15_0_0__17                                    |    <0.001 |
|       ram_reg_0_15_0_0__18                                    |    <0.001 |
|       ram_reg_0_15_0_0__19                                    |    <0.001 |
|       ram_reg_0_15_0_0__2                                     |    <0.001 |
|       ram_reg_0_15_0_0__20                                    |    <0.001 |
|       ram_reg_0_15_0_0__21                                    |    <0.001 |
|       ram_reg_0_15_0_0__22                                    |    <0.001 |
|       ram_reg_0_15_0_0__23                                    |    <0.001 |
|       ram_reg_0_15_0_0__24                                    |    <0.001 |
|       ram_reg_0_15_0_0__25                                    |    <0.001 |
|       ram_reg_0_15_0_0__26                                    |    <0.001 |
|       ram_reg_0_15_0_0__27                                    |    <0.001 |
|       ram_reg_0_15_0_0__28                                    |    <0.001 |
|       ram_reg_0_15_0_0__29                                    |    <0.001 |
|       ram_reg_0_15_0_0__3                                     |    <0.001 |
|       ram_reg_0_15_0_0__30                                    |    <0.001 |
|       ram_reg_0_15_0_0__31                                    |    <0.001 |
|       ram_reg_0_15_0_0__32                                    |    <0.001 |
|       ram_reg_0_15_0_0__33                                    |    <0.001 |
|       ram_reg_0_15_0_0__34                                    |    <0.001 |
|       ram_reg_0_15_0_0__35                                    |    <0.001 |
|       ram_reg_0_15_0_0__36                                    |    <0.001 |
|       ram_reg_0_15_0_0__37                                    |    <0.001 |
|       ram_reg_0_15_0_0__38                                    |    <0.001 |
|       ram_reg_0_15_0_0__39                                    |    <0.001 |
|       ram_reg_0_15_0_0__4                                     |    <0.001 |
|       ram_reg_0_15_0_0__40                                    |    <0.001 |
|       ram_reg_0_15_0_0__41                                    |    <0.001 |
|       ram_reg_0_15_0_0__42                                    |    <0.001 |
|       ram_reg_0_15_0_0__43                                    |    <0.001 |
|       ram_reg_0_15_0_0__44                                    |    <0.001 |
|       ram_reg_0_15_0_0__45                                    |    <0.001 |
|       ram_reg_0_15_0_0__46                                    |    <0.001 |
|       ram_reg_0_15_0_0__47                                    |    <0.001 |
|       ram_reg_0_15_0_0__48                                    |    <0.001 |
|       ram_reg_0_15_0_0__49                                    |    <0.001 |
|       ram_reg_0_15_0_0__5                                     |    <0.001 |
|       ram_reg_0_15_0_0__50                                    |    <0.001 |
|       ram_reg_0_15_0_0__51                                    |    <0.001 |
|       ram_reg_0_15_0_0__52                                    |    <0.001 |
|       ram_reg_0_15_0_0__53                                    |    <0.001 |
|       ram_reg_0_15_0_0__54                                    |    <0.001 |
|       ram_reg_0_15_0_0__55                                    |    <0.001 |
|       ram_reg_0_15_0_0__56                                    |    <0.001 |
|       ram_reg_0_15_0_0__57                                    |    <0.001 |
|       ram_reg_0_15_0_0__58                                    |    <0.001 |
|       ram_reg_0_15_0_0__59                                    |    <0.001 |
|       ram_reg_0_15_0_0__6                                     |    <0.001 |
|       ram_reg_0_15_0_0__60                                    |    <0.001 |
|       ram_reg_0_15_0_0__61                                    |    <0.001 |
|       ram_reg_0_15_0_0__62                                    |    <0.001 |
|       ram_reg_0_15_0_0__7                                     |    <0.001 |
|       ram_reg_0_15_0_0__8                                     |    <0.001 |
|       ram_reg_0_15_0_0__9                                     |    <0.001 |
|   fv14_U                                                      |    <0.001 |
|     lenetSynthMatlab_mb6_ram_U                                |    <0.001 |
|       ram_reg_0_7_0_0                                         |    <0.001 |
|       ram_reg_0_7_10_10                                       |    <0.001 |
|       ram_reg_0_7_11_11                                       |    <0.001 |
|       ram_reg_0_7_12_12                                       |    <0.001 |
|       ram_reg_0_7_13_13                                       |    <0.001 |
|       ram_reg_0_7_14_14                                       |    <0.001 |
|       ram_reg_0_7_15_15                                       |    <0.001 |
|       ram_reg_0_7_16_16                                       |    <0.001 |
|       ram_reg_0_7_17_17                                       |    <0.001 |
|       ram_reg_0_7_18_18                                       |    <0.001 |
|       ram_reg_0_7_19_19                                       |    <0.001 |
|       ram_reg_0_7_1_1                                         |    <0.001 |
|       ram_reg_0_7_20_20                                       |    <0.001 |
|       ram_reg_0_7_21_21                                       |    <0.001 |
|       ram_reg_0_7_22_22                                       |    <0.001 |
|       ram_reg_0_7_23_23                                       |    <0.001 |
|       ram_reg_0_7_24_24                                       |    <0.001 |
|       ram_reg_0_7_25_25                                       |    <0.001 |
|       ram_reg_0_7_26_26                                       |    <0.001 |
|       ram_reg_0_7_27_27                                       |    <0.001 |
|       ram_reg_0_7_28_28                                       |    <0.001 |
|       ram_reg_0_7_29_29                                       |    <0.001 |
|       ram_reg_0_7_2_2                                         |    <0.001 |
|       ram_reg_0_7_30_30                                       |    <0.001 |
|       ram_reg_0_7_31_31                                       |    <0.001 |
|       ram_reg_0_7_3_3                                         |    <0.001 |
|       ram_reg_0_7_4_4                                         |    <0.001 |
|       ram_reg_0_7_5_5                                         |    <0.001 |
|       ram_reg_0_7_6_6                                         |    <0.001 |
|       ram_reg_0_7_7_7                                         |    <0.001 |
|       ram_reg_0_7_8_8                                         |    <0.001 |
|       ram_reg_0_7_9_9                                         |    <0.001 |
|   fv15_U                                                      |     0.001 |
|     lenetSynthMatlab_ocq_ram_U                                |     0.001 |
|   fv16_U                                                      |    <0.001 |
|     lenetSynthMatlab_qcK_ram_U                                |    <0.001 |
|       ram_reg_0_15_0_0                                        |    <0.001 |
|       ram_reg_0_15_10_10                                      |    <0.001 |
|       ram_reg_0_15_11_11                                      |    <0.001 |
|       ram_reg_0_15_12_12                                      |    <0.001 |
|       ram_reg_0_15_13_13                                      |    <0.001 |
|       ram_reg_0_15_14_14                                      |    <0.001 |
|       ram_reg_0_15_15_15                                      |    <0.001 |
|       ram_reg_0_15_16_16                                      |    <0.001 |
|       ram_reg_0_15_17_17                                      |    <0.001 |
|       ram_reg_0_15_18_18                                      |    <0.001 |
|       ram_reg_0_15_19_19                                      |    <0.001 |
|       ram_reg_0_15_1_1                                        |    <0.001 |
|       ram_reg_0_15_20_20                                      |    <0.001 |
|       ram_reg_0_15_21_21                                      |    <0.001 |
|       ram_reg_0_15_22_22                                      |    <0.001 |
|       ram_reg_0_15_23_23                                      |    <0.001 |
|       ram_reg_0_15_24_24                                      |    <0.001 |
|       ram_reg_0_15_25_25                                      |    <0.001 |
|       ram_reg_0_15_26_26                                      |    <0.001 |
|       ram_reg_0_15_27_27                                      |    <0.001 |
|       ram_reg_0_15_28_28                                      |    <0.001 |
|       ram_reg_0_15_29_29                                      |    <0.001 |
|       ram_reg_0_15_2_2                                        |    <0.001 |
|       ram_reg_0_15_30_30                                      |    <0.001 |
|       ram_reg_0_15_31_31                                      |    <0.001 |
|       ram_reg_0_15_3_3                                        |    <0.001 |
|       ram_reg_0_15_4_4                                        |    <0.001 |
|       ram_reg_0_15_5_5                                        |    <0.001 |
|       ram_reg_0_15_6_6                                        |    <0.001 |
|       ram_reg_0_15_7_7                                        |    <0.001 |
|       ram_reg_0_15_8_8                                        |    <0.001 |
|       ram_reg_0_15_9_9                                        |    <0.001 |
|   grp_c_sum_fu_1189                                           |     0.009 |
|     lenetSynthMatlab_bkb_U5                                   |     0.006 |
|       lenetSynthMatlab_ap_fadd_3_full_dsp_32_u                |     0.006 |
|         U0                                                    |     0.006 |
|           i_synth                                             |     0.006 |
|             ADDSUB_OP.ADDSUB                                  |     0.006 |
|               SPEED_OP.DSP.OP                                 |     0.006 |
|                 A_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                        |     0.001 |
|                   DSP2                                        |     0.001 |
|                   ZERO_14_DET.CARRY_MUX                       |     0.000 |
|                   ZERO_14_DET.ZERO_DET                        |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                   Z_14_LZD_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 DSP48E1_BODY.EXP                              |     0.002 |
|                   A_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   A_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   BMA_EXP_DELAY                               |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   CANCELLATION_DELAY                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   COND_DET_A                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   COND_DET_B                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   DET_SIGN_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                          |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY    |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   NUMB_CMP                                    |    <0.001 |
|                     NOT_FAST.CMP                              |    <0.001 |
|                       C_CHAIN                                 |    <0.001 |
|                   STATE_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   SUB_DELAY                                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                   |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                         |     0.001 |
|                   FULL_USAGE_DSP.LOD                          |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                    |     0.001 |
|   grp_d_sum_fu_1201                                           |     0.007 |
|     lenetSynthMatlab_bkb_U8                                   |     0.005 |
|       lenetSynthMatlab_ap_fadd_3_full_dsp_32_u                |     0.005 |
|         U0                                                    |     0.005 |
|           i_synth                                             |     0.005 |
|             ADDSUB_OP.ADDSUB                                  |     0.005 |
|               SPEED_OP.DSP.OP                                 |     0.005 |
|                 A_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                        |     0.001 |
|                   DSP2                                        |     0.001 |
|                   ZERO_14_DET.CARRY_MUX                       |     0.000 |
|                   ZERO_14_DET.ZERO_DET                        |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                   Z_14_LZD_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 DSP48E1_BODY.EXP                              |     0.002 |
|                   A_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   A_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   BMA_EXP_DELAY                               |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   CANCELLATION_DELAY                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   COND_DET_A                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   COND_DET_B                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   DET_SIGN_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                          |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY    |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   NUMB_CMP                                    |    <0.001 |
|                     NOT_FAST.CMP                              |    <0.001 |
|                       C_CHAIN                                 |    <0.001 |
|                   STATE_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   SUB_DELAY                                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                   |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                         |     0.001 |
|                   FULL_USAGE_DSP.LOD                          |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                    |    <0.001 |
|   grp_f_sum_fu_1195                                           |     0.010 |
|     lenetSynthMatlab_bkb_U11                                  |     0.007 |
|       lenetSynthMatlab_ap_fadd_3_full_dsp_32_u                |     0.006 |
|         U0                                                    |     0.006 |
|           i_synth                                             |     0.006 |
|             ADDSUB_OP.ADDSUB                                  |     0.006 |
|               SPEED_OP.DSP.OP                                 |     0.006 |
|                 A_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                        |     0.001 |
|                   DSP2                                        |     0.001 |
|                   ZERO_14_DET.CARRY_MUX                       |     0.000 |
|                   ZERO_14_DET.ZERO_DET                        |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                   Z_14_LZD_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 DSP48E1_BODY.EXP                              |     0.002 |
|                   A_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   A_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   BMA_EXP_DELAY                               |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   CANCELLATION_DELAY                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   COND_DET_A                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   COND_DET_B                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   DET_SIGN_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                          |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY    |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   NUMB_CMP                                    |    <0.001 |
|                     NOT_FAST.CMP                              |    <0.001 |
|                       C_CHAIN                                 |    <0.001 |
|                   STATE_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   SUB_DELAY                                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                   |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                         |     0.001 |
|                   FULL_USAGE_DSP.LOD                          |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                    |     0.001 |
|   grp_g_sum_fu_1207                                           |     0.008 |
|     lenetSynthMatlab_bkb_U14                                  |     0.006 |
|       lenetSynthMatlab_ap_fadd_3_full_dsp_32_u                |     0.005 |
|         U0                                                    |     0.005 |
|           i_synth                                             |     0.005 |
|             ADDSUB_OP.ADDSUB                                  |     0.005 |
|               SPEED_OP.DSP.OP                                 |     0.005 |
|                 A_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                        |     0.001 |
|                   DSP2                                        |     0.001 |
|                   ZERO_14_DET.CARRY_MUX                       |     0.000 |
|                   ZERO_14_DET.ZERO_DET                        |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                   Z_14_LZD_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 DSP48E1_BODY.EXP                              |     0.002 |
|                   A_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   A_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   BMA_EXP_DELAY                               |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   CANCELLATION_DELAY                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   COND_DET_A                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   COND_DET_B                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   DET_SIGN_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                          |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY    |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   NUMB_CMP                                    |    <0.001 |
|                     NOT_FAST.CMP                              |    <0.001 |
|                       C_CHAIN                                 |    <0.001 |
|                   STATE_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   SUB_DELAY                                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                   |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                         |     0.001 |
|                   FULL_USAGE_DSP.LOD                          |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                    |     0.001 |
|   grp_sum_fu_1213                                             |     0.008 |
|     lenetSynthMatlab_bkb_U1                                   |     0.006 |
|       lenetSynthMatlab_ap_fadd_3_full_dsp_32_u                |     0.005 |
|         U0                                                    |     0.005 |
|           i_synth                                             |     0.005 |
|             ADDSUB_OP.ADDSUB                                  |     0.005 |
|               SPEED_OP.DSP.OP                                 |     0.005 |
|                 A_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_IP_DELAY                                    |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                        |     0.001 |
|                   DSP2                                        |     0.001 |
|                   ZERO_14_DET.CARRY_MUX                       |     0.000 |
|                   ZERO_14_DET.ZERO_DET                        |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                   Z_14_LZD_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 DSP48E1_BODY.EXP                              |     0.002 |
|                   A_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   A_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   BMA_EXP_DELAY                               |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_EXP_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   B_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   CANCELLATION_DELAY                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   COND_DET_A                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   COND_DET_B                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL               |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL              |    <0.001 |
|                       i_pipe                                  |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET              |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                   DET_SIGN_DELAY                              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                          |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY    |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   NUMB_CMP                                    |    <0.001 |
|                     NOT_FAST.CMP                              |    <0.001 |
|                       C_CHAIN                                 |    <0.001 |
|                   STATE_DELAY                                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   SUB_DELAY                                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                   |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                         |     0.001 |
|                   FULL_USAGE_DSP.LOD                          |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                   |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY              |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                    |     0.001 |
|   lenetSynthMatlab_bkb_U17                                    |     0.009 |
|     lenetSynthMatlab_ap_fadd_3_full_dsp_32_u                  |     0.006 |
|       U0                                                      |     0.006 |
|         i_synth                                               |     0.006 |
|           ADDSUB_OP.ADDSUB                                    |     0.006 |
|             SPEED_OP.DSP.OP                                   |     0.006 |
|               A_IP_DELAY                                      |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               B_IP_DELAY                                      |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                          |     0.001 |
|                 DSP2                                          |     0.001 |
|                 ZERO_14_DET.CARRY_MUX                         |     0.000 |
|                 ZERO_14_DET.ZERO_DET                          |    <0.001 |
|                   CARRY_ZERO_DET                              |    <0.001 |
|                 Z_14_LZD_DELAY                                |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               DSP48E1_BODY.EXP                                |     0.003 |
|                 A_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 A_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 BMA_EXP_DELAY                                 |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 CANCELLATION_DELAY                            |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 COND_DET_A                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 COND_DET_B                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 DET_SIGN_DELAY                                |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY      |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 NUMB_CMP                                      |    <0.001 |
|                   NOT_FAST.CMP                                |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                 STATE_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 SUB_DELAY                                     |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                     |    <0.001 |
|               DSP48E1_BODY.NORM_RND                           |     0.001 |
|                 FULL_USAGE_DSP.LOD                            |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                     |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY                |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND                      |     0.001 |
|   lenetSynthMatlab_tde_U18                                    |     0.002 |
|     lenetSynthMatlab_ap_fmul_2_max_dsp_32_u                   |     0.002 |
|       U0                                                      |     0.002 |
|         i_synth                                               |     0.002 |
|           MULT.OP                                             |     0.002 |
|             EXP                                               |    <0.001 |
|               COND_DET_A                                      |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                   CARRY_ZERO_DET                              |    <0.001 |
|               EXP_ADD.C_CHAIN                                 |    <0.001 |
|               EXP_PRE_RND_DEL                                 |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               IP_SIGN_DELAY                                   |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               SIG_DELAY                                       |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               STATE_DELAY                                     |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|             MULT                                              |    <0.001 |
|               DSP48E1_SPD_SGL_VARIANT.FIX_MULT                |    <0.001 |
|                 DSP1                                          |    <0.001 |
|                 DSP2                                          |    <0.001 |
|             OP                                                |    <0.001 |
|             R_AND_R                                           |    <0.001 |
|               LAT_OPT.FULL.R_AND_R                            |    <0.001 |
|                 DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                |    <0.001 |
|   lenetSynthMatlab_udo_U19                                    |     0.002 |
|     lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u                  |     0.002 |
|       U0                                                      |     0.002 |
|         i_synth                                               |     0.002 |
|           FIX_TO_FLT_OP.SPD.OP                                |     0.002 |
|             EXP                                               |    <0.001 |
|               ZERO_DELAY                                      |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                           |    <0.001 |
|             LZE                                               |    <0.001 |
|               ENCODE[0].DIST_DEL                              |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               ENCODE[1].DIST_DEL                              |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               ENCODE[1].MUX_0                                 |    <0.001 |
|                 OP_DEL                                        |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               TWO.DIST_DEL                                    |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               ZERO_DET_CC_1                                   |    <0.001 |
|               ZERO_DET_CC_2.CC                                |    <0.001 |
|             NEED_Z_DET.Z_DET                                  |    <0.001 |
|               ENCODE[1].Z_DET_DEL                             |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               ENCODE[2].Z_DET_DEL                             |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               Z_C_DEL                                         |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|             NORM_SHIFT                                        |    <0.001 |
|               MUX_LOOP[1].DEL_SHIFT                           |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               MUX_LOOP[2].DEL_SHIFT                           |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|             OP                                                |    <0.001 |
|             ROUND                                             |    <0.001 |
|               LOGIC.RND1                                      |     0.000 |
|               LOGIC.RND2                                      |    <0.001 |
|               RND_BIT_GEN                                     |     0.000 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1           |     0.000 |
|             Z_C_DEL                                           |    <0.001 |
|               i_pipe                                          |    <0.001 |
|   lenetSynthMatlab_vdy_U20                                    |     0.002 |
|     lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u                 |     0.002 |
|       U0                                                      |     0.002 |
|         i_synth                                               |     0.002 |
|           FLT_TO_FLT_OP.SPD.OP                                |     0.001 |
|             EXP                                               |    <0.001 |
|               COND_DET                                        |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                   CARRY_ZERO_DET                              |    <0.001 |
|             RND_REQ.ROUND                                     |     0.001 |
|               EXP_ADD.ADD                                     |    <0.001 |
|               LOGIC.RND1                                      |    <0.001 |
|               LOGIC.RND2                                      |    <0.001 |
|               RND_BIT_GEN                                     |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN      |    <0.001 |
|             RND_REQ.Z_DET_REQ.DET_ZERO                        |    <0.001 |
|               WIDE_NOR                                        |    <0.001 |
|   lenetSynthMatlab_wdI_U21                                    |    <0.001 |
|     lenetSynthMatlab_ap_fpext_0_no_dsp_32_u                   |    <0.001 |
|       U0                                                      |    <0.001 |
|         i_synth                                               |    <0.001 |
|           FLT_TO_FLT_OP.SPD.OP                                |    <0.001 |
|             EXP                                               |    <0.001 |
|               COND_DET                                        |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                  |    <0.001 |
|                   CARRY_ZERO_DET                              |    <0.001 |
|   lenetSynthMatlab_xdS_U22                                    |     0.009 |
|     lenetSynthMatlab_ap_dadd_4_full_dsp_64_u                  |     0.008 |
|       U0                                                      |     0.008 |
|         i_synth                                               |     0.008 |
|           ADDSUB_OP.ADDSUB                                    |     0.008 |
|             SPEED_OP.LOGIC.OP                                 |     0.008 |
|               ALIGN_BLK                                       |     0.002 |
|                 ALIGN_SHIFT                                   |    <0.001 |
|                   ALIGN_Z_D                                   |    <0.001 |
|                     EQ_ZERO                                   |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                 FRAC_ADDSUB                                   |     0.002 |
|                   DSP_ADD.FRAC_ADDSUB                         |     0.002 |
|                     DSP48E1_ADD.DSP48E1_ADD                   |     0.002 |
|                     DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                     LOGIC_ADD.ADD_0                           |    <0.001 |
|                     LOGIC_ADD.ADD_1                           |    <0.001 |
|                 ZERO_DEL                                      |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               ALIGN_DIST_0_DEL                                |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               A_IP_DELAY                                      |     0.001 |
|                 i_pipe                                        |     0.001 |
|               EXP                                             |     0.002 |
|                 A_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 A_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 BMA_EXP_DELAY                                 |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 CANCELLATION_DELAY                            |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 COND_DET_A                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 COND_DET_B                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |     0.000 |
|                     i_pipe                                    |     0.000 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 DET_SIGN_DELAY                                |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                 NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 NUMB_CMP                                      |    <0.001 |
|                   FAST_CMP.CMP_BOT                            |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                   FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                     WIDE_AND                                  |    <0.001 |
|                   FAST_CMP.CMP_TOP                            |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                 STATE_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 SUB_DELAY                                     |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               NORM                                            |     0.001 |
|                 LZE                                           |    <0.001 |
|                   ENCODE[0].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ENCODE[1].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   TWO.DIST_DEL                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ZERO_DET_CC_1                               |    <0.001 |
|                   ZERO_DET_CC_2.CC                            |    <0.001 |
|                 NORM_SHIFT                                    |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 ROUND                                         |    <0.001 |
|                   DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                   RND_BIT_GEN                                 |    <0.001 |
|                     NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |    <0.001 |
|                 ZEROS_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               OP                                              |    <0.001 |
|   lenetSynthMatlab_yd2_U23                                    |     0.003 |
|     lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u                    |     0.001 |
|       U0                                                      |     0.001 |
|         i_synth                                               |     0.001 |
|           COMP_OP.SPD.OP                                      |     0.001 |
|             STRUCT_CMP.A_EQ_B_DET                             |    <0.001 |
|               WIDE_AND                                        |    <0.001 |
|             STRUCT_CMP.A_EXP_ALL_ONE_DET                      |    <0.001 |
|               CARRY_ZERO_DET                                  |    <0.001 |
|             STRUCT_CMP.A_FRAC_NOT_ZERO_DET                    |    <0.001 |
|               WIDE_NOR                                        |    <0.001 |
|             STRUCT_CMP.A_GT_B_DET                             |    <0.001 |
|               C_CHAIN                                         |    <0.001 |
|             STRUCT_CMP.B_EXP_ALL_ONE_DET                      |    <0.001 |
|               CARRY_ZERO_DET                                  |    <0.001 |
|             STRUCT_CMP.B_FRAC_NOT_ZERO_DET                    |    <0.001 |
|               WIDE_NOR                                        |    <0.001 |
|             STRUCT_CMP.EXP_ALL_ZERO_DET                       |    <0.001 |
|               CARRY_ZERO_DET                                  |    <0.001 |
|   pool1ActivationMap_U                                        |     0.010 |
|     lenetSynthMatlab_cud_ram_U                                |     0.010 |
|   pool2ActivationMap_U                                        |     0.005 |
|     lenetSynthMatlab_hbi_ram_U                                |     0.005 |
|   relu1ActivationMap_U                                        |     0.035 |
|     lenetSynthMatlab_eOg_ram_U                                |     0.035 |
|   relu2ActivationMap_U                                        |     0.021 |
|     lenetSynthMatlab_jbC_ram_U                                |     0.021 |
|   relu3ActivationMap_U                                        |     0.008 |
|     lenetSynthMatlab_pcA_ram_U                                |     0.008 |
+---------------------------------------------------------------+-----------+


