Analysis & Synthesis report for LC3
Fri Feb 22 10:48:04 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated
 14. Parameter Settings for User Entity Instance: Memory:memory|mem:mem_inst|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "ALU:alu"
 17. Port Connectivity Checks: "EAB:eab"
 18. Port Connectivity Checks: "MARMux:mar_mux"
 19. Port Connectivity Checks: "Memory:memory"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 22 10:48:04 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; LC3                                         ;
; Top-level Entity Name              ; LC3                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 615                                         ;
;     Total combinational functions  ; 458                                         ;
;     Dedicated logic registers      ; 228                                         ;
; Total registers                    ; 228                                         ;
; Total pins                         ; 104                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 64                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; LC3                ; LC3                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; Register File/RegisterFile.v     ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v               ;         ;
; Register File/Register.v         ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v                   ;         ;
; Register File/mux_8_1_bit_16.v   ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v             ;         ;
; Register File/decoder_3_8.v      ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v                ;         ;
; Register File/d_flip_flop.v      ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v                ;         ;
; PC/PC.v                          ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/PC/PC.v                                    ;         ;
; PC/d_negedge_flip_flop.v         ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v                   ;         ;
; PC/bit_16_register.v             ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v                       ;         ;
; NZP/NZP_register.v               ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v                         ;         ;
; NZP/NZP.v                        ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v                                  ;         ;
; Memory/Memory.v                  ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v                            ;         ;
; Memory/mem.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v                               ;         ;
; MARMux/MARMux.v                  ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v                            ;         ;
; LC3Control/LC3Control.v          ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v                    ;         ;
; IR/IR.v                          ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/IR/IR.v                                    ;         ;
; EAB/EAB.v                        ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v                                  ;         ;
; ALU/ALU.v                        ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v                                  ;         ;
; LC3.v                            ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/LC3.v                                      ;         ;
; bus_tri_state_buffer.v           ; yes             ; User Verilog HDL File        ; C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_skf1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf                     ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER1/Digital Logic/LC-3/db/decode_rsa.tdf                          ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER1/Digital Logic/LC-3/db/decode_k8a.tdf                          ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER1/Digital Logic/LC-3/db/mux_qob.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 615       ;
;                                             ;           ;
; Total combinational functions               ; 458       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 308       ;
;     -- 3 input functions                    ; 121       ;
;     -- <=2 input functions                  ; 29        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 411       ;
;     -- arithmetic mode                      ; 47        ;
;                                             ;           ;
; Total registers                             ; 228       ;
;     -- Dedicated logic registers            ; 228       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 104       ;
; Total memory bits                           ; 64        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 244       ;
; Total fan-out                               ; 2553      ;
; Average fan-out                             ; 2.81      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+----------------------+--------------+
; |LC3                                         ; 458 (1)             ; 228 (0)                   ; 64          ; 0            ; 0       ; 0         ; 104  ; 0            ; |LC3                                                                                           ; LC3                  ; work         ;
;    |ALU:alu|                                 ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|ALU:alu                                                                                   ; ALU                  ; work         ;
;    |EAB:eab|                                 ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|EAB:eab                                                                                   ; EAB                  ; work         ;
;    |IR:ir|                                   ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir                                                                                     ; IR                   ; work         ;
;       |bit_16_register:register|             ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register                                                            ; bit_16_register      ; work         ;
;          |d_negedge_flip_flop:ff_0|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_0                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_10|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_10                                  ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_11|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_11                                  ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_12|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_12                                  ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_13|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_13                                  ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_14|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_14                                  ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_15|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_15                                  ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_1|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_1                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_2|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_2                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_3|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_3                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_4|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_4                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_5|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_5                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_6|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_6                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_7|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_7                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_8|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_8                                   ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_9|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|IR:ir|bit_16_register:register|d_negedge_flip_flop:ff_9                                   ; d_negedge_flip_flop  ; work         ;
;    |LC3Control:FSM|                          ; 89 (89)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|LC3Control:FSM                                                                            ; LC3Control           ; work         ;
;    |Memory:memory|                           ; 39 (38)             ; 18 (0)                    ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory                                                                             ; Memory               ; work         ;
;       |bit_16_register:MAR_reg|              ; 1 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MAR_reg                                                     ; bit_16_register      ; work         ;
;          |d_negedge_flip_flop:ff_0|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_0                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_1|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_1                            ; d_negedge_flip_flop  ; work         ;
;       |bit_16_register:MDR_reg|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg                                                     ; bit_16_register      ; work         ;
;          |d_negedge_flip_flop:ff_0|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_0                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_10|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_10                           ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_11|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_11                           ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_12|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_12                           ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_13|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_13                           ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_14|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_14                           ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_15|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_15                           ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_1|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_1                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_2|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_2                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_3|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_3                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_4|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_4                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_5|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_5                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_6|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_6                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_7|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_7                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_8|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_8                            ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_9|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|bit_16_register:MDR_reg|d_negedge_flip_flop:ff_9                            ; d_negedge_flip_flop  ; work         ;
;       |mem:mem_inst|                         ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|mem:mem_inst                                                                ; mem                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;             |altsyncram_skf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated ; altsyncram_skf1      ; work         ;
;    |PC:pc|                                   ; 18 (18)             ; 32 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc                                                                                     ; PC                   ; work         ;
;       |bit_16_register:pc_reg|               ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg                                                              ; bit_16_register      ; work         ;
;          |d_negedge_flip_flop:ff_0|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_0                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_10|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_10                                    ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_11|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_11                                    ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_12|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_12                                    ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_13|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_13                                    ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_14|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_14                                    ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_15|         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_15                                    ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_1|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_1                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_2|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_2                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_3|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_3                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_4|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_4                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_5|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_5                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_6|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_6                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_7|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_7                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_8|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_8                                     ; d_negedge_flip_flop  ; work         ;
;          |d_negedge_flip_flop:ff_9|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_9                                     ; d_negedge_flip_flop  ; work         ;
;    |RegisterFile:reg_file|                   ; 92 (8)              ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file                                                                     ; RegisterFile         ; work         ;
;       |Register:r0|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r0|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |Register:r1|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r1|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |Register:r2|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r2|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |Register:r3|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r3|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |Register:r4|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r4|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |Register:r5|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r5|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |Register:r6|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r6|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |Register:r7|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7                                                         ; Register             ; work         ;
;          |d_flip_flop:ff_0|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_0                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_10|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_10                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_11|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_11                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_12|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_12                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_13|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_13                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_14|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_14                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_15|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_15                                       ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_1|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_1                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_2|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_2                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_3|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_3                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_4|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_4                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_5|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_5                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_6|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_6                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_7|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_7                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_8|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_8                                        ; d_flip_flop          ; work         ;
;          |d_flip_flop:ff_9|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|Register:r7|d_flip_flop:ff_9                                        ; d_flip_flop          ; work         ;
;       |mux_8_1_bit_16:mux0|                  ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0                                                 ; mux_8_1_bit_16       ; work         ;
;       |mux_8_1_bit_16:mux1|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux1                                                 ; mux_8_1_bit_16       ; work         ;
;    |bus_tri_state_buffer:tsb|                ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC3|bus_tri_state_buffer:tsb                                                                  ; bus_tri_state_buffer ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 16           ; --           ; --           ; 1048576 ; None ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; bus_tri_state_buffer:tsb|Bus[0]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[1]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[2]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[3]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[4]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[5]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[6]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[7]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[8]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[9]                     ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[10]                    ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[11]                    ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[12]                    ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[13]                    ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[14]                    ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; bus_tri_state_buffer:tsb|Bus[15]                    ; bus_tri_state_buffer:tsb|Bus[15] ; yes                    ;
; Memory:memory|MDRIn[0]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[1]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[2]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[3]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[4]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[5]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[6]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[7]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[8]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[9]                              ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[10]                             ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[11]                             ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[12]                             ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[13]                             ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[14]                             ; Memory:memory|MDRIn[1]           ; yes                    ;
; Memory:memory|MDRIn[15]                             ; Memory:memory|MDRIn[1]           ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                                                    ; Reason for Removal                      ;
+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; LC3Control:FSM|selPC[0,1]                                                                                        ; Stuck at GND due to stuck port data_in  ;
; LC3Control:FSM|ldIR                                                                                              ; Stuck at VCC due to stuck port data_in  ;
; LC3Control:FSM|MDRSpcIn[1,2,14,15]                                                                               ; Merged with LC3Control:FSM|MDRSpcIn[0]  ;
; LC3Control:FSM|MDRSpcIn[3..8,11]                                                                                 ; Merged with LC3Control:FSM|MDRSpcIn[10] ;
; LC3Control:FSM|MDRSpcIn[9]                                                                                       ; Merged with LC3Control:FSM|MDRSpcIn[13] ;
; LC3Control:FSM|MARSpcIn[2..9,11,14,15]                                                                           ; Merged with LC3Control:FSM|MARSpcIn[10] ;
; LC3Control:FSM|MARSpcIn[13]                                                                                      ; Merged with LC3Control:FSM|MARSpcIn[12] ;
; LC3Control:FSM|ldMARSpcIn                                                                                        ; Merged with LC3Control:FSM|MARSpcIn[12] ;
; LC3Control:FSM|selEAB2[0]                                                                                        ; Merged with LC3Control:FSM|selEAB1      ;
; LC3Control:FSM|selMAR                                                                                            ; Merged with LC3Control:FSM|selEAB1      ;
; LC3Control:FSM|MDRSpcIn[10]                                                                                      ; Stuck at GND due to stuck port data_in  ;
; LC3Control:FSM|MARSpcIn[10]                                                                                      ; Stuck at GND due to stuck port data_in  ;
; LC3Control:FSM|selEAB1                                                                                           ; Stuck at GND due to stuck port data_in  ;
; LC3Control:FSM|MDRSpcIn[13]                                                                                      ; Stuck at VCC due to stuck port data_in  ;
; LC3Control:FSM|MARSpcIn[12]                                                                                      ; Stuck at VCC due to stuck port data_in  ;
; LC3Control:FSM|ldMDR                                                                                             ; Stuck at VCC due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q                                                ; Stuck at VCC due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q                                                ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q                                                ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q                                                 ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q                                                ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q                                                ; Stuck at GND due to stuck port data_in  ;
; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q                                                ; Stuck at VCC due to stuck port data_in  ;
; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0]       ; Stuck at VCC due to stuck port data_in  ;
; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1,2]     ; Stuck at GND due to stuck port data_in  ;
; LC3Control:FSM|selEAB2[1]                                                                                        ; Stuck at VCC due to stuck port data_in  ;
; LC3Control:FSM|ldMAR                                                                                             ; Stuck at VCC due to stuck port data_in  ;
; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0]   ; Stuck at VCC due to stuck port data_in  ;
; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1,2] ; Stuck at GND due to stuck port data_in  ;
; LC3Control:FSM|MDRSpcIn[12]                                                                                      ; Merged with LC3Control:FSM|MDRSpcIn[0]  ;
; LC3Control:FSM|MARSpcIn[1]                                                                                       ; Merged with LC3Control:FSM|MARSpcIn[0]  ;
; Total Number of Removed Registers = 60                                                                           ;                                         ;
+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                               ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; LC3Control:FSM|MARSpcIn[10] ; Stuck at GND              ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_14|Q,                                              ;
;                             ; due to stuck port data_in ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_15|Q,                                              ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_2|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_3|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_4|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_5|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_6|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_7|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_8|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_9|Q,                                               ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_10|Q,                                              ;
;                             ;                           ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_11|Q,                                              ;
;                             ;                           ; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[1],     ;
;                             ;                           ; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[2],     ;
;                             ;                           ; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[1], ;
;                             ;                           ; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[2]  ;
; LC3Control:FSM|MARSpcIn[12] ; Stuck at VCC              ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_13|Q,                                              ;
;                             ; due to stuck port data_in ; Memory:memory|bit_16_register:MAR_reg|d_negedge_flip_flop:ff_12|Q,                                              ;
;                             ;                           ; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|address_reg_a[0],     ;
;                             ;                           ; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|out_address_reg_a[0]  ;
+-----------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 228   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 180   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LC3|LC3Control:FSM|MDRSpcIn[0]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LC3|LC3Control:FSM|SR1[0]                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |LC3|LC3Control:FSM|MARSpcIn[12]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LC3|LC3Control:FSM|aluControl[1]                     ;
; 64:1               ; 2 bits    ; 84 LEs        ; 16 LEs               ; 68 LEs                 ; Yes        ; |LC3|LC3Control:FSM|next_state[5]                     ;
; 64:1               ; 4 bits    ; 168 LEs       ; 40 LEs               ; 128 LEs                ; Yes        ; |LC3|LC3Control:FSM|next_state[3]                     ;
; 64:1               ; 2 bits    ; 84 LEs        ; 10 LEs               ; 74 LEs                 ; Yes        ; |LC3|LC3Control:FSM|enaPC                             ;
; 64:1               ; 3 bits    ; 126 LEs       ; 9 LEs                ; 117 LEs                ; Yes        ; |LC3|LC3Control:FSM|ldMDR                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LC3|Memory:memory|MDRIn[7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LC3|Memory:memory|MDRIn[14]                          ;
; 9:1                ; 15 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |LC3|ALU:alu|adder_in_b[9]                            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LC3|bus_tri_state_buffer:tsb|Bus[12]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:memory|mem:mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_skf1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; Memory:memory|mem:mem_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                     ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu"                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IR   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (6 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EAB:eab"                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IR   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MARMux:mar_mux"                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IR   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:memory"                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; MAROut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 228                         ;
;     ENA               ; 177                         ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 2                           ;
;     plain             ; 48                          ;
; cycloneiii_lcell_comb ; 461                         ;
;     arith             ; 47                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 35                          ;
;     normal            ; 414                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 86                          ;
;         4 data inputs ; 308                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 6.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 22 10:47:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file register file/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file register file/register.v
    Info (12023): Found entity 1: Register File: C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file register file/mux_8_1_bit_16.v
    Info (12023): Found entity 1: mux_8_1_bit_16 File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file register file/decoder_3_8.v
    Info (12023): Found entity 1: decoder_3_8 File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file register file/d_flip_flop.v
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file pc/pc.v
    Info (12023): Found entity 1: PC File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pc/d_negedge_flip_flop.v
    Info (12023): Found entity 1: d_negedge_flip_flop File: C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file pc/bit_16_register.v
    Info (12023): Found entity 1: bit_16_register File: C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nzp/nzp_register.v
    Info (12023): Found entity 1: NZP_register File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file nzp/nzp.v
    Info (12023): Found entity 1: NZP File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memory/memory.v
    Info (12023): Found entity 1: Memory File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory/mem.v
    Info (12023): Found entity 1: mem File: C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file marmux/marmux.v
    Info (12023): Found entity 1: MARMux File: C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lc3control/lc3control.v
    Info (12023): Found entity 1: LC3Control File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ir/ir.v
    Info (12023): Found entity 1: IR File: C:/Users/USER1/Digital Logic/LC-3/IR/IR.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file eab/eab.v
    Info (12023): Found entity 1: EAB File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lc3.v
    Info (12023): Found entity 1: LC3 File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file bus_tri_state_buffer.v
    Info (12023): Found entity 1: bus_tri_state_buffer File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file general_tb.v
    Info (12023): Found entity 1: general_tb File: C:/Users/USER1/Digital Logic/LC-3/general_tb.v Line: 29
Info (12127): Elaborating entity "LC3" for the top level hierarchy
Info (12128): Elaborating entity "bus_tri_state_buffer" for hierarchy "bus_tri_state_buffer:tsb" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at bus_tri_state_buffer.v(28): inferring latch(es) for variable "Bus", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[0]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[1]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[2]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[3]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[4]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[5]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[6]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[7]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[8]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[9]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[10]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[11]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[12]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[13]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[14]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (10041): Inferred latch for "Bus[15]" at bus_tri_state_buffer.v(28) File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
Info (12128): Elaborating entity "LC3Control" for hierarchy "LC3Control:FSM" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 84
Warning (10034): Output port "reset" at LC3Control.v(37) has no driver File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 37
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:reg_file" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 92
Info (12128): Elaborating entity "decoder_3_8" for hierarchy "RegisterFile:reg_file|decoder_3_8:decoder" File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at decoder_3_8.v(15): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[0]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[1]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[2]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[3]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[4]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[5]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[6]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (10041): Inferred latch for "out[7]" at decoder_3_8.v(15) File: C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v Line: 15
Info (12128): Elaborating entity "Register" for hierarchy "RegisterFile:reg_file|Register:r0" File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 38
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "RegisterFile:reg_file|Register:r0|d_flip_flop:ff_0" File: C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v Line: 14
Info (12128): Elaborating entity "mux_8_1_bit_16" for hierarchy "RegisterFile:reg_file|mux_8_1_bit_16:mux0" File: C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at mux_8_1_bit_16.v(20): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[0]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[1]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[2]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[3]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[4]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[5]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[6]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[7]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[8]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[9]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[10]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[11]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[12]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[13]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[14]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (10041): Inferred latch for "out[15]" at mux_8_1_bit_16.v(20) File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 102
Warning (10230): Verilog HDL assignment warning at PC.v(29): truncated value with size 32 to match size of target (16) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at PC.v(33): inferring latch(es) for variable "PC", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[0]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[1]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[2]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[3]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[4]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[5]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[6]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[7]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[8]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[9]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[10]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[11]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[12]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[13]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[14]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (10041): Inferred latch for "PC[15]" at PC.v(33) File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Info (12128): Elaborating entity "bit_16_register" for hierarchy "PC:pc|bit_16_register:pc_reg" File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 25
Info (12128): Elaborating entity "d_negedge_flip_flop" for hierarchy "PC:pc|bit_16_register:pc_reg|d_negedge_flip_flop:ff_0" File: C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v Line: 15
Info (12128): Elaborating entity "NZP" for hierarchy "NZP:nzp" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 112
Warning (10240): Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable "N_buffer", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable "P_buffer", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable "Z_buffer", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 29
Info (10041): Inferred latch for "Z_buffer" at NZP.v(29) File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 29
Info (10041): Inferred latch for "P_buffer" at NZP.v(29) File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 29
Info (10041): Inferred latch for "N_buffer" at NZP.v(29) File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 29
Info (12128): Elaborating entity "NZP_register" for hierarchy "NZP:nzp|NZP_register:register" File: C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v Line: 27
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:memory" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 129
Warning (10240): Verilog HDL Always Construct warning at Memory.v(37): inferring latch(es) for variable "MDRIn", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[0]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[1]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[2]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[3]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[4]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[5]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[6]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[7]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[8]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[9]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[10]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[11]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[12]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[13]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[14]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (10041): Inferred latch for "MDRIn[15]" at Memory.v(37) File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
Info (12128): Elaborating entity "mem" for hierarchy "Memory:memory|mem:mem_inst" File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component" File: C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v Line: 85
Info (12130): Elaborated megafunction instantiation "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component" File: C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v Line: 85
Info (12133): Instantiated megafunction "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf
    Info (12023): Found entity 1: altsyncram_skf1 File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_skf1" for hierarchy "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/USER1/Digital Logic/LC-3/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|decode_rsa:decode3" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/USER1/Digital Logic/LC-3/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|decode_k8a:rden_decode" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Users/USER1/Digital Logic/LC-3/db/mux_qob.tdf Line: 22
Info (12128): Elaborating entity "mux_qob" for hierarchy "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|mux_qob:mux2" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 46
Info (12128): Elaborating entity "MARMux" for hierarchy "MARMux:mar_mux" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 137
Info (12128): Elaborating entity "IR" for hierarchy "IR:ir" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 145
Info (12128): Elaborating entity "EAB" for hierarchy "EAB:eab" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 154
Warning (10240): Verilog HDL Always Construct warning at EAB.v(26): inferring latch(es) for variable "adder_input_1", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at EAB.v(38): inferring latch(es) for variable "mux_2_input", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 38
Info (10041): Inferred latch for "mux_2_input[0]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[1]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[2]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[3]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[4]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[5]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[6]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[7]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[8]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[9]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[10]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[11]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[12]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[13]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[14]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (10041): Inferred latch for "mux_2_input[15]" at EAB.v(40) File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 162
Warning (10240): Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable "aluOut", which holds its previous value in one or more paths through the always construct File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[0]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[1]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[2]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[3]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[4]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[5]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[6]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[7]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[8]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[9]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[10]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[11]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[12]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[13]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[14]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Info (10041): Inferred latch for "aluOut[15]" at ALU.v(39) File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "PC:pc|PC[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "PC:pc|PC[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/PC/PC.v Line: 33
Warning (14026): LATCH primitive "ALU:alu|aluOut[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "ALU:alu|aluOut[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v Line: 39
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux1|out[0]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[8]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[7]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[6]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[5]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[4]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[3]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[2]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "RegisterFile:reg_file|mux_8_1_bit_16:mux0|out[1]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v Line: 20
Warning (14026): LATCH primitive "EAB:eab|mux_2_input[15]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Warning (14026): LATCH primitive "EAB:eab|mux_2_input[14]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Warning (14026): LATCH primitive "EAB:eab|mux_2_input[13]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Warning (14026): LATCH primitive "EAB:eab|mux_2_input[12]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Warning (14026): LATCH primitive "EAB:eab|mux_2_input[11]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Warning (14026): LATCH primitive "EAB:eab|mux_2_input[10]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Warning (14026): LATCH primitive "EAB:eab|mux_2_input[9]" is permanently enabled File: C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v Line: 40
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 47
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 783
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1151
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1887
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1519
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2255
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2623
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 70
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 806
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1174
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1910
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1542
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2278
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2646
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 93
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 829
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1197
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1933
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1565
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2301
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2669
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 116
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 852
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1220
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1956
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1588
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2324
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2692
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 139
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 875
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1243
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1979
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1611
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2347
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2715
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 162
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 898
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1266
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2002
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1634
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2370
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2738
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 185
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 921
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1289
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2025
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1657
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2393
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2761
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 208
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 944
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1312
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2048
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1680
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2416
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2784
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 231
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 967
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1335
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2071
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a72" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1703
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2439
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2807
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 254
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 990
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1358
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2094
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1726
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2462
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2830
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 277
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1013
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1381
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2117
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1749
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2485
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2853
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 300
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1036
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1404
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2140
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a75" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1772
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2508
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2876
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 323
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1059
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1427
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2163
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1795
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a108" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2531
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2899
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 346
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1082
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1450
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2186
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1818
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2554
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2922
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 369
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1105
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1473
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2209
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1841
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2577
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2945
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 392
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1128
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1496
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a95" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2232
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 1864
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2600
        Warning (14320): Synthesized away node "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 2968
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[0] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[1] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[2] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[3] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[4] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[5] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[6] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[7] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[8] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[9] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[10] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[11] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[12] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[13] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[14] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaPC File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch bus_tri_state_buffer:tsb|Bus[15] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|enaMARM File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 38
Warning (13012): Latch Memory:memory|MDRIn[0] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[1] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[1] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[1] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[2] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[1] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[3] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[4] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[5] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[6] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[7] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[8] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[9] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[10] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[11] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[12] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[1] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[13] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[0] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[14] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[1] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13012): Latch Memory:memory|MDRIn[15] has unsafe behavior File: C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LC3Control:FSM|selMDR[1] File: C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "MDRSpcIn[3]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[4]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[5]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[6]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[7]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[8]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[9]" is stuck at VCC File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[10]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[11]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MDRSpcIn[13]" is stuck at VCC File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[2]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[3]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[4]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[5]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[6]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[7]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[8]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[9]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[10]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[11]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[12]" is stuck at VCC File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[13]" is stuck at VCC File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[14]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "MARSpcIn[15]" is stuck at GND File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 45
    Warning (13410): Pin "ldMARSpcIn" is stuck at VCC File: C:/Users/USER1/Digital Logic/LC-3/LC3.v Line: 46
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 11 MSB VCC or GND address nodes from RAM block "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM" File: C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf Line: 415
Info (144001): Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 770 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 103 output pins
    Info (21061): Implemented 650 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Fri Feb 22 10:48:04 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg.


