[Documentation](../../README.md) > [Bytecode Format](../README.md) > [Effective Address](../EffectiveAddress.md)

## General Purpose Register Indirect with (Scaled) Index

The contents of the register, plus an optionally scaled index value taken from a second register are used as the address of the operand in memory. The index size and scale factor are selectable.

General syntax: `(r<A>, r<I>.<b|w|l|q> [* <2|4|8>])`

Examples:

        (r0, r1.b)
        (a0, d1.q * 2)
        (sp, d5.l* 8)
        (r0, a0.q * 4)

* Allowed base register names: r0 ... r15, a0 ... a7, sp
* Allowed index register names: r0 ... r15, d0 ... d7, a0 ... a7, sp
* All bits of the base register are used.
* For .b, .w and .l sized indexes, the register fragment is treated as a signed value:
    - For a .b index, a register value of 0x00000000000000FF is interpreted as -1, not 255.

| Mode | Bytecode | Ext 0 |
| - | - | - |
| `(r<A>, r<I>.b)` | REG_IND_IDXB | 0x*AI* |
| `(r<A>, r<I>.w)` | REG_IND_IDXW | 0x*AI* |
| `(r<A>, r<I>.l)` | REG_IND_IDXL | 0x*AI* |
| `(r<A>, r<I>.q)` | REG_IND_IDXQ | 0x*AI* |
| `(r<A>, r<I>.b * 2)` | REG_IND_IDXB_2 | 0x*AI* |
| `(r<A>, r<I>.w * 2)` | REG_IND_IDXW_2 | 0x*AI* |
| `(r<A>, r<I>.l * 2)` | REG_IND_IDXL_2 | 0x*AI* |
| `(r<A>, r<I>.q * 2)` | REG_IND_IDXQ_2 | 0x*AI* |
| `(r<A>, r<I>.b * 4)` | REG_IND_IDXB_4 | 0x*AI* |
| `(r<A>, r<I>.w * 4)` | REG_IND_IDXW_4 | 0x*AI* |
| `(r<A>, r<I>.l * 4)` | REG_IND_IDXL_4 | 0x*AI* |
| `(r<A>, r<I>.q * 4)` | REG_IND_IDXQ_4 | 0x*AI* |
| `(r<A>, r<I>.b * 8)` | REG_IND_IDXB_8 | 0x*AI* |
| `(r<A>, r<I>.w * 8)` | REG_IND_IDXW_8 | 0x*AI* |
| `(r<A>, r<I>.l * 8)` | REG_IND_IDXL_8 | 0x*AI* |
| `(r<A>, r<I>.q * 8)` | REG_IND_IDXQ_8 | 0x*AI* |

[<< Floating Point Register Direct](./p_08.md) | [General Purpose Register Indirect with (Scaled) Index and Displacement >>](./p_10.md)
