Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue May  9 16:50:27 2023
| Host              : client32 running 64-bit Ubuntu 16.04.7 LTS
| Command           : report_timing_summary -max_paths 10 -file check_40G_sim_wrapper_timing_summary_routed.rpt -pb check_40G_sim_wrapper_timing_summary_routed.pb -rpx check_40G_sim_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : check_40G_sim_wrapper
| Device            : xczu19eg-ffvd1760
| Speed File        : -3  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.857     -595.544                    834                96003        0.003        0.000                      0                95947        0.400        0.000                       0                 55013  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}          10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
gt_ref_clk_0_clk_p                                                                                   {0.000 3.200}          6.400           156.250         
  qpll0outclk_out[0]                                                                                 {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                                                                                  {0.000 1.600}          3.200           312.500         
      l_ethernet_0_rx_clk_out_0                                                                      {0.000 3.200}          6.400           156.250         
    rxoutclkpcs_out[0]                                                                               {0.000 1.552}          3.103           322.266         
    txoutclk_out[0]                                                                                  {0.000 1.600}          3.200           312.500         
      l_ethernet_0_tx_clk_out_0                                                                      {0.000 3.200}          6.400           156.250         
  qpll0outrefclk_out[0]                                                                              {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   4.442        0.000                      0                33735        0.015        0.000                      0                33735        3.200        0.000                       0                 24791  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.811        0.000                      0                 1080        0.012        0.000                      0                 1080       24.532        0.000                       0                   515  
    rxoutclk_out[0]                                                                                                                                                                                                                                    0.420        0.000                       0                     3  
      l_ethernet_0_rx_clk_out_0                                                                            1.005        0.000                      0                34612        0.014        0.000                      0                34612        0.556        0.000                       0                 17289  
    rxoutclkpcs_out[0]                                                                                     2.393        0.000                      0                    8        0.040        0.000                      0                    8        1.277        0.000                       0                    10  
    txoutclk_out[0]                                                                                                                                                                                                                                    0.400        0.000                       0                     3  
      l_ethernet_0_tx_clk_out_0                                                                            0.768        0.000                      0                25404        0.015        0.000                      0                25404        0.604        0.000                       0                 12402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.658        0.000                      0                    8                                                                        
l_ethernet_0_tx_clk_out_0                                                                            clk_pl_0                                                                                                   6.039        0.000                      0                   20                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.625        0.000                      0                    8                                                                        
clk_pl_0                                                                                             l_ethernet_0_tx_clk_out_0                                                                                 -0.857     -595.544                    834                  854        0.003        0.000                      0                  834  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.551        0.000                      0                  220        0.093        0.000                      0                  220  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.163        0.000                      0                  100        0.125        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.527ns (9.585%)  route 4.971ns (90.415%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 11.409 - 10.000 ) 
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.172ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.154ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.248     1.491    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y54         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.561 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[7]/Q
                         net (fo=56, routed)          2.065     3.626    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[7]
    SLICE_X60Y140        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     3.715 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_69/O
                         net (fo=1, routed)           0.079     3.794    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_69_n_0
    SLICE_X60Y141        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.082     3.876 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_37/O
                         net (fo=1, routed)           0.137     4.013    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_37_n_0
    SLICE_X61Y141        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     4.044 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_15/O
                         net (fo=259, routed)         1.622     5.666    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data[0]_i_3
    SLICE_X76Y94         MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.064     5.730 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data_reg[8]_i_7/O
                         net (fo=1, routed)           0.567     6.297    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[8]_i_2_1
    SLICE_X70Y113        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     6.386 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.012     6.398    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[8]_i_3_n_0
    SLICE_X70Y113        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.452 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[8]_i_2/O
                         net (fo=1, routed)           0.441     6.893    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[8]_i_2_n_0
    SLICE_X51Y98         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     6.941 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.048     6.989    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_23
    SLICE_X51Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.214    11.409    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X51Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[8]/C
                         clock pessimism              0.086    11.495    
                         clock uncertainty           -0.087    11.408    
    SLICE_X51Y98         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023    11.431    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.611ns (11.148%)  route 4.870ns (88.852%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 11.408 - 10.000 ) 
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.172ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.154ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.248     1.491    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y54         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.561 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[7]/Q
                         net (fo=56, routed)          2.065     3.626    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[7]
    SLICE_X60Y140        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     3.715 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_69/O
                         net (fo=1, routed)           0.079     3.794    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_69_n_0
    SLICE_X60Y141        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.082     3.876 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_37/O
                         net (fo=1, routed)           0.137     4.013    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_37_n_0
    SLICE_X61Y141        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     4.044 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_15/O
                         net (fo=259, routed)         1.611     5.655    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data[0]_i_3
    SLICE_X80Y97         MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.061     5.716 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data_reg[14]_i_7/O
                         net (fo=1, routed)           0.445     6.161    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[14]_i_2_1
    SLICE_X67Y116        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     6.250 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[14]_i_3/O
                         net (fo=1, routed)           0.012     6.262    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[14]_i_3_n_0
    SLICE_X67Y116        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.316 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[14]_i_2/O
                         net (fo=1, routed)           0.471     6.787    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[14]_i_2_n_0
    SLICE_X51Y97         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     6.922 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.050     6.972    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_17
    SLICE_X51Y97         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.213    11.408    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X51Y97         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[14]/C
                         clock pessimism              0.086    11.494    
                         clock uncertainty           -0.087    11.407    
    SLICE_X51Y97         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    11.430    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 0.917ns (16.810%)  route 4.538ns (83.190%))
  Logic Levels:           10  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 11.403 - 10.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.172ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.154ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.258     1.501    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y58         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.571 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/Q
                         net (fo=55, routed)          1.950     3.521    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[8]
    SLICE_X61Y136        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     3.568 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_107/O
                         net (fo=1, routed)           0.198     3.766    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_107_n_0
    SLICE_X61Y136        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.114     3.880 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_72/O
                         net (fo=8, routed)           0.196     4.076    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_72_n_0
    SLICE_X62Y136        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.133     4.209 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[3]_i_23/O
                         net (fo=130, routed)         0.842     5.051    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[0]_i_23_1
    SLICE_X59Y99         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.081     5.132 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[2]_i_43/O
                         net (fo=1, routed)           0.029     5.161    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[2]_i_43_n_0
    SLICE_X59Y99         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.055     5.216 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[2]_i_23/O
                         net (fo=1, routed)           0.000     5.216    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[2]_i_23_n_0
    SLICE_X59Y99         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.032     5.248 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[2]_i_11/O
                         net (fo=1, routed)           0.561     5.809    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[2]_i_11_n_0
    SLICE_X68Y120        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     5.944 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[2]_i_5/O
                         net (fo=1, routed)           0.284     6.228    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[2]_i_5_n_0
    SLICE_X69Y108        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     6.342 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[2]_i_3/O
                         net (fo=1, routed)           0.012     6.354    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[2]_i_3_n_0
    SLICE_X69Y108        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.408 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.418     6.826    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[2]_i_2_n_0
    SLICE_X50Y98         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.082     6.908 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.048     6.956    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_29
    SLICE_X50Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.208    11.403    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X50Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[2]/C
                         clock pessimism              0.086    11.489    
                         clock uncertainty           -0.087    11.402    
    SLICE_X50Y98         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023    11.425    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.879ns (16.078%)  route 4.588ns (83.922%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 11.411 - 10.000 ) 
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.172ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.154ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.248     1.491    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y54         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.561 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[6]/Q
                         net (fo=59, routed)          1.949     3.510    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[6]
    SLICE_X59Y134        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.081     3.591 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_110/O
                         net (fo=1, routed)           0.254     3.845    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_110_n_0
    SLICE_X59Y134        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.062     3.907 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_75/O
                         net (fo=8, routed)           0.178     4.085    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_75_n_0
    SLICE_X60Y135        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     4.166 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[24]_i_34/O
                         net (fo=150, routed)         0.761     4.927    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[24]_i_27_0
    SLICE_X76Y169        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.113     5.040 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data[20]_i_46/O
                         net (fo=1, routed)           0.029     5.069    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data[20]_i_46_n_0
    SLICE_X76Y169        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.055     5.124 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[20]_i_27/O
                         net (fo=1, routed)           0.000     5.124    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[20]_i_27_n_0
    SLICE_X76Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.032     5.156 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[20]_i_13/O
                         net (fo=1, routed)           0.628     5.784    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[20]_i_3_1
    SLICE_X70Y130        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.135     5.919 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[20]_i_5/O
                         net (fo=1, routed)           0.270     6.189    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[20]_i_5_n_0
    SLICE_X70Y118        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     6.303 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[20]_i_3/O
                         net (fo=1, routed)           0.012     6.315    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[20]_i_3_n_0
    SLICE_X70Y118        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.369 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[20]_i_2/O
                         net (fo=1, routed)           0.458     6.827    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[20]_i_2_n_0
    SLICE_X51Y100        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     6.909 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[20]_i_1/O
                         net (fo=1, routed)           0.049     6.958    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_11
    SLICE_X51Y100        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.216    11.411    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X51Y100        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[20]/C
                         clock pessimism              0.086    11.497    
                         clock uncertainty           -0.087    11.410    
    SLICE_X51Y100        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.023    11.433    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[20]
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.798ns (14.712%)  route 4.626ns (85.288%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 11.414 - 10.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.172ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.154ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.258     1.501    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y58         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.571 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/Q
                         net (fo=55, routed)          1.950     3.521    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[8]
    SLICE_X61Y136        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     3.568 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_107/O
                         net (fo=1, routed)           0.198     3.766    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_107_n_0
    SLICE_X61Y136        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.114     3.880 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_72/O
                         net (fo=8, routed)           0.200     4.080    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_72_n_0
    SLICE_X64Y135        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.114     4.194 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[19]_i_23/O
                         net (fo=128, routed)         0.850     5.044    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data[19]_i_19
    SLICE_X85Y102        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     5.093 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data[17]_i_34/O
                         net (fo=1, routed)           0.341     5.434    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_2048_4095_bytes_count_syncer/IP2Bus_Data_reg[17]_i_7_0
    SLICE_X78Y102        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.133     5.567 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_2048_4095_bytes_count_syncer/IP2Bus_Data[17]_i_19/O
                         net (fo=1, routed)           0.012     5.579    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_2048_4095_bytes_count_syncer/IP2Bus_Data[17]_i_19_n_0
    SLICE_X78Y102        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     5.633 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_2048_4095_bytes_count_syncer/IP2Bus_Data_reg[17]_i_7/O
                         net (fo=1, routed)           0.493     6.126    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[17]_i_2_1
    SLICE_X70Y119        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     6.207 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[17]_i_3/O
                         net (fo=1, routed)           0.012     6.219    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[17]_i_3_n_0
    SLICE_X70Y119        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.273 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[17]_i_2/O
                         net (fo=1, routed)           0.520     6.793    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[17]_i_2_n_0
    SLICE_X51Y99         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.082     6.875 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.050     6.925    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_14
    SLICE_X51Y99         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.219    11.414    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X51Y99         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[17]/C
                         clock pessimism              0.086    11.500    
                         clock uncertainty           -0.087    11.413    
    SLICE_X51Y99         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    11.436    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[17]
  -------------------------------------------------------------------
                         required time                         11.436    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.694ns (12.892%)  route 4.689ns (87.108%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 11.410 - 10.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.172ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.154ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.258     1.501    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y58         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.571 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/Q
                         net (fo=55, routed)          2.039     3.610    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[8]
    SLICE_X62Y137        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.047     3.657 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_120/O
                         net (fo=1, routed)           0.056     3.713    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_120_n_0
    SLICE_X62Y137        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.134     3.847 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_81/O
                         net (fo=5, routed)           0.141     3.988    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_81_n_0
    SLICE_X63Y135        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.047     4.035 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[23]_i_35/O
                         net (fo=96, routed)          1.095     5.130    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_512_1023_bytes_count_syncer/IP2Bus_Data_reg[16]_i_13
    SLICE_X73Y169        MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.058     5.188 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_512_1023_bytes_count_syncer/IP2Bus_Data_reg[21]_i_28/O
                         net (fo=1, routed)           0.000     5.188    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data[21]_i_5
    SLICE_X73Y169        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.216 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[21]_i_13/O
                         net (fo=1, routed)           0.527     5.743    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[21]_i_3_1
    SLICE_X70Y131        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.135     5.878 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[21]_i_5/O
                         net (fo=1, routed)           0.319     6.197    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[21]_i_5_n_0
    SLICE_X68Y118        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.286 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[21]_i_3/O
                         net (fo=1, routed)           0.012     6.298    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[21]_i_3_n_0
    SLICE_X68Y118        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.352 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[21]_i_2/O
                         net (fo=1, routed)           0.451     6.803    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[21]_i_2_n_0
    SLICE_X51Y99         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     6.835 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[21]_i_1/O
                         net (fo=1, routed)           0.049     6.884    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_10
    SLICE_X51Y99         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.215    11.410    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X51Y99         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[21]/C
                         clock pessimism              0.086    11.496    
                         clock uncertainty           -0.087    11.409    
    SLICE_X51Y99         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    11.432    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[21]
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.650ns (12.095%)  route 4.724ns (87.905%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 11.403 - 10.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.172ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.154ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.258     1.501    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y58         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.571 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/Q
                         net (fo=55, routed)          2.039     3.610    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[8]
    SLICE_X62Y137        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.047     3.657 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_120/O
                         net (fo=1, routed)           0.056     3.713    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_120_n_0
    SLICE_X62Y137        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.134     3.847 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_81/O
                         net (fo=5, routed)           0.141     3.988    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_81_n_0
    SLICE_X63Y135        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.047     4.035 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[23]_i_35/O
                         net (fo=96, routed)          1.054     5.089    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[16]_i_13_0
    SLICE_X72Y169        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.057     5.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[16]_i_27/O
                         net (fo=1, routed)           0.000     5.146    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[16]_i_27_n_0
    SLICE_X72Y169        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.028     5.174 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[16]_i_13/O
                         net (fo=1, routed)           0.541     5.715    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[16]_i_3_1
    SLICE_X69Y128        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     5.764 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[16]_i_5/O
                         net (fo=1, routed)           0.319     6.083    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[16]_i_5_n_0
    SLICE_X68Y119        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.133     6.216 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[16]_i_3/O
                         net (fo=1, routed)           0.012     6.228    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[16]_i_3_n_0
    SLICE_X68Y119        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.282 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[16]_i_2/O
                         net (fo=1, routed)           0.512     6.794    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[16]_i_2_n_0
    SLICE_X50Y98         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     6.825 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[16]_i_1/O
                         net (fo=1, routed)           0.050     6.875    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_15
    SLICE_X50Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.208    11.403    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X50Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[16]/C
                         clock pessimism              0.086    11.489    
                         clock uncertainty           -0.087    11.402    
    SLICE_X50Y98         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023    11.425    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[16]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 0.837ns (15.642%)  route 4.514ns (84.358%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 11.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.172ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.154ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.248     1.491    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y54         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.561 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[6]/Q
                         net (fo=59, routed)          1.949     3.510    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[6]
    SLICE_X59Y134        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.081     3.591 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_110/O
                         net (fo=1, routed)           0.254     3.845    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_110_n_0
    SLICE_X59Y134        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.062     3.907 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_75/O
                         net (fo=8, routed)           0.178     4.085    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_75_n_0
    SLICE_X60Y135        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     4.166 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[24]_i_34/O
                         net (fo=150, routed)         0.740     4.906    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_1519_1522_bytes_count_syncer/IP2Bus_Data_reg[24]_i_28
    SLICE_X75Y168        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.135     5.041 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_1519_1522_bytes_count_syncer/IP2Bus_Data[22]_i_49/O
                         net (fo=1, routed)           0.013     5.054    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_512_1023_bytes_count_syncer/IP2Bus_Data_reg[22]_i_13
    SLICE_X75Y168        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     5.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_512_1023_bytes_count_syncer/IP2Bus_Data_reg[22]_i_28/O
                         net (fo=1, routed)           0.000     5.103    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data[22]_i_5
    SLICE_X75Y168        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.131 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[22]_i_13/O
                         net (fo=1, routed)           0.590     5.721    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[22]_i_3_1
    SLICE_X69Y129        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     5.803 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[22]_i_5/O
                         net (fo=1, routed)           0.269     6.072    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[22]_i_5_n_0
    SLICE_X69Y117        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.114     6.186 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[22]_i_3/O
                         net (fo=1, routed)           0.012     6.198    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[22]_i_3_n_0
    SLICE_X69Y117        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.252 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[22]_i_2/O
                         net (fo=1, routed)           0.458     6.710    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[22]_i_2_n_0
    SLICE_X51Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     6.791 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[22]_i_1/O
                         net (fo=1, routed)           0.051     6.842    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_9
    SLICE_X51Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.218    11.413    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X51Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[22]/C
                         clock pessimism              0.086    11.499    
                         clock uncertainty           -0.087    11.412    
    SLICE_X51Y98         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023    11.435    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.779ns (14.632%)  route 4.545ns (85.368%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 11.403 - 10.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.172ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.154ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.258     1.501    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y58         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.571 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/Q
                         net (fo=55, routed)          1.950     3.521    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[8]
    SLICE_X61Y136        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     3.568 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_107/O
                         net (fo=1, routed)           0.198     3.766    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_107_n_0
    SLICE_X61Y136        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.114     3.880 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_72/O
                         net (fo=8, routed)           0.196     4.076    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_72_n_0
    SLICE_X62Y136        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.133     4.209 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[3]_i_23/O
                         net (fo=130, routed)         1.099     5.308    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_8192_9215_bytes_count_syncer/IP2Bus_Data_reg[0]_i_20_1
    SLICE_X80Y81         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.398 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_8192_9215_bytes_count_syncer/IP2Bus_Data[0]_i_36/O
                         net (fo=1, routed)           0.012     5.410    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_8192_9215_bytes_count_syncer/IP2Bus_Data[0]_i_36_n_0
    SLICE_X80Y81         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.049     5.459 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_8192_9215_bytes_count_syncer/IP2Bus_Data_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     5.459    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data[0]_i_3_0
    SLICE_X80Y81         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.487 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_tx_packet_1523_1548_bytes_count_syncer/IP2Bus_Data_reg[0]_i_7/O
                         net (fo=1, routed)           0.566     6.053    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[0]_i_2_1
    SLICE_X69Y106        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.133     6.186 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[0]_i_3/O
                         net (fo=1, routed)           0.012     6.198    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[0]_i_3_n_0
    SLICE_X69Y106        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.252 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[0]_i_2/O
                         net (fo=1, routed)           0.497     6.749    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[0]_i_2_n_0
    SLICE_X50Y98         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061     6.810 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.015     6.825    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_31
    SLICE_X50Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.208    11.403    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X50Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[0]/C
                         clock pessimism              0.086    11.489    
                         clock uncertainty           -0.087    11.402    
    SLICE_X50Y98         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024    11.426    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.847ns (15.888%)  route 4.484ns (84.112%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 11.413 - 10.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.172ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.154ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.258     1.501    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X28Y58         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.571 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/Bus2IP_Addr_reg_reg[8]/Q
                         net (fo=55, routed)          2.062     3.633    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/p_0_in[8]
    SLICE_X64Y135        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     3.722 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_71/O
                         net (fo=8, routed)           0.258     3.980    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[31]_i_71_n_0
    SLICE_X62Y136        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.114     4.094 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data[11]_i_23/O
                         net (fo=128, routed)         0.724     4.818    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_1519_1522_bytes_count_syncer/IP2Bus_Data_reg[11]_i_29
    SLICE_X78Y160        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.114     4.932 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_1519_1522_bytes_count_syncer/IP2Bus_Data[10]_i_53/O
                         net (fo=1, routed)           0.013     4.945    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_512_1023_bytes_count_syncer/IP2Bus_Data_reg[10]_i_13
    SLICE_X78Y160        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.994 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_512_1023_bytes_count_syncer/IP2Bus_Data_reg[10]_i_28/O
                         net (fo=1, routed)           0.000     4.994    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data[10]_i_5
    SLICE_X78Y160        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     5.022 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_packet_64_bytes_count_syncer/IP2Bus_Data_reg[10]_i_13/O
                         net (fo=1, routed)           0.576     5.598    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[10]_i_3_1
    SLICE_X67Y125        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.114     5.712 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.327     6.039    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[10]_i_5_n_0
    SLICE_X67Y114        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.133     6.172 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.012     6.184    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[10]_i_3_n_0
    SLICE_X67Y114        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     6.238 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[10]_i_2/O
                         net (fo=1, routed)           0.462     6.700    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data_reg[10]_i_2_n_0
    SLICE_X51Y98         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.082     6.782 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.050     6.832    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_check_40G_sim_xxv_ethernet_0_0_stat_rx_oversize_count_syncer_n_21
    SLICE_X51Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.218    11.413    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/s_axi_aclk_0
    SLICE_X51Y98         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[10]/C
                         clock pessimism              0.086    11.499    
                         clock uncertainty           -0.087    11.412    
    SLICE_X51Y98         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023    11.435    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/IP2Bus_Data_reg[10]
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  4.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.054ns (36.735%)  route 0.093ns (63.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.346ns (routing 0.154ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.172ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.346     1.541    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/s_dclk_o
    SLICE_X78Y305        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y305        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.595 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.093     1.688    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/slaveRegDo_muConfig[4135]_40[5]
    SLICE_X80Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.528     1.771    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/s_dclk_o
    SLICE_X80Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism             -0.145     1.626    
    SLICE_X80Y304        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.673    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.074ns (46.835%)  route 0.084ns (53.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.245ns (routing 0.154ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.172ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.245     1.440    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X51Y211        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y211        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.494 f  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/Q
                         net (fo=23, routed)          0.061     1.555    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[0]
    SLICE_X51Y210        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.020     1.575 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[15]_i_2/O
                         net (fo=1, routed)           0.023     1.598    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[15]_i_2_n_0
    SLICE_X51Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.401     1.644    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X51Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[15]/C
                         clock pessimism             -0.111     1.533    
    SLICE_X51Y210        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.579    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.056ns (38.356%)  route 0.090ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.338ns (routing 0.154ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.172ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.338     1.533    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X78Y290        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y290        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.056     1.589 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.090     1.679    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_do_o[2]
    SLICE_X80Y291        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.503     1.746    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X80Y291        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism             -0.133     1.613    
    SLICE_X80Y291        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.660    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.053ns (33.974%)  route 0.103ns (66.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.106ns (routing 0.154ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.172ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.106     1.301    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X27Y49         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.053     1.354 r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[1]/Q
                         net (fo=2, routed)           0.103     1.457    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA1
    SLICE_X27Y48         RAMD32                                       r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.304     1.547    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X27Y48         RAMD32                                       r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.164     1.383    
    SLICE_X27Y48         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.055     1.438    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.053ns (44.915%)  route 0.065ns (55.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.875ns (routing 0.104ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.117ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.875     1.047    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/s_dclk_o
    SLICE_X67Y219        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y219        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.086 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.047     1.133    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg_n_0_[11]
    SLICE_X66Y219        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.147 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow[10]_i_1__73/O
                         net (fo=1, routed)           0.018     1.165    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow[10]
    SLICE_X66Y219        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.988     1.202    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/s_dclk_o
    SLICE_X66Y219        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism             -0.103     1.099    
    SLICE_X66Y219        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.145    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.861ns (routing 0.104ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.117ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.861     1.033    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X49Y202        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.072 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.034     1.106    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X49Y202        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.971     1.185    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X49Y202        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.146     1.039    
    SLICE_X49Y202        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.086    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.875ns (routing 0.104ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.117ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.875     1.047    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/s_dclk_o
    SLICE_X61Y223        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y223        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.086 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.034     1.120    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/s_do_o[10]
    SLICE_X61Y223        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.988     1.202    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/s_dclk_o
    SLICE_X61Y223        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism             -0.149     1.053    
    SLICE_X61Y223        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.100    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.053ns (45.299%)  route 0.064ns (54.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.903ns (routing 0.104ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.117ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.903     1.075    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X61Y300        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y300        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.114 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.048     1.162    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X60Y300        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     1.176 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[14]_i_1__4/O
                         net (fo=1, routed)           0.016     1.192    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[14]
    SLICE_X60Y300        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.024     1.238    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X60Y300        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.113     1.125    
    SLICE_X60Y300        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.171    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/parallel_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/parallel_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.056ns (28.000%)  route 0.144ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.296ns (routing 0.154ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.172ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.296     1.491    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/s_dclk_o
    SLICE_X76Y314        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/parallel_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y314        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.056     1.547 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/parallel_dout_reg[9]/Q
                         net (fo=2, routed)           0.144     1.691    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/s_do_o[9]
    SLICE_X78Y313        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/parallel_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.518     1.761    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/s_dclk_o
    SLICE_X78Y313        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/parallel_dout_reg[8]/C
                         clock pessimism             -0.138     1.623    
    SLICE_X78Y313        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.670    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/parallel_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/data_out_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.099ns (55.618%)  route 0.079ns (44.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.895ns (routing 0.104ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.117ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.895     1.067    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/s_dclk_o
    SLICE_X73Y299        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.106 f  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.062     1.168    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state[3]
    SLICE_X74Y300        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     1.228 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/data_out_sel_i_1__44/O
                         net (fo=1, routed)           0.017     1.245    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/data_out_sel_i_1__44_n_0
    SLICE_X74Y300        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/data_out_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.038     1.252    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/s_dclk_o
    SLICE_X74Y300        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/data_out_sel_reg/C
                         clock pessimism             -0.074     1.178    
    SLICE_X74Y300        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.224    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/data_out_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE4_COMMON_X0Y3    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     PS8/MAXIGP0ACLK       n/a            3.000         10.000      7.000      PS8_X0Y0             check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.392         10.000      8.608      RAMB36_X3Y17         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.392         10.000      8.608      RAMB36_X3Y55         check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.392         10.000      8.608      RAMB36_X6Y40         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.392         10.000      8.608      RAMB36_X3Y24         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.392         10.000      8.608      RAMB36_X2Y54         check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.392         10.000      8.608      RAMB36_X4Y23         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.392         10.000      8.608      RAMB36_X3Y25         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y3    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y3    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0             check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0             check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X6Y40         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X3Y24         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X4Y28         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X4Y24         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y3    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y3    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[3].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0             check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0             check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X3Y17         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X3Y55         check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X6Y40         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.495         5.000       4.505      RAMB36_X2Y54         check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.103ns (4.440%)  route 2.217ns (95.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -8.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Source):      1.693ns (routing 0.817ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.693     8.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y240        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.071     8.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/Q
                         net (fo=4, routed)           0.936     9.676    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]
    SLICE_X89Y239        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     9.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.281    10.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.200    24.800    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.800    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 13.811    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.892ns  (logic 5.379ns (68.158%)  route 2.513ns (31.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 53.644 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.373ns (routing 0.741ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    32.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.174    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y239        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.133    32.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.332    32.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.373    53.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.644    
                         clock uncertainty           -0.200    53.444    
    SLICE_X50Y236        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.062    53.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.382    
                         arrival time                         -32.892    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.892ns  (logic 5.379ns (68.158%)  route 2.513ns (31.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 53.644 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.373ns (routing 0.741ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    32.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.174    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y239        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.133    32.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.332    32.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.373    53.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.644    
                         clock uncertainty           -0.200    53.444    
    SLICE_X50Y236        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.062    53.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.382    
                         arrival time                         -32.892    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.892ns  (logic 5.379ns (68.158%)  route 2.513ns (31.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 53.644 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.373ns (routing 0.741ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    32.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.174    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y239        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.133    32.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.332    32.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.373    53.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.644    
                         clock uncertainty           -0.200    53.444    
    SLICE_X50Y236        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.062    53.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.382    
                         arrival time                         -32.892    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.892ns  (logic 5.379ns (68.158%)  route 2.513ns (31.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 53.644 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.373ns (routing 0.741ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    32.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.174    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y239        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.133    32.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.332    32.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.373    53.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.644    
                         clock uncertainty           -0.200    53.444    
    SLICE_X50Y236        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.062    53.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.382    
                         arrival time                         -32.892    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.892ns  (logic 5.379ns (68.158%)  route 2.513ns (31.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 53.644 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.373ns (routing 0.741ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    32.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.174    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y239        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.133    32.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.332    32.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.373    53.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.644    
                         clock uncertainty           -0.200    53.444    
    SLICE_X50Y236        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.062    53.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.382    
                         arrival time                         -32.892    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.892ns  (logic 5.379ns (68.158%)  route 2.513ns (31.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 53.644 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.373ns (routing 0.741ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114    32.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.174    32.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X54Y239        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.133    32.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.332    32.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.373    53.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X50Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    53.644    
                         clock uncertainty           -0.200    53.444    
    SLICE_X50Y236        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.062    53.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.382    
                         arrival time                         -32.892    
  -------------------------------------------------------------------
                         slack                                 20.490    

Slack (MET) :             20.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.658ns  (logic 5.252ns (68.582%)  route 2.406ns (31.418%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 53.655 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.384ns (routing 0.741ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    32.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.399    32.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X54Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.384    53.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X54Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    53.655    
                         clock uncertainty           -0.200    53.455    
    SLICE_X54Y239        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.062    53.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         53.393    
                         arrival time                         -32.658    
  -------------------------------------------------------------------
                         slack                                 20.735    

Slack (MET) :             20.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.658ns  (logic 5.252ns (68.582%)  route 2.406ns (31.418%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 53.655 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.384ns (routing 0.741ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    32.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.399    32.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X54Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.384    53.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X54Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    53.655    
                         clock uncertainty           -0.200    53.455    
    SLICE_X54Y239        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.062    53.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         53.393    
                         arrival time                         -32.658    
  -------------------------------------------------------------------
                         slack                                 20.735    

Slack (MET) :             20.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.658ns  (logic 5.252ns (68.582%)  route 2.406ns (31.418%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 53.655 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.165ns
  Clock Net Delay (Destination): 1.384ns (routing 0.741ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.592    31.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X85Y238        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032    31.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.415    32.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y238        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.120    32.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.399    32.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X54Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.384    53.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X54Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    53.655    
                         clock uncertainty           -0.200    53.455    
    SLICE_X54Y239        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.062    53.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         53.393    
                         arrival time                         -32.658    
  -------------------------------------------------------------------
                         slack                                 20.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.055ns (42.969%)  route 0.073ns (57.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    4.852ns
  Clock Net Delay (Source):      1.419ns (routing 0.741ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.419     3.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y247        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.055     3.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.073     3.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X47Y246        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X47Y246        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism             -4.852     3.748    
    SLICE_X47Y246        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.058     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.351ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    4.419ns
  Clock Net Delay (Source):      0.991ns (routing 0.506ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.564ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.991     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y260        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X45Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.121     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X45Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.419     2.932    
    SLICE_X45Y260        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.052ns (38.806%)  route 0.082ns (61.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    4.852ns
  Clock Net Delay (Source):      1.418ns (routing 0.741ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.418     3.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y247        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.052     3.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.082     3.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X47Y246        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X47Y246        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.852     3.748    
    SLICE_X47Y246        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.055     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    4.811ns
  Clock Net Delay (Source):      1.415ns (routing 0.741ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.415     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.150     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.811     3.789    
    SLICE_X47Y245        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    4.811ns
  Clock Net Delay (Source):      1.415ns (routing 0.741ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.415     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.150     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.811     3.789    
    SLICE_X47Y245        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    4.811ns
  Clock Net Delay (Source):      1.415ns (routing 0.741ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.415     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.150     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -4.811     3.789    
    SLICE_X47Y245        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    4.811ns
  Clock Net Delay (Source):      1.415ns (routing 0.741ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.415     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.150     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -4.811     3.789    
    SLICE_X47Y245        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    4.811ns
  Clock Net Delay (Source):      1.415ns (routing 0.741ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.415     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.150     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -4.811     3.789    
    SLICE_X47Y245        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    4.811ns
  Clock Net Delay (Source):      1.415ns (routing 0.741ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.415     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.150     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -4.811     3.789    
    SLICE_X47Y245        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.053ns (26.108%)  route 0.150ns (73.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.600ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    4.811ns
  Clock Net Delay (Source):      1.415ns (routing 0.741ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.817ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.415     3.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y248        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.053     3.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.150     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.624     8.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X47Y245        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -4.811     3.789    
    SLICE_X47Y245        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.079     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.122         50.000      48.878     BUFGCE_X0Y122  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            0.936         50.000      49.064     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.468         25.000      24.532     SLICE_X47Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y86        check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y92        check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.591         0.171       0.420      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.161       0.442      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  l_ethernet_0_rx_clk_out_0
  To Clock:  l_ethernet_0_rx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 0.072ns (1.397%)  route 5.081ns (98.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 8.698 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.370ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         5.081     7.472    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y28         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.102     8.698    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/out
    RAMB36_X3Y28         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.766    
                         clock uncertainty           -0.046     8.720    
    RAMB36_X3Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.477    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.072ns (1.425%)  route 4.979ns (98.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 8.703 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.370ns, distribution 1.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.979     7.370    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y27         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.107     8.703    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/out
    RAMB36_X3Y27         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.771    
                         clock uncertainty           -0.046     8.725    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.482    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.072ns (1.459%)  route 4.863ns (98.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 8.707 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.370ns, distribution 1.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.863     7.254    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y26         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.111     8.707    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/out
    RAMB36_X3Y26         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.775    
                         clock uncertainty           -0.046     8.729    
    RAMB36_X3Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.486    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.072ns (1.493%)  route 4.752ns (98.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 8.709 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.370ns, distribution 1.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.752     7.143    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[10]
    RAMB36_X3Y25         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.113     8.709    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/out
    RAMB36_X3Y25         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.777    
                         clock uncertainty           -0.046     8.731    
    RAMB36_X3Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.488    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.488    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.072ns (1.574%)  route 4.503ns (98.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 8.694 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.370ns, distribution 1.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.503     6.894    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y17         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.098     8.694    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.762    
                         clock uncertainty           -0.046     8.716    
    RAMB36_X3Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.473    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.072ns (1.577%)  route 4.494ns (98.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 8.697 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.370ns, distribution 1.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.494     6.885    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y20         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.101     8.697    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X3Y20         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.765    
                         clock uncertainty           -0.046     8.719    
    RAMB36_X3Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.476    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.072ns (1.574%)  route 4.503ns (98.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 8.709 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.370ns, distribution 1.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.503     6.894    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y24         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.113     8.709    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X3Y24         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.777    
                         clock uncertainty           -0.046     8.731    
    RAMB36_X3Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.488    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.488    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.072ns (1.637%)  route 4.326ns (98.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 8.592 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.370ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.326     6.717    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X4Y28         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.996     8.592    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X4Y28         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.660    
                         clock uncertainty           -0.046     8.614    
    RAMB36_X4Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.371    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.072ns (1.613%)  route 4.391ns (98.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 8.704 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.370ns, distribution 1.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.391     6.782    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y23         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.108     8.704    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/out
    RAMB36_X3Y23         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.772    
                         clock uncertainty           -0.046     8.726    
    RAMB36_X3Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.483    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_rx_clk_out_0 rise@6.400ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.072ns (1.615%)  route 4.386ns (98.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.701 - 6.400 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.407ns, distribution 1.689ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.370ns, distribution 1.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.096     2.319    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X44Y210        FDRE                                         r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y210        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.391 r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/Q
                         net (fo=102, routed)         4.386     6.777    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    RAMB36_X3Y21         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.105     8.701    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X3Y21         RAMB36E2                                     r  check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068     8.769    
                         clock uncertainty           -0.046     8.723    
    RAMB36_X3Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     8.480    check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.295ns (routing 0.240ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.264ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.295     1.441    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/overflow_reg_0
    SLICE_X72Y134        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.480 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_reg[22]/Q
                         net (fo=3, routed)           0.066     1.546    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb[22]
    SLICE_X74Y134        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.440     1.607    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/overflow_reg_0
    SLICE_X74Y134        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[22]/C
                         clock pessimism             -0.122     1.485    
    SLICE_X74Y134        FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.532    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb_d1_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.295ns (routing 0.240ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.264ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.295     1.441    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/overflow_reg_0
    SLICE_X73Y136        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.480 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb_reg[12]/Q
                         net (fo=3, routed)           0.067     1.547    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb[12]
    SLICE_X72Y136        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.438     1.605    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/overflow_reg_0
    SLICE_X72Y136        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb_d1_reg[12]/C
                         clock pessimism             -0.122     1.483    
    SLICE_X72Y136        FDSE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.530    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_d1_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.302ns (routing 0.240ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.264ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.302     1.448    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/overflow_reg_0
    SLICE_X71Y126        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.487 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_reg[14]/Q
                         net (fo=3, routed)           0.067     1.554    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_reg_n_0_[14]
    SLICE_X70Y126        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.444     1.611    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/overflow_reg_0
    SLICE_X70Y126        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_d1_reg[14]/C
                         clock pessimism             -0.122     1.489    
    SLICE_X70Y126        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.536    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_6/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.055ns (29.255%)  route 0.133ns (70.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.956ns (routing 0.370ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.407ns, distribution 1.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     0.095    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.956     2.152    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X70Y170        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y170        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     2.207 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/dat_d2_reg[40]/Q
                         net (fo=1, routed)           0.133     2.340    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_6/DIC0
    SLICE_X71Y175        RAMD32                                       r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_6/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.147     2.370    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_6/WCLK
    SLICE_X71Y175        RAMD32                                       r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_6/RAMC/CLK
                         clock pessimism             -0.121     2.249    
    SLICE_X71Y175        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.073     2.322    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_6/RAMC
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.292ns (routing 0.240ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.264ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.292     1.438    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/overflow_reg_0
    SLICE_X72Y134        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.477 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_reg[18]/Q
                         net (fo=3, routed)           0.072     1.549    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb[18]
    SLICE_X74Y134        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.440     1.607    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/overflow_reg_0
    SLICE_X74Y134        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[18]/C
                         clock pessimism             -0.122     1.485    
    SLICE_X74Y134        FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.531    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb_d1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_d1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.054ns (35.294%)  route 0.099ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.959ns (routing 0.370ns, distribution 1.589ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.407ns, distribution 1.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.095     0.095    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.959     2.155    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/overflow_reg_0
    SLICE_X60Y132        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y132        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.054     2.209 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_reg[9]/Q
                         net (fo=3, routed)           0.099     2.308    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_reg_n_0_[9]
    SLICE_X58Y132        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       2.142     2.365    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/overflow_reg_0
    SLICE_X58Y132        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_d1_reg[9]/C
                         clock pessimism             -0.121     2.244    
    SLICE_X58Y132        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.045     2.289    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/dat_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.054ns (43.902%)  route 0.069ns (56.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.295ns (routing 0.240ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.264ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.295     1.441    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X61Y175        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y175        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.480 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[38]/Q
                         net (fo=5, routed)           0.052     1.532    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/Q[38]
    SLICE_X60Y174        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.547 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dat_d1[33]_i_1__0/O
                         net (fo=1, routed)           0.017     1.564    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/dat_d1_reg[63]_0[33]
    SLICE_X60Y174        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/dat_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.454     1.621    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/rx_serdes_clk
    SLICE_X60Y174        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/dat_d1_reg[33]/C
                         clock pessimism             -0.122     1.499    
    SLICE_X60Y174        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.545    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/dat_d1_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.344ns (routing 0.240ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.264ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.344     1.490    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X86Y179        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y179        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.529 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[20]/Q
                         net (fo=1, routed)           0.033     1.562    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1[20]
    SLICE_X86Y179        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.496     1.663    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X86Y179        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[20]/C
                         clock pessimism             -0.167     1.496    
    SLICE_X86Y179        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.543    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.300ns (routing 0.240ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.264ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.300     1.446    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/overflow_reg_0
    SLICE_X51Y132        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.485 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg[14]/Q
                         net (fo=1, routed)           0.033     1.518    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg_n_0_[14]
    SLICE_X51Y132        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.449     1.616    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/overflow_reg_0
    SLICE_X51Y132        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[14]/C
                         clock pessimism             -0.164     1.452    
    SLICE_X51Y132        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.499    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_rx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_rx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_rx_clk_out_0 rise@0.000ns - l_ethernet_0_rx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.311ns (routing 0.240ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.264ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.311     1.457    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/overflow_reg_0
    SLICE_X51Y134        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.496 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg[1]/Q
                         net (fo=1, routed)           0.033     1.529    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statshold_reg_n_0_[1]
    SLICE_X51Y134        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_rx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=17289, routed)       1.461     1.628    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/overflow_reg_0
    SLICE_X51Y134        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[1]/C
                         clock pessimism             -0.165     1.463    
    SLICE_X51Y134        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.510    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/statsout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         l_ethernet_0_rx_clk_out_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X5Y36         check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X6Y36         check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB18_X6Y76         check_40G_sim_i/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X4Y37         check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB36_X4Y37         check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X4Y35         check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB36_X4Y35         check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X3Y41         check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB18_X3Y70         check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.392         6.400       5.008      RAMB18_X3Y70         check_40G_sim_i/axis_data_fifo_9/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X7Y38         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X7Y41         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X4Y29         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X3Y40         check_40G_sim_i/axis_data_fifo_10/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X3Y26         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.495         3.200       2.705      RAMB36_X4Y36         check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X4Y39         check_40G_sim_i/axis_data_fifo_12/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X4Y22         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X2Y32         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X2Y37         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X3Y17         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X4Y28         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB18_X5Y65         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X2Y35         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X6Y30         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X6Y29         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X4Y43         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X3Y23         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X5Y23         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.495         3.200       2.705      RAMB36_X5Y23         check_40G_sim_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.750         0.194       0.556      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.174       0.585      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]
  To Clock:  rxoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.072ns (18.136%)  route 0.325ns (81.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.533ns = ( 3.636 - 3.103 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.008ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.533ns (routing 0.005ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.761     0.761    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     0.833 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.325     1.158    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.533     3.636    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.011     3.647    
                         clock uncertainty           -0.035     3.612    
    SLICE_X86Y168        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.061     3.551    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.072ns (18.136%)  route 0.325ns (81.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.533ns = ( 3.636 - 3.103 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.008ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.533ns (routing 0.005ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.761     0.761    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     0.833 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.325     1.158    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.533     3.636    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.011     3.647    
                         clock uncertainty           -0.035     3.612    
    SLICE_X86Y168        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.061     3.551    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.551    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.069ns (11.147%)  route 0.550ns (88.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.625 - 3.103 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.008ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.005ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.761     0.761    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.069     0.830 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.550     1.380    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.522     3.625    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.232     3.857    
                         clock uncertainty           -0.035     3.822    
    SLICE_X86Y169        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     3.846    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          3.846    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.152ns (25.376%)  route 0.447ns (74.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 3.640 - 3.103 ) 
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.008ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.005ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.772     0.772    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     0.842 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.397     1.239    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X86Y168        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.082     1.321 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.050     1.371    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.537     3.640    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.229     3.869    
                         clock uncertainty           -0.035     3.834    
    SLICE_X86Y168        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023     3.857    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.857    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.166ns (28.970%)  route 0.407ns (71.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 3.640 - 3.103 ) 
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.008ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.005ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.772     0.772    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y168        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     0.841 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=2, routed)           0.392     1.233    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[2]
    SLICE_X86Y168        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.097     1.330 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.345    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.537     3.640    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.229     3.869    
                         clock uncertainty           -0.035     3.834    
    SLICE_X86Y168        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     3.858    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.858    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.072ns (12.632%)  route 0.498ns (87.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.625 - 3.103 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.008ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.005ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.761     0.761    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.833 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.498     1.331    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.522     3.625    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.232     3.857    
                         clock uncertainty           -0.035     3.822    
    SLICE_X86Y169        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024     3.846    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          3.846    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.071ns (12.679%)  route 0.489ns (87.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.625 - 3.103 ) 
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.008ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.005ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.761     0.761    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     0.832 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.489     1.321    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.522     3.625    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.232     3.857    
                         clock uncertainty           -0.035     3.822    
    SLICE_X86Y169        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     3.846    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          3.846    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.069ns (13.295%)  route 0.450ns (86.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 3.625 - 3.103 ) 
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.008ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.005ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.765     0.765    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     0.834 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.450     1.284    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     3.103 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.522     3.625    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.210     3.835    
                         clock uncertainty           -0.035     3.799    
    SLICE_X86Y169        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.024     3.823    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          3.823    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                  2.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.056ns (21.538%)  route 0.204ns (78.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Net Delay (Source):      0.522ns (routing 0.005ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.008ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.522     0.522    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.056     0.578 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.204     0.782    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.767     0.767    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.011     0.756    
    SLICE_X86Y168        FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.014     0.742    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.056ns (21.538%)  route 0.204ns (78.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Net Delay (Source):      0.522ns (routing 0.005ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.008ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.522     0.522    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.056     0.578 f  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.204     0.782    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.767     0.767    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.011     0.756    
    SLICE_X86Y168        FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.014     0.742    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.061ns (23.372%)  route 0.200ns (76.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.411ns (routing 0.005ns, distribution 0.406ns)
  Clock Net Delay (Destination): 0.523ns (routing 0.006ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.411     0.411    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y168        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.452 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.194     0.646    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X86Y168        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.666 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.672    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     0.523    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.096     0.427    
    SLICE_X86Y168        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.474    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.039ns (14.829%)  route 0.224ns (85.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.407ns (routing 0.005ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.006ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.407     0.407    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.446 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.224     0.670    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.512     0.512    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.097     0.415    
    SLICE_X86Y169        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.462    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.064ns (23.273%)  route 0.211ns (76.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.411ns (routing 0.005ns, distribution 0.406ns)
  Clock Net Delay (Destination): 0.523ns (routing 0.006ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.411     0.411    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y168        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.452 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.194     0.646    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X86Y168        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.669 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     0.686    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     0.523    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y168        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.096     0.427    
    SLICE_X86Y168        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.473    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.040ns (14.545%)  route 0.235ns (85.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.404ns (routing 0.005ns, distribution 0.399ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.006ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.404     0.404    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.444 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.235     0.679    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.512     0.512    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.102     0.410    
    SLICE_X86Y169        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.457    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.040ns (14.235%)  route 0.241ns (85.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.404ns (routing 0.005ns, distribution 0.399ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.006ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.404     0.404    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.444 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.241     0.685    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.512     0.512    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.102     0.410    
    SLICE_X86Y169        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.457    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.040ns (12.903%)  route 0.270ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.512ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      0.404ns (routing 0.005ns, distribution 0.399ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.006ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.404     0.404    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y169        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.444 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.270     0.714    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.512     0.512    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X86Y169        FDCE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.102     0.410    
    SLICE_X86Y169        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.457    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X86Y169  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X86Y168  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y84        check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y85        check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.569         0.169       0.400      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.151       0.421      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  l_ethernet_0_tx_clk_out_0
  To Clock:  l_ethernet_0_tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.069ns (1.335%)  route 5.099ns (98.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 8.256 - 6.400 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.405ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.371ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.863     2.086    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.155 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=70, routed)          5.099     7.254    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X5Y46         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.660     8.256    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y46         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.061     8.317    
                         clock uncertainty           -0.046     8.271    
    RAMB36_X5Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     8.022    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.069ns (1.338%)  route 5.089ns (98.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.257 - 6.400 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.405ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.371ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.863     2.086    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.155 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=70, routed)          5.089     7.244    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X5Y47         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.661     8.257    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y47         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.061     8.318    
                         clock uncertainty           -0.046     8.272    
    RAMB36_X5Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     8.023    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 0.069ns (1.326%)  route 5.133ns (98.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 8.295 - 6.400 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.405ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.371ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.863     2.086    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.155 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=70, routed)          5.133     7.288    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X5Y52         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.699     8.295    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y52         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.069     8.364    
                         clock uncertainty           -0.046     8.318    
    RAMB36_X5Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     8.069    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.069ns (1.326%)  route 5.134ns (98.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.305 - 6.400 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.405ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.371ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.863     2.086    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.155 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=70, routed)          5.134     7.289    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X5Y48         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.709     8.305    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y48         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.069     8.374    
                         clock uncertainty           -0.046     8.328    
    RAMB36_X5Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     8.079    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.069ns (1.313%)  route 5.188ns (98.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 8.368 - 6.400 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.405ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.371ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.863     2.086    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.155 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=70, routed)          5.188     7.343    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X7Y46         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.772     8.368    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X7Y46         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.061     8.429    
                         clock uncertainty           -0.046     8.383    
    RAMB36_X7Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     8.134    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.069ns (1.323%)  route 5.148ns (98.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 8.369 - 6.400 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.405ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.371ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.863     2.086    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.155 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=70, routed)          5.148     7.303    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X7Y47         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.773     8.369    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X7Y47         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.061     8.430    
                         clock uncertainty           -0.046     8.384    
    RAMB36_X7Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     8.135    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 0.069ns (1.329%)  route 5.121ns (98.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.301 - 6.400 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.859ns (routing 0.405ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.371ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.859     2.082    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.069     2.151 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=70, routed)          5.121     7.272    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[11]
    RAMB36_X5Y63         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.705     8.301    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y63         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.120     8.421    
                         clock uncertainty           -0.046     8.374    
    RAMB36_X5Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     8.121    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.069ns (1.368%)  route 4.976ns (98.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.305 - 6.400 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.405ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.371ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.863     2.086    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     2.155 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=70, routed)          4.976     7.131    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X5Y49         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.709     8.305    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y49         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.069     8.374    
                         clock uncertainty           -0.046     8.328    
    RAMB36_X5Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     8.079    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.069ns (1.386%)  route 4.908ns (98.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 8.307 - 6.400 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.859ns (routing 0.405ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.371ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.859     2.082    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.069     2.151 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=70, routed)          4.908     7.059    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[11]
    RAMB36_X5Y61         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.711     8.307    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y61         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.120     8.427    
                         clock uncertainty           -0.046     8.380    
    RAMB36_X5Y61         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     8.127    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (l_ethernet_0_tx_clk_out_0 rise@6.400ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 0.069ns (1.417%)  route 4.800ns (98.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 8.307 - 6.400 ) 
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.859ns (routing 0.405ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.371ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.859     2.082    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[11]
    SLICE_X49Y304        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.069     2.151 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=70, routed)          4.800     6.951    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[11]
    RAMB36_X5Y60         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     6.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.711     8.307    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X5Y60         RAMB36E2                                     r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.120     8.427    
                         clock uncertainty           -0.046     8.380    
    RAMB36_X5Y60         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     8.127    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  1.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_d1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.094ns (routing 0.239ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.264ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.094     1.240    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/overflow_reg_0
    SLICE_X72Y141        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.279 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_reg[16]/Q
                         net (fo=3, routed)           0.082     1.361    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_reg_n_0_[16]
    SLICE_X73Y141        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.237     1.404    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/overflow_reg_0
    SLICE_X73Y141        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_d1_reg[16]/C
                         clock pessimism             -0.105     1.299    
    SLICE_X73Y141        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.346    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_d1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.148ns (routing 0.239ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.264ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.148     1.294    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[47]_1
    SLICE_X84Y137        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.333 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_reg[15]/Q
                         net (fo=3, routed)           0.067     1.400    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_reg_n_0_[15]
    SLICE_X86Y137        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.278     1.445    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[47]_1
    SLICE_X86Y137        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_d1_reg[15]/C
                         clock pessimism             -0.108     1.337    
    SLICE_X86Y137        FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.384    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.055ns (28.947%)  route 0.135ns (71.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.672ns (routing 0.371ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.405ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     0.095    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     0.196 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.672     1.868    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X60Y246        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y246        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.055     1.923 r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[97]/Q
                         net (fo=5, routed)           0.135     2.058    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[97]
    SLICE_X61Y242        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.876     2.099    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X61Y242        FDRE                                         r  check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[97]/C
                         clock pessimism             -0.104     1.995    
    SLICE_X61Y242        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.041    check_40G_sim_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[97]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_d1_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.143ns (routing 0.239ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.264ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.143     1.289    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/statsout_reg[47]_1
    SLICE_X81Y138        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.328 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_reg[20]/Q
                         net (fo=3, routed)           0.046     1.374    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_reg_n_0_[20]
    SLICE_X81Y139        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.279     1.446    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/statsout_reg[47]_1
    SLICE_X81Y139        FDSE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_d1_reg[20]/C
                         clock pessimism             -0.137     1.309    
    SLICE_X81Y139        FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.355    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb_d1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statshold_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statsout_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.138ns (routing 0.239ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.264ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.138     1.284    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statshold_reg[47]_0
    SLICE_X80Y139        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statshold_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.323 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statshold_reg[19]/Q
                         net (fo=1, routed)           0.033     1.356    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statshold_reg_n_0_[19]
    SLICE_X80Y139        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statsout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.273     1.440    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statshold_reg[47]_0
    SLICE_X80Y139        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statsout_reg[19]/C
                         clock pessimism             -0.150     1.290    
    SLICE_X80Y139        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.337    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/statsout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statshold_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.143ns (routing 0.239ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.264ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.143     1.289    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[47]_1
    SLICE_X88Y132        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statshold_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.328 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statshold_reg[42]/Q
                         net (fo=1, routed)           0.033     1.361    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statshold_reg_n_0_[42]
    SLICE_X88Y132        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.278     1.445    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[47]_1
    SLICE_X88Y132        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[42]/C
                         clock pessimism             -0.150     1.295    
    SLICE_X88Y132        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.342    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/statsout_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.153ns (routing 0.239ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.264ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.153     1.299    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/overflow_reg_0
    SLICE_X80Y112        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.338 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg[11]/Q
                         net (fo=1, routed)           0.033     1.371    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg_n_0_[11]
    SLICE_X80Y112        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.293     1.460    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/overflow_reg_0
    SLICE_X80Y112        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[11]/C
                         clock pessimism             -0.155     1.305    
    SLICE_X80Y112        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.352    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.156ns (routing 0.239ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.264ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.156     1.302    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/overflow_reg_0
    SLICE_X78Y116        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.341 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg[17]/Q
                         net (fo=1, routed)           0.033     1.374    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statshold_reg_n_0_[17]
    SLICE_X78Y116        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.296     1.463    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/overflow_reg_0
    SLICE_X78Y116        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[17]/C
                         clock pessimism             -0.155     1.308    
    SLICE_X78Y116        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.355    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/statsout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statshold_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statsout_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.158ns (routing 0.239ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.264ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.158     1.304    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/overflow_reg_0
    SLICE_X85Y109        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statshold_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.343 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statshold_reg[37]/Q
                         net (fo=1, routed)           0.033     1.376    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statshold_reg_n_0_[37]
    SLICE_X85Y109        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statsout_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.298     1.465    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/overflow_reg_0
    SLICE_X85Y109        FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statsout_reg[37]/C
                         clock pessimism             -0.155     1.310    
    SLICE_X85Y109        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.357    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/statsout_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statshold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statsout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - l_ethernet_0_tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.154ns (routing 0.239ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.264ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.154     1.300    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/overflow_reg_0
    SLICE_X85Y96         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statshold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.339 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statshold_reg[11]/Q
                         net (fo=1, routed)           0.033     1.372    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statshold_reg_n_0_[11]
    SLICE_X85Y96         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statsout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.295     1.462    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/overflow_reg_0
    SLICE_X85Y96         FDRE                                         r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statsout_reg[11]/C
                         clock pessimism             -0.156     1.306    
    SLICE_X85Y96         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.353    check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_top_0/i_check_40G_sim_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/statsout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         l_ethernet_0_tx_clk_out_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     URAM288/CLK              n/a                     1.818         6.400       4.582      URAM288_X0Y21        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK              n/a                     1.818         6.400       4.582      URAM288_X0Y22        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK              n/a                     1.818         6.400       4.582      URAM288_X0Y20        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK              n/a                     1.818         6.400       4.582      URAM288_X0Y24        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK              n/a                     1.818         6.400       4.582      URAM288_X0Y25        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X5Y58         check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB18_X5Y118        check_40G_sim_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X4Y58         check_40G_sim_i/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X5Y51         check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.392         6.400       5.008      RAMB36_X5Y50         check_40G_sim_i/axis_data_fifo_14/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y22        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y25        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y24        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y21        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y25        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y21        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y22        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y20        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y24        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y20        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y21        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y22        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y24        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y25        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y20        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y20        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y24        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y21        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y22        check_40G_sim_i/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK              n/a                     0.650         3.200       2.550      URAM288_X0Y25        check_40G_sim_i/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.774         0.170       0.604      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.151       0.632      GTHE4_CHANNEL_X0Y12  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.366ns  (logic 0.070ns (19.126%)  route 0.296ns (80.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y250                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y250        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.296     0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y253        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X45Y253        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.295ns  (logic 0.069ns (23.390%)  route 0.226ns (76.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y250                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y250        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     0.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.226     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X46Y252        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                 49.729    

Slack (MET) :             49.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y246        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.193     0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y245        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                 49.761    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.261ns  (logic 0.069ns (26.437%)  route 0.192ns (73.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y246        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     0.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.192     0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y246        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.258ns  (logic 0.070ns (27.132%)  route 0.188ns (72.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y252        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.188     0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y253        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X46Y253        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                 49.766    

Slack (MET) :             49.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.258ns  (logic 0.070ns (27.132%)  route 0.188ns (72.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y246        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.188     0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y246        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                 49.766    

Slack (MET) :             49.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.209ns  (logic 0.070ns (33.493%)  route 0.139ns (66.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y245                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X45Y245        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.139     0.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y245        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                 49.815    

Slack (MET) :             49.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.206ns  (logic 0.072ns (34.951%)  route 0.134ns (65.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y252        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     0.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.134     0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y253        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X46Y253        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.024    50.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.024    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                 49.818    





---------------------------------------------------------------------------------------------------
From Clock:  l_ethernet_0_tx_clk_out_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.039ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.385ns  (logic 0.072ns (18.701%)  route 0.313ns (81.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y304                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X44Y304        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     0.072 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.313     0.385    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X44Y304        FDRE                                         r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X44Y304        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.363ns  (logic 0.068ns (18.733%)  route 0.295ns (81.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X76Y265        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.068     0.068 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.295     0.363    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X76Y265        FDRE                                         r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X76Y265        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.346ns  (logic 0.066ns (19.075%)  route 0.280ns (80.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y263                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X77Y263        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.066 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.280     0.346    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X76Y263        FDRE                                         r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X76Y263        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.346ns  (logic 0.070ns (20.231%)  route 0.276ns (79.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y306                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y306        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     0.070 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.276     0.346    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X46Y307        FDRE                                         r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X46Y307        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.340ns  (logic 0.070ns (20.588%)  route 0.270ns (79.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y306                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X44Y306        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     0.070 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.270     0.340    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X44Y306        FDRE                                         r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X44Y306        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.338ns  (logic 0.070ns (20.710%)  route 0.268ns (79.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y303                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y303        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     0.070 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.268     0.338    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y302        FDRE                                         r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X46Y302        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.308ns  (logic 0.068ns (22.078%)  route 0.240ns (77.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y267                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X76Y267        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.068     0.068 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.240     0.308    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X76Y267        FDRE                                         r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X76Y267        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.304ns  (logic 0.069ns (22.697%)  route 0.235ns (77.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y265                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X76Y265        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.069     0.069 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.235     0.304    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X76Y263        FDRE                                         r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X76Y263        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.411%)  route 0.229ns (76.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y306                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X45Y306        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     0.070 r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.229     0.299    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y306        FDRE                                         r  check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X46Y306        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_13/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.296ns  (logic 0.068ns (22.973%)  route 0.228ns (77.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y264                                     0.000     0.000 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X76Y264        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.068     0.068 r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.228     0.296    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X77Y262        FDRE                                         r  check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X77Y262        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     6.424    check_40G_sim_i/axis_data_fifo_11/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  6.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.399ns  (logic 0.072ns (18.045%)  route 0.327ns (81.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X44Y246        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     0.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.327     0.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y247        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.315ns  (logic 0.072ns (22.857%)  route 0.243ns (77.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X46Y252        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     0.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y251        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y251        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.023    10.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  9.708    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.311ns  (logic 0.070ns (22.508%)  route 0.241ns (77.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X46Y252        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.241     0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y252        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.024    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.305ns  (logic 0.070ns (22.951%)  route 0.235ns (77.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X46Y252        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.235     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y251        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y251        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.260ns  (logic 0.071ns (27.308%)  route 0.189ns (72.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y245                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X44Y245        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     0.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.189     0.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X45Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y245        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.024    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  9.764    

Slack (MET) :             9.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.257ns  (logic 0.070ns (27.237%)  route 0.187ns (72.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X46Y252        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.187     0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y252        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  9.767    

Slack (MET) :             9.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.256ns  (logic 0.070ns (27.344%)  route 0.186ns (72.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y246                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y246        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.186     0.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y247        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y247        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.024    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  9.768    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.212ns  (logic 0.070ns (33.019%)  route 0.142ns (66.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y245                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X44Y245        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.142     0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y246        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.024    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  9.812    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  l_ethernet_0_tx_clk_out_0

Setup :          834  Failing Endpoints,  Worst Slack       -0.857ns,  Total Violation     -595.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_sel_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.330ns  (logic 0.070ns (5.263%)  route 1.260ns (94.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 72.270 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.371ns, distribution 1.303ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.260    72.978    check_40G_sim_i/epacket_gen_0/inst/ap_rst_n
    SLICE_X59Y254        FDRE                                         r  check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_sel_wr_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.674    72.270    check_40G_sim_i/epacket_gen_0/inst/ap_clk
    SLICE_X59Y254        FDRE                                         r  check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_sel_wr_reg/C
                         clock pessimism              0.000    72.270    
                         clock uncertainty           -0.087    72.183    
    SLICE_X59Y254        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.062    72.121    check_40G_sim_i/epacket_gen_0/inst/dout_V_data_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                         72.121    
                         arrival time                         -72.978    
  -------------------------------------------------------------------
                         slack                                 -0.857    

Slack (VIOLATED) :        -0.856ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.332ns  (logic 0.070ns (5.255%)  route 1.262ns (94.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 72.272 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.371ns, distribution 1.305ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.262    72.980    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X59Y254        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[37]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.676    72.272    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X59Y254        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[37]/C
                         clock pessimism              0.000    72.272    
                         clock uncertainty           -0.087    72.185    
    SLICE_X59Y254        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.061    72.124    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[37]
  -------------------------------------------------------------------
                         required time                         72.124    
                         arrival time                         -72.980    
  -------------------------------------------------------------------
                         slack                                 -0.856    

Slack (VIOLATED) :        -0.856ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.332ns  (logic 0.070ns (5.255%)  route 1.262ns (94.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 72.272 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.371ns, distribution 1.305ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.262    72.980    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X59Y254        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[39]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.676    72.272    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X59Y254        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[39]/C
                         clock pessimism              0.000    72.272    
                         clock uncertainty           -0.087    72.185    
    SLICE_X59Y254        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.061    72.124    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[39]
  -------------------------------------------------------------------
                         required time                         72.124    
                         arrival time                         -72.980    
  -------------------------------------------------------------------
                         slack                                 -0.856    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[112]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.360ns  (logic 0.070ns (5.147%)  route 1.290ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 72.310 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.371ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.290    73.008    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X61Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[112]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.714    72.310    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X61Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[112]/C
                         clock pessimism              0.000    72.310    
                         clock uncertainty           -0.087    72.223    
    SLICE_X61Y253        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.061    72.162    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[112]
  -------------------------------------------------------------------
                         required time                         72.162    
                         arrival time                         -73.008    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.360ns  (logic 0.070ns (5.147%)  route 1.290ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 72.310 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.371ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.290    73.008    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X62Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[115]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.714    72.310    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X62Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[115]/C
                         clock pessimism              0.000    72.310    
                         clock uncertainty           -0.087    72.223    
    SLICE_X62Y253        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.061    72.162    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[115]
  -------------------------------------------------------------------
                         required time                         72.162    
                         arrival time                         -73.008    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[225]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.360ns  (logic 0.070ns (5.147%)  route 1.290ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 72.310 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.371ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.290    73.008    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X62Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[225]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.714    72.310    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X62Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[225]/C
                         clock pessimism              0.000    72.310    
                         clock uncertainty           -0.087    72.223    
    SLICE_X62Y253        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.061    72.162    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/read_tdata_ls_reg[225]
  -------------------------------------------------------------------
                         required time                         72.162    
                         arrival time                         -73.008    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[124]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.316ns  (logic 0.070ns (5.319%)  route 1.246ns (94.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 72.267 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.371ns, distribution 1.300ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.246    72.964    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X52Y259        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[124]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.671    72.267    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X52Y259        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[124]/C
                         clock pessimism              0.000    72.267    
                         clock uncertainty           -0.087    72.180    
    SLICE_X52Y259        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.061    72.119    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[124]
  -------------------------------------------------------------------
                         required time                         72.119    
                         arrival time                         -72.964    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[69]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.360ns  (logic 0.070ns (5.147%)  route 1.290ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 72.314 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.371ns, distribution 1.347ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.290    73.008    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X62Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[69]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.718    72.314    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X62Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[69]/C
                         clock pessimism              0.000    72.314    
                         clock uncertainty           -0.087    72.227    
    SLICE_X62Y253        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.062    72.165    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[69]
  -------------------------------------------------------------------
                         required time                         72.165    
                         arrival time                         -73.008    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.829ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.354ns  (logic 0.070ns (5.170%)  route 1.284ns (94.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 72.321 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.371ns, distribution 1.354ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.284    73.002    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X55Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[115]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.725    72.321    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X55Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[115]/C
                         clock pessimism              0.000    72.321    
                         clock uncertainty           -0.087    72.234    
    SLICE_X55Y253        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.061    72.173    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[115]
  -------------------------------------------------------------------
                         required time                         72.173    
                         arrival time                         -73.002    
  -------------------------------------------------------------------
                         slack                                 -0.829    

Slack (VIOLATED) :        -0.829ns  (required time - arrival time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[91]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.400ns  (l_ethernet_0_tx_clk_out_0 rise@70.400ns - clk_pl_0 rise@70.000ns)
  Data Path Delay:        1.354ns  (logic 0.070ns (5.170%)  route 1.284ns (94.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 72.321 - 70.400 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 71.648 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.172ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.371ns, distribution 1.354ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     70.000    70.000 r  
    PS8_X0Y0             PS8                          0.000    70.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    70.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024    70.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.405    71.648    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070    71.718 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         1.284    73.002    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X55Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[91]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                     70.400    70.400 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000    70.400 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095    70.495    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101    70.596 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.725    72.321    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X55Y253        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[91]/C
                         clock pessimism              0.000    72.321    
                         clock uncertainty           -0.087    72.234    
    SLICE_X55Y253        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.061    72.173    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[91]
  -------------------------------------------------------------------
                         required time                         72.173    
                         arrival time                         -73.002    
  -------------------------------------------------------------------
                         slack                                 -0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[125]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.405ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[125]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.875     2.098    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[125]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.087     2.185    
    SLICE_X62Y260        FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.014     2.171    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[125]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.405ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[34]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.875     2.098    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[34]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.087     2.185    
    SLICE_X62Y260        FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.014     2.171    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.405ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[88]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.875     2.098    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[88]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.087     2.185    
    SLICE_X62Y260        FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.014     2.171    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.405ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[101]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.875     2.098    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[101]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.087     2.185    
    SLICE_X61Y260        FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.014     2.171    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[101]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.405ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.875     2.098    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[15]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.087     2.185    
    SLICE_X61Y260        FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.014     2.171    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.405ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[27]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.875     2.098    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[27]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.087     2.185    
    SLICE_X61Y260        FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.014     2.171    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/master_TDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.054ns (7.837%)  route 0.635ns (92.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.405ns, distribution 1.445ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.635     2.150    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X61Y263        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.850     2.073    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X61Y263        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[14]/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.087     2.160    
    SLICE_X61Y263        FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.014     2.146    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.054ns (7.837%)  route 0.635ns (92.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.405ns, distribution 1.445ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.635     2.150    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X61Y263        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.850     2.073    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X61Y263        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[5]/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.087     2.160    
    SLICE_X61Y263        FDRE (Hold_AFF2_SLICEL_C_R)
                                                     -0.014     2.146    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/spill_buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.405ns, distribution 1.466ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[23]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.871     2.094    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X61Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[23]/C
                         clock pessimism              0.000     2.094    
                         clock uncertainty            0.087     2.181    
    SLICE_X61Y260        FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.014     2.167    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[84]/R
                            (rising edge-triggered cell FDRE clocked by l_ethernet_0_tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             l_ethernet_0_tx_clk_out_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (l_ethernet_0_tx_clk_out_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.054ns (7.574%)  route 0.659ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.154ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.405ns, distribution 1.466ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.266     1.461    check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X58Y257        FDRE                                         r  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y257        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.054     1.515 f  check_40G_sim_i/vio_1/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=804, routed)         0.659     2.174    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/reset_n
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[84]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock l_ethernet_0_tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  check_40G_sim_i/xxv_ethernet_0/inst/i_check_40G_sim_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.check_40G_sim_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  check_40G_sim_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=12402, routed)       1.871     2.094    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/clk
    SLICE_X62Y260        FDRE                                         r  check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[84]/C
                         clock pessimism              0.000     2.094    
                         clock uncertainty            0.087     2.181    
    SLICE_X62Y260        FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.014     2.167    check_40G_sim_i/tkeep_cleaner_FAPI_0/inst/buf_read_data_reg[84]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.202ns (16.303%)  route 1.037ns (83.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.154ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.846     2.709    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y26         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.086    11.281    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y26         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.126    11.407    
                         clock uncertainty           -0.087    11.320    
    SLICE_X26Y26         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.060    11.260    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.202ns (16.303%)  route 1.037ns (83.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.154ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.846     2.709    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y26         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.086    11.281    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y26         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.126    11.407    
                         clock uncertainty           -0.087    11.320    
    SLICE_X26Y26         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.060    11.260    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.202ns (16.303%)  route 1.037ns (83.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.154ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.846     2.709    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y26         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.086    11.281    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y26         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.126    11.407    
                         clock uncertainty           -0.087    11.320    
    SLICE_X26Y26         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.060    11.260    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.202ns (16.303%)  route 1.037ns (83.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.154ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.846     2.709    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y26         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.086    11.281    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y26         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.126    11.407    
                         clock uncertainty           -0.087    11.320    
    SLICE_X26Y26         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.060    11.260    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.202ns (16.330%)  route 1.035ns (83.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.154ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.844     2.707    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y26         FDPE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.084    11.279    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y26         FDPE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.126    11.405    
                         clock uncertainty           -0.087    11.318    
    SLICE_X26Y26         FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.060    11.258    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.202ns (16.330%)  route 1.035ns (83.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.154ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.844     2.707    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y26         FDPE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.084    11.279    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y26         FDPE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.126    11.405    
                         clock uncertainty           -0.087    11.318    
    SLICE_X26Y26         FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.060    11.258    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.202ns (16.330%)  route 1.035ns (83.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.154ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.844     2.707    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y26         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.084    11.279    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y26         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.126    11.405    
                         clock uncertainty           -0.087    11.318    
    SLICE_X26Y26         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.060    11.258    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.202ns (16.330%)  route 1.035ns (83.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.154ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.844     2.707    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y27         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.084    11.279    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y27         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.126    11.405    
                         clock uncertainty           -0.087    11.318    
    SLICE_X26Y27         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.060    11.258    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.202ns (16.356%)  route 1.033ns (83.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.277 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.154ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.842     2.705    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y27         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.082    11.277    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y27         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.126    11.403    
                         clock uncertainty           -0.087    11.316    
    SLICE_X26Y27         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.060    11.256    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.202ns (16.356%)  route 1.033ns (83.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.277 - 10.000 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.227ns (routing 0.172ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.154ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.024     0.243 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.227     1.470    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     1.539 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.191     1.730    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y30         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.133     1.863 f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.842     2.705    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y27         FDCE                                         f  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022    10.195 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       1.082    11.277    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y27         FDCE                                         r  check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.126    11.403    
                         clock uncertainty           -0.087    11.316    
    SLICE_X26Y27         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.060    11.256    check_40G_sim_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  8.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.478%)  route 0.117ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.867ns (routing 0.104ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.117ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.867     1.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y242        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.117     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X44Y239        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.970     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y239        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.061     1.123    
    SLICE_X44Y239        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.117ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y252        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.995     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.108     1.101    
    SLICE_X46Y252        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.117ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X46Y252        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.995     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.108     1.101    
    SLICE_X46Y252        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.117ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y252        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.995     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.108     1.101    
    SLICE_X46Y252        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.117ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y252        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.995     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.108     1.101    
    SLICE_X46Y252        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.117ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y252        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.995     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.108     1.101    
    SLICE_X46Y252        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.117ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.096     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y252        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.995     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y252        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.108     1.101    
    SLICE_X46Y252        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.877ns (routing 0.104ns, distribution 0.773ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.117ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.877     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y244        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y244        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.088 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.098     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X46Y244        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.997     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X46Y244        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.108     1.103    
    SLICE_X46Y244        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.117ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.125     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y253        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.999     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y253        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.108     1.105    
    SLICE_X46Y253        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.868ns (routing 0.104ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.117ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.868     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y252        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y252        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.125     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X46Y253        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    check_40G_sim_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  check_40G_sim_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=24793, routed)       0.999     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y253        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.108     1.105    
    SLICE_X46Y253        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.321ns (21.515%)  route 1.171ns (78.485%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.648ns = ( 53.648 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.741ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.615    10.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.377    53.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.781    58.429    
                         clock uncertainty           -0.035    58.394    
    SLICE_X55Y239        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.060    58.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.334    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 48.163    

Slack (MET) :             48.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.321ns (21.587%)  route 1.166ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 53.655 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.741ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.610    10.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.384    53.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.781    58.436    
                         clock uncertainty           -0.035    58.401    
    SLICE_X53Y239        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.060    58.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.341    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 48.175    

Slack (MET) :             48.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.321ns (21.587%)  route 1.166ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 53.655 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.741ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.610    10.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.384    53.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.781    58.436    
                         clock uncertainty           -0.035    58.401    
    SLICE_X53Y239        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.060    58.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.341    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 48.175    

Slack (MET) :             48.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.321ns (21.587%)  route 1.166ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 53.655 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.741ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.610    10.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.384    53.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.781    58.436    
                         clock uncertainty           -0.035    58.401    
    SLICE_X53Y239        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.060    58.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.341    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 48.175    

Slack (MET) :             48.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.321ns (21.587%)  route 1.166ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 53.655 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.741ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.610    10.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X53Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.384    53.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.781    58.436    
                         clock uncertainty           -0.035    58.401    
    SLICE_X53Y239        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.060    58.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.341    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                 48.175    

Slack (MET) :             48.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.321ns (23.295%)  route 1.057ns (76.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.648ns = ( 53.648 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.741ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.501    10.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.377    53.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.781    58.429    
                         clock uncertainty           -0.035    58.394    
    SLICE_X54Y238        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.060    58.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.334    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                 48.277    

Slack (MET) :             48.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.263%)  route 1.002ns (75.737%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 53.656 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.741ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.446    10.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.385    53.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.781    58.437    
                         clock uncertainty           -0.035    58.402    
    SLICE_X55Y238        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.060    58.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.342    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                 48.340    

Slack (MET) :             48.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.263%)  route 1.002ns (75.737%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 53.656 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.741ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.446    10.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.385    53.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.781    58.437    
                         clock uncertainty           -0.035    58.402    
    SLICE_X55Y238        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.060    58.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.342    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                 48.340    

Slack (MET) :             48.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.263%)  route 1.002ns (75.737%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 53.656 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.741ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.446    10.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.385    53.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.781    58.437    
                         clock uncertainty           -0.035    58.402    
    SLICE_X55Y238        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.060    58.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.342    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                 48.340    

Slack (MET) :             48.340ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.263%)  route 1.002ns (75.737%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 53.656 - 50.000 ) 
    Source Clock Delay      (SCD):    8.679ns
    Clock Pessimism Removal (CPR):    4.781ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.817ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.741ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.648     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.703     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y240        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     8.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.242     8.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X92Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.135     9.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.314     9.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y238        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     9.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.446    10.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782    52.247    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.385    53.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X55Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.781    58.437    
                         clock uncertainty           -0.035    58.402    
    SLICE_X55Y238        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.060    58.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.342    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                 48.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.414ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.564ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y249        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.122     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.414     2.938    
    SLICE_X46Y249        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.414ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.564ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y249        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.122     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.414     2.938    
    SLICE_X46Y249        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.414ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.564ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y249        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.122     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.414     2.938    
    SLICE_X46Y249        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.414ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.564ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.122     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.414     2.938    
    SLICE_X46Y249        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.414ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.564ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.122     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.414     2.938    
    SLICE_X46Y249        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.352ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.414ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.564ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.122     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.414     2.938    
    SLICE_X46Y249        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.364ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.564ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y250        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.134     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y250        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -4.407     2.957    
    SLICE_X46Y250        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.364ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.564ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X46Y250        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.134     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y250        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -4.407     2.957    
    SLICE_X46Y250        FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.364ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.564ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X46Y250        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.134     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y250        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -4.407     2.957    
    SLICE_X46Y250        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.364ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    4.407ns
  Clock Net Delay (Source):      0.995ns (routing 0.506ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.564ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.453     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         0.995     2.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y249        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.969 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X46Y250        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.911     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=514, routed)         1.134     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X46Y250        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -4.407     2.957    
    SLICE_X46Y250        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.129    





