---A---

19 12 0 

---B---

0 10 
19 5 
0 13 

---Result---

228 250 

C:\Users\SEP16\SoC_2022_MJU\HW2\HW2_HLS\solution1\sim\verilog>set PATH= 

C:\Users\SEP16\SoC_2022_MJU\HW2\HW2_HLS\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_matrixMul_top glbl -prj matrixMul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s matrixMul  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixMul_top glbl -prj matrixMul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixMul 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/AESL_automem_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/matrixMul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixMul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/matrixMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixMul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/matrixMul_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixMul_a_ram
INFO: [VRFC 10-311] analyzing module matrixMul_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/matrixMul_mac_mulbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixMul_mac_mulbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module matrixMul_mac_mulbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixMul_a_ram
Compiling module xil_defaultlib.matrixMul_a(DataWidth=8,AddressR...
Compiling module xil_defaultlib.matrixMul_mac_mulbkb_DSP48_0
Compiling module xil_defaultlib.matrixMul_mac_mulbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.matrixMul
Compiling module xil_defaultlib.AESL_automem_in_r
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.apatb_matrixMul_top
Compiling module work.glbl
Built simulation snapshot matrixMul

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/xsim.dir/matrixMul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 28 01:56:40 2022...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixMul/xsim_script.tcl
# xsim {matrixMul} -autoloadwcfg -tclbatch {matrixMul.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source matrixMul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "675000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 715 ns : File "C:/Users/SEP16/SoC_2022_MJU/HW2/HW2_HLS/solution1/sim/verilog/matrixMul.autotb.v" Line 448
## quit
INFO: [Common 17-206] Exiting xsim at Sat May 28 01:56:45 2022...
---A---

9 3 18 

---B---

14 18 
11 9 
2 5 

---Result---

228 250 
