module.exports = {
  // define ICM-20948 Device I2C address
  I2C_ADD_ICM20948: 0x68,
  I2C_ADD_ICM20948_AK09916: 0x0C,
  I2C_ADD_ICM20948_AK09916_READ: 0x80,
  I2C_ADD_ICM20948_AK09916_WRITE: 0x00,
  // define ICM-20948 Register
  // user bank 0 register
  REG_INT_PIN_CONFIG: 0x0F,
  REG_INT_STATUS_1: 0x1A,
  REG_ADD_WIA: 0x00,
  REG_VAL_WIA: 0xEA,
  REG_ADD_USER_CTRL: 0x03,
  REG_VAL_BIT_DMP_EN: 0x80,
  REG_VAL_BIT_FIFO_EN: 0x40,
  REG_VAL_BIT_I2C_MST_EN: 0x20,
  REG_VAL_BIT_I2C_IF_DIS: 0x10,
  REG_VAL_BIT_DMP_RST: 0x08,
  REG_VAL_BIT_DIAMOND_DMP_RST: 0x04,
  REG_VAL_ALL_RGE_RESET: 0x80,
  REG_VAL_RUN_MODE: 0x01, // Non low-power mode
  REG_ADD_LP_CONFIG: 0x05,
  REG_ADD_PWR_MGMT_1: 0x06,
  REG_ADD_PWR_MGMT_2: 0x07,
  REG_ADD_ACCEL_XOUT_H: 0x2D,
  REG_ADD_ACCEL_XOUT_L: 0x2E,
  REG_ADD_ACCEL_YOUT_H: 0x2F,
  REG_ADD_ACCEL_YOUT_L: 0x30,
  REG_ADD_ACCEL_ZOUT_H: 0x31,
  REG_ADD_ACCEL_ZOUT_L: 0x32,
  REG_ADD_GYRO_XOUT_H: 0x33,
  REG_ADD_GYRO_XOUT_L: 0x34,
  REG_ADD_GYRO_YOUT_H: 0x35,
  REG_ADD_GYRO_YOUT_L: 0x36,
  REG_ADD_GYRO_ZOUT_H: 0x37,
  REG_ADD_GYRO_ZOUT_L: 0x38,
  REG_ADD_TEMP_H: 0x39,
  REG_ADD_TEMP_L: 0x3A,
  REG_ADD_EXT_SENS_DATA_00: 0x3B, // Mag status
  REG_ADD_MAG_XOUT_H: 0x3C,
  REG_ADD_MAG_XOUT_L: 0x3D,
  REG_ADD_MAG_YOUT_H: 0x3E,
  REG_ADD_MAG_YOUT_L: 0x3F,
  REG_ADD_MAG_ZOUT_H: 0x40,
  REG_ADD_MAG_ZOUT_L: 0x41,
  REG_ADD_MAG_STAT2: 0x43,
  REG_ADD_REG_BANK_SEL: 0x7F,
  REG_VAL_REG_BANK_0: 0x00,
  REG_VAL_REG_BANK_1: 0x10,
  REG_VAL_REG_BANK_2: 0x20,
  REG_VAL_REG_BANK_3: 0x30,

  // user bank 1 register,
  // user bank 2 register,
  REG_ADD_GYRO_SMPLRT_DIV: 0x00,
  REG_ADD_GYRO_CONFIG_1: 0x01,
  REG_VAL_BIT_GYRO_DLPCFG_2: 0x10, // bit[5:3]
  REG_VAL_BIT_GYRO_DLPCFG_4: 0x20, // bit[5:3]
  REG_VAL_BIT_GYRO_DLPCFG_6: 0x30, // bit[5:3]
  REG_VAL_BIT_GYRO_FS_250DPS: 0x00, // bit[2:1]
  REG_VAL_BIT_GYRO_FS_500DPS: 0x02, // bit[2:1]
  REG_VAL_BIT_GYRO_FS_1000DPS: 0x04, // bit[2:1]
  REG_VAL_BIT_GYRO_FS_2000DPS: 0x06, // bit[2:1]
  REG_VAL_BIT_GYRO_DLPF: 0x01, // bit[0]
  REG_ADD_ACCEL_SMPLRT_DIV_2: 0x11,
  REG_ADD_ACCEL_CONFIG: 0x14,
  REG_VAL_BIT_ACCEL_DLPCFG_2: 0x10, // bit[5:3]
  REG_VAL_BIT_ACCEL_DLPCFG_4: 0x20, // bit[5:3]
  REG_VAL_BIT_ACCEL_DLPCFG_6: 0x30, // bit[5:3]
  REG_VAL_BIT_ACCEL_FS_2g: 0x00, // bit[2:1]
  REG_VAL_BIT_ACCEL_FS_4g: 0x02, // bit[2:1]
  REG_VAL_BIT_ACCEL_FS_8g: 0x04, // bit[2:1]
  REG_VAL_BIT_ACCEL_FS_16g: 0x06, // bit[2:1]
  REG_VAL_BIT_ACCEL_DLPF: 0x01, // bit[0]

  // user bank 3 register
  REG_ADD_I2C_MST_CTRL: 0x01,

  REG_ADD_I2C_SLV0_ADDR: 0x03,
  REG_ADD_I2C_SLV0_REG: 0x04,
  REG_ADD_I2C_SLV0_CTRL: 0x05,
  REG_VAL_BIT_SLV0_EN: 0x80,
  REG_VAL_BIT_MASK_LEN: 0x07,
  REG_ADD_I2C_SLV0_DO: 0x06,

  REG_ADD_I2C_SLV1_ADDR: 0x07,
  REG_ADD_I2C_SLV1_REG: 0x08,
  REG_ADD_I2C_SLV1_CTRL: 0x09,
  REG_ADD_I2C_SLV1_DO: 0x0A,

  REG_ADD_I2C_SLV2_ADDR: 0x0B,
  REG_ADD_I2C_SLV2_REG: 0x0C,
  REG_ADD_I2C_SLV2_CTRL: 0x0D,
  REG_ADD_I2C_SLV2_DO: 0x0E,

  REG_ADD_I2C_SLV3_ADDR: 0x0F,
  REG_ADD_I2C_SLV3_REG: 0x10,
  REG_ADD_I2C_SLV3_CTRL: 0x11,
  REG_ADD_I2C_SLV3_DO: 0x12,

  REG_ADD_I2C_SLV4_ADDR: 0x13,
  REG_ADD_I2C_SLV4_REG: 0x14,
  REG_ADD_I2C_SLV4_CTRL: 0x15,
  REG_ADD_I2C_SLV4_D0: 0x16,
  REG_ADD_I2C_SLV4_DI: 0x17, // BANK 3

  REG_ADD_I2C_MST_STATUS: 0x17, // BANK 0

  // define ICM-20948 Register  end

  // define ICM-20948 MAG Register
  REG_ADD_MAG_WIA1: 0x00,
  REG_VAL_MAG_WIA1: 0x48,
  REG_ADD_MAG_WIA2: 0x01,
  REG_VAL_MAG_WIA2: 0x09,
  REG_ADD_MAG_ST2: 0x10,
  REG_ADD_MAG_DATA: 0x11,
  REG_ADD_MAG_STATUS: 0x18,
  REG_ADD_MAG_CNTL2: 0x31,
  REG_VAL_MAG_MODE_PD: 0x00,
  REG_VAL_MAG_MODE_SM: 0x01,
  REG_VAL_MAG_MODE_10HZ: 0x02,
  REG_VAL_MAG_MODE_20HZ: 0x04,
  REG_VAL_MAG_MODE_50HZ: 0x05,
  REG_VAL_MAG_MODE_100HZ: 0x08,
  REG_VAL_MAG_MODE_ST1: 0x10,

  ICM_20948_Internal_Acc: (1 << 0),
  ICM_20948_Internal_Gyr: (1 << 1),
  ICM_20948_Internal_Mst: (1 << 4),
  ICM_20948_Sample_Mode_Continuous: 0x00,
  ICM_20948_Sample_Mode_Cycled: 0x01

}
