TimeQuest Timing Analyzer report for ADC
Tue May 19 11:38:35 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 14. Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 15. Slow Model Setup: 'counter'
 16. Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 17. Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 18. Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 19. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'counter'
 21. Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 22. Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 23. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 25. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 26. Slow Model Minimum Pulse Width: 'counter'
 27. Slow Model Minimum Pulse Width: 'iCLK_50'
 28. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 41. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 42. Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 43. Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 44. Fast Model Setup: 'counter'
 45. Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 46. Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 47. Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 48. Fast Model Hold: 'counter'
 49. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 50. Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 51. Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 52. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 55. Fast Model Minimum Pulse Width: 'counter'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; counter                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { counter }                                 ;
; FIFO:FIFO_ADC0_instant|clock            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0_instant|clock }            ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK }  ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:mbed_instant|SPI_CLK }  ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 165.32 MHz ; 165.32 MHz      ; FIFO:FIFO_ADC0_instant|clock            ;      ;
; 259.4 MHz  ; 259.4 MHz       ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 404.86 MHz ; 404.86 MHz      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;      ;
; 417.89 MHz ; 417.89 MHz      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;      ;
; 492.13 MHz ; 492.13 MHz      ; counter                                 ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -5.049 ; -4486.071     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.384 ; -2.384        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -2.195 ; -84.059       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.393 ; -25.619       ;
; counter                                 ; -1.032 ; -5.977        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.315 ; -15.333       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.947 ; -6.454        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.926 ; -5.971        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.192        ;
; counter                                 ; -0.028 ; -0.252        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.047 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.869 ; -16.792       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -9.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.049 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 6.001      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -5.019 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.039     ; 6.016      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.916 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.085     ; 5.867      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.824      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.861 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.087     ; 5.810      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.857 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 5.820      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.847 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.786      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.841 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 5.806      ;
; -4.814 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a46~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.762      ;
; -4.814 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a46~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.762      ;
; -4.814 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a46~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.762      ;
; -4.814 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a46~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[2]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 5.762      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.384 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.351     ; 1.069      ;
; -2.290 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.351     ; 0.975      ;
; 0.308  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.308  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.319  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.337  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.808  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.808  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.819  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.837  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 21.145 ; counter_burst[2]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.892      ;
; 21.152 ; counter_burst[0]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.883      ;
; 21.196 ; counter_burst[3]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.841      ;
; 21.251 ; counter_burst[6]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.786      ;
; 21.257 ; counter_burst[1]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.778      ;
; 21.295 ; counter_burst[7]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.742      ;
; 21.301 ; counter_burst[0]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.734      ;
; 21.309 ; counter_burst[12]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 3.729      ;
; 21.336 ; counter_burst[1]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.701      ;
; 21.336 ; counter_burst[13]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 3.702      ;
; 21.372 ; counter_burst[0]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.664      ;
; 21.373 ; counter_burst[0]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.662      ;
; 21.376 ; counter_burst[2]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.660      ;
; 21.376 ; counter_burst[2]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.660      ;
; 21.376 ; counter_burst[2]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.660      ;
; 21.376 ; counter_burst[2]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.660      ;
; 21.376 ; counter_burst[2]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.659      ;
; 21.380 ; counter_burst[17]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.657      ;
; 21.406 ; counter_burst[1]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.629      ;
; 21.427 ; counter_burst[3]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.609      ;
; 21.427 ; counter_burst[3]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.609      ;
; 21.427 ; counter_burst[3]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.609      ;
; 21.427 ; counter_burst[3]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.609      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.428 ; counter_burst[2]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.608      ;
; 21.429 ; counter_burst[9]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.608      ;
; 21.430 ; counter_burst[4]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.607      ;
; 21.452 ; counter_burst[0]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.583      ;
; 21.456 ; counter_burst[16]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.581      ;
; 21.466 ; counter_burst[0]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.571      ;
; 21.477 ; counter_burst[1]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.559      ;
; 21.478 ; counter_burst[1]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.479 ; counter_burst[3]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.557      ;
; 21.482 ; counter_burst[11]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 3.556      ;
; 21.482 ; counter_burst[6]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.554      ;
; 21.482 ; counter_burst[6]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.554      ;
; 21.482 ; counter_burst[6]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.554      ;
; 21.482 ; counter_burst[6]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.554      ;
; 21.487 ; counter_burst[3]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.548      ;
; 21.499 ; counter_burst[18]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.538      ;
; 21.511 ; counter_burst[12]                          ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.525      ;
; 21.517 ; counter_burst[4]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.518      ;
; 21.520 ; rst                                        ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.012      ; 3.528      ;
; 21.525 ; counter_burst[2]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.510      ;
; 21.526 ; counter_burst[7]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.510      ;
; 21.526 ; counter_burst[7]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.510      ;
; 21.526 ; counter_burst[7]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.510      ;
; 21.526 ; counter_burst[7]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.510      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.534 ; counter_burst[6]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.502      ;
; 21.540 ; counter_burst[12]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.497      ;
; 21.540 ; counter_burst[12]                          ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.497      ;
; 21.540 ; counter_burst[12]                          ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.497      ;
; 21.540 ; counter_burst[12]                          ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.497      ;
; 21.557 ; counter_burst[1]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 3.478      ;
; 21.559 ; counter_burst[0]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.477      ;
; 21.567 ; counter_burst[1]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.469      ;
; 21.567 ; counter_burst[1]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.469      ;
; 21.567 ; counter_burst[1]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.469      ;
; 21.567 ; counter_burst[13]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.470      ;
; 21.567 ; counter_burst[13]                          ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.470      ;
; 21.567 ; counter_burst[13]                          ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.470      ;
; 21.567 ; counter_burst[13]                          ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.470      ;
; 21.573 ; counter_burst[5]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.464      ;
; 21.578 ; counter_burst[7]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.458      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.195 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.139     ; 3.092      ;
; -2.195 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.139     ; 3.092      ;
; -2.178 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 3.080      ;
; -2.177 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 3.084      ;
; -2.177 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 3.084      ;
; -2.177 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 3.084      ;
; -2.177 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 3.084      ;
; -2.177 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 3.084      ;
; -2.177 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 3.084      ;
; -2.044 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.946      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.971 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.872      ;
; -1.968 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.869      ;
; -1.968 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.869      ;
; -1.968 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.869      ;
; -1.968 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.869      ;
; -1.968 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.869      ;
; -1.968 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.869      ;
; -1.968 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.135     ; 2.869      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.775 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.677      ;
; -1.771 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.131     ; 2.676      ;
; -1.771 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.131     ; 2.676      ;
; -1.754 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.664      ;
; -1.753 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.121     ; 2.668      ;
; -1.753 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.121     ; 2.668      ;
; -1.753 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.121     ; 2.668      ;
; -1.753 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.121     ; 2.668      ;
; -1.753 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.121     ; 2.668      ;
; -1.753 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.121     ; 2.668      ;
; -1.620 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.530      ;
; -1.617 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.137     ; 2.516      ;
; -1.554 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 2.461      ;
; -1.553 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 2.460      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.547 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.456      ;
; -1.544 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.453      ;
; -1.544 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.453      ;
; -1.544 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.453      ;
; -1.544 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.453      ;
; -1.544 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.453      ;
; -1.544 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.453      ;
; -1.544 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.127     ; 2.453      ;
; -1.490 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.137     ; 2.389      ;
; -1.488 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.137     ; 2.387      ;
; -1.481 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.137     ; 2.380      ;
; -1.470 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.507      ;
; -1.454 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.137     ; 2.353      ;
; -1.451 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.137     ; 2.350      ;
; -1.389 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.426      ;
; -1.366 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.403      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.351 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.126     ; 2.261      ;
; -1.322 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.359      ;
; -1.322 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.358      ;
; -1.308 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.339      ;
; -1.308 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.339      ;
; -1.290 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.331      ;
; -1.290 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.331      ;
; -1.290 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.331      ;
; -1.290 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.331      ;
; -1.290 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.331      ;
; -1.290 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.331      ;
; -1.285 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.322      ;
; -1.252 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.289      ;
; -1.243 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.284      ;
; -1.243 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.284      ;
; -1.218 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.255      ;
; -1.193 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.129     ; 2.100      ;
; -1.182 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.084      ;
; -1.171 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.134     ; 2.073      ;
; -1.148 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.185      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.393 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.435      ;
; -1.392 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.434      ;
; -1.392 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.434      ;
; -1.390 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.432      ;
; -1.366 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.396      ;
; -1.366 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.396      ;
; -1.365 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.395      ;
; -1.298 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.340      ;
; -1.297 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.339      ;
; -1.297 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.339      ;
; -1.295 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.321      ;
; -1.295 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.321      ;
; -1.295 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.337      ;
; -1.286 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 2.338      ;
; -1.285 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 2.337      ;
; -1.284 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 2.336      ;
; -1.278 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.320      ;
; -1.271 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.301      ;
; -1.271 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.301      ;
; -1.270 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.300      ;
; -1.243 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.279      ;
; -1.200 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.226      ;
; -1.200 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 2.226      ;
; -1.198 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.234      ;
; -1.191 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 2.243      ;
; -1.190 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 2.242      ;
; -1.189 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.016      ; 2.241      ;
; -1.183 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.225      ;
; -1.118 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.154      ;
; -1.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.127      ;
; -1.091 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.127      ;
; -1.084 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.120      ;
; -1.073 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.109      ;
; -1.051 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.101      ;
; -1.031 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.067      ;
; -1.024 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.060      ;
; -0.996 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.032      ;
; -0.979 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.015      ;
; -0.959 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.995      ;
; -0.959 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.995      ;
; -0.956 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.006      ;
; -0.914 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.950      ;
; -0.906 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.942      ;
; -0.861 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 1.923      ;
; -0.850 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.886      ;
; -0.819 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.855      ;
; -0.800 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.836      ;
; -0.740 ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.768      ;
; -0.710 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.736      ;
; -0.678 ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 1.724      ;
; -0.663 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.699      ;
; -0.570 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.606      ;
; -0.553 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.589      ;
; -0.534 ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.558      ;
; -0.526 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.550      ;
; -0.486 ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.534      ;
; -0.466 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.502      ;
; -0.459 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.495      ;
; -0.456 ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.498      ;
; -0.435 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.471      ;
; -0.425 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.459      ;
; -0.061 ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.097      ;
; -0.060 ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.096      ;
; -0.060 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.096      ;
; -0.059 ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.095      ;
; -0.058 ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.094      ;
; -0.051 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.087      ;
; -0.020 ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.056      ;
; -0.011 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.047      ;
; 0.053  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.005      ;
; 0.057  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.001      ;
; 0.109  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.022      ; 0.949      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.821      ;
; 0.256  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.806      ;
; 0.263  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.798      ;
; 0.265  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.797      ;
; 0.266  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.796      ;
; 0.267  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.794      ;
; 0.267  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.794      ;
; 0.267  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.794      ;
; 0.268  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.793      ;
; 0.268  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.793      ;
; 0.268  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.793      ;
; 0.269  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.792      ;
; 0.272  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.025      ; 0.789      ;
; 0.401  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.357      ; 2.992      ;
; 0.529  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.341      ; 2.848      ;
; 0.529  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.341      ; 2.848      ;
; 0.547  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.357      ; 2.846      ;
; 0.547  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.357      ; 2.846      ;
; 0.550  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.357      ; 2.843      ;
; 0.555  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.357      ; 2.838      ;
; 0.564  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.345      ; 2.817      ;
; 0.564  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.345      ; 2.817      ;
; 0.565  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.367      ; 2.838      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                                                  ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.032 ; auto_sample[0]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 2.068      ;
; -0.961 ; auto_sample[0]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.997      ;
; -0.922 ; auto_sample[1]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.958      ;
; -0.891 ; auto_sample[2]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.927      ;
; -0.890 ; auto_sample[0]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.926      ;
; -0.851 ; auto_sample[1]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.887      ;
; -0.820 ; auto_sample[3]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.856      ;
; -0.820 ; auto_sample[2]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.856      ;
; -0.819 ; auto_sample[0]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.855      ;
; -0.780 ; auto_sample[1]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.816      ;
; -0.749 ; auto_sample[3]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.785      ;
; -0.749 ; auto_sample[2]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.785      ;
; -0.713 ; auto_sample[4]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.749      ;
; -0.709 ; auto_sample[1]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.745      ;
; -0.678 ; auto_sample[3]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.714      ;
; -0.678 ; auto_sample[2]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.714      ;
; -0.660 ; auto_sample[0]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.696      ;
; -0.642 ; auto_sample[4]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.678      ;
; -0.607 ; auto_sample[3]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.643      ;
; -0.589 ; auto_sample[0]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.625      ;
; -0.589 ; auto_sample[5]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.625      ;
; -0.571 ; auto_sample[4]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.607      ;
; -0.550 ; auto_sample[1]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.586      ;
; -0.519 ; auto_sample[2]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.555      ;
; -0.518 ; auto_sample[0]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.554      ;
; -0.518 ; auto_sample[5]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.554      ;
; -0.500 ; auto_sample[4]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.536      ;
; -0.482 ; auto_sample[6]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.518      ;
; -0.479 ; auto_sample[1]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.515      ;
; -0.448 ; auto_sample[3]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.484      ;
; -0.448 ; auto_sample[2]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.484      ;
; -0.447 ; auto_sample[0]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.483      ;
; -0.447 ; auto_sample[7]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.483      ;
; -0.447 ; auto_sample[5]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.483      ;
; -0.411 ; auto_sample[6]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.447      ;
; -0.408 ; auto_sample[1]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.444      ;
; -0.062 ; auto_sample[3]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.098      ;
; -0.062 ; auto_sample[2]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.098      ;
; -0.061 ; auto_sample[0]    ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.097      ;
; -0.061 ; auto_sample[7]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.097      ;
; -0.061 ; auto_sample[5]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.097      ;
; -0.028 ; auto_sample[6]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.064      ;
; -0.025 ; auto_sample[4]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; auto_sample[1]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.061      ;
; 0.172  ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.172  ; counter_burst[2]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.190      ;
; 0.223  ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.223  ; counter_burst[3]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.139      ;
; 0.240  ; auto_sample[8]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.796      ;
; 0.278  ; counter_burst[6]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.278  ; counter_burst[6]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.084      ;
; 0.322  ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.322  ; counter_burst[7]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.040      ;
; 0.336  ; counter_burst[12] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.336  ; counter_burst[12] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.027      ;
; 0.363  ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[1]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.999      ;
; 0.363  ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.327      ; 3.000      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.315 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 1.302      ;
; -1.312 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 1.305      ;
; -1.293 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 1.324      ;
; -1.292 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 1.325      ;
; -0.911 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.700      ;
; -0.910 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.701      ;
; -0.833 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.341      ; 1.774      ;
; -0.799 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.812      ;
; -0.703 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.908      ;
; -0.701 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.910      ;
; -0.692 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.919      ;
; -0.689 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.922      ;
; -0.645 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.966      ;
; -0.645 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 1.966      ;
; -0.564 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.359      ; 2.061      ;
; -0.564 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.047      ;
; -0.563 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.048      ;
; -0.538 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.361      ; 2.089      ;
; -0.533 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.361      ; 2.094      ;
; -0.533 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.361      ; 2.094      ;
; -0.533 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.339      ; 2.072      ;
; -0.532 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.339      ; 2.073      ;
; -0.532 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.339      ; 2.073      ;
; -0.523 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.094      ;
; -0.518 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.099      ;
; -0.515 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.102      ;
; -0.515 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.102      ;
; -0.497 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.335      ; 2.104      ;
; -0.497 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.335      ; 2.104      ;
; -0.487 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.124      ;
; -0.369 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.248      ;
; -0.366 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.335      ; 2.235      ;
; -0.333 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.278      ;
; -0.333 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.278      ;
; -0.252 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.359      ; 2.373      ;
; -0.226 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.361      ; 2.401      ;
; -0.221 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.361      ; 2.406      ;
; -0.221 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.361      ; 2.406      ;
; -0.221 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.339      ; 2.384      ;
; -0.220 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.339      ; 2.385      ;
; -0.220 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.339      ; 2.385      ;
; -0.211 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.406      ;
; -0.206 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.411      ;
; -0.203 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.414      ;
; -0.203 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.414      ;
; -0.185 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.335      ; 2.416      ;
; -0.185 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.335      ; 2.416      ;
; -0.178 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.335      ; 2.423      ;
; -0.061 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.556      ;
; -0.057 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.560      ;
; 0.093  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.710      ;
; 0.093  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.351      ; 2.710      ;
; 0.174  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.365      ; 2.805      ;
; 0.200  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.367      ; 2.833      ;
; 0.205  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.367      ; 2.838      ;
; 0.205  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.367      ; 2.838      ;
; 0.205  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.816      ;
; 0.206  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.817      ;
; 0.206  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.345      ; 2.817      ;
; 0.215  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.357      ; 2.838      ;
; 0.220  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.357      ; 2.843      ;
; 0.223  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.357      ; 2.846      ;
; 0.223  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.357      ; 2.846      ;
; 0.241  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.341      ; 2.848      ;
; 0.241  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.341      ; 2.848      ;
; 0.369  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.357      ; 2.992      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.789      ;
; 0.501  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.792      ;
; 0.502  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.793      ;
; 0.502  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.793      ;
; 0.502  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.793      ;
; 0.503  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.794      ;
; 0.503  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.794      ;
; 0.503  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.794      ;
; 0.504  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.796      ;
; 0.505  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.797      ;
; 0.507  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.025      ; 0.798      ;
; 0.514  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.806      ;
; 0.555  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.821      ;
; 0.661  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.022      ; 0.949      ;
; 0.713  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.022      ; 1.001      ;
; 0.717  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.022      ; 1.005      ;
; 0.781  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.047      ;
; 0.790  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.056      ;
; 0.821  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.087      ;
; 0.825  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.091      ;
; 0.828  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.094      ;
; 0.829  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.095      ;
; 0.830  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.830  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.097      ;
; 1.195  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.002     ; 1.459      ;
; 1.205  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.471      ;
; 1.226  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.006      ; 1.498      ;
; 1.229  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.495      ;
; 1.256  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.012      ; 1.534      ;
; 1.296  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.012     ; 1.550      ;
; 1.304  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.012     ; 1.558      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.947 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.522      ;
; -0.900 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.569      ;
; -0.465 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.004      ;
; -0.460 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.009      ;
; -0.458 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.011      ;
; -0.458 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.011      ;
; -0.458 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.011      ;
; -0.418 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.051      ;
; -0.413 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.056      ;
; -0.411 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.058      ;
; -0.411 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.058      ;
; -0.411 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.058      ;
; -0.278 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.190      ;
; -0.278 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.190      ;
; -0.278 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.190      ;
; -0.277 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.191      ;
; -0.272 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.196      ;
; -0.243 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.226      ;
; -0.242 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.227      ;
; -0.242 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.227      ;
; -0.241 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.228      ;
; -0.238 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.231      ;
; -0.236 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.233      ;
; -0.231 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.238      ;
; -0.231 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.237      ;
; -0.231 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.237      ;
; -0.231 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.237      ;
; -0.230 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.238      ;
; -0.225 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.243      ;
; -0.196 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.273      ;
; -0.195 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.274      ;
; -0.195 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.274      ;
; -0.194 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.275      ;
; -0.191 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.278      ;
; -0.189 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.280      ;
; -0.184 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.285      ;
; -0.054 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.414      ;
; -0.049 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.419      ;
; -0.049 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.419      ;
; -0.007 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.461      ;
; -0.002 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.466      ;
; -0.002 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 2.466      ;
; 0.038  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.504      ;
; 0.041  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.507      ;
; 0.068  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.534      ;
; 0.075  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.541      ;
; 0.077  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.543      ;
; 0.085  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.551      ;
; 0.088  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.554      ;
; 0.115  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.581      ;
; 0.122  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.588      ;
; 0.124  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.590      ;
; 0.140  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 2.614      ;
; 0.141  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 2.615      ;
; 0.187  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 2.661      ;
; 0.188  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 2.662      ;
; 0.204  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.670      ;
; 0.251  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.717      ;
; 0.362  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.831      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.409  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 2.878      ;
; 0.517  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.783      ;
; 0.518  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.784      ;
; 0.519  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.785      ;
; 0.522  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.788      ;
; 0.526  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.792      ;
; 0.529  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.795      ;
; 0.555  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.023      ;
; 0.555  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.023      ;
; 0.555  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.023      ;
; 0.555  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.023      ;
; 0.555  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.023      ;
; 0.555  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.023      ;
; 0.555  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.023      ;
; 0.602  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.070      ;
; 0.602  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.070      ;
; 0.602  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.070      ;
; 0.602  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.070      ;
; 0.602  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.070      ;
; 0.602  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.070      ;
; 0.602  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.202      ; 3.070      ;
; 0.650  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.916      ;
; 0.656  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.922      ;
; 0.663  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.929      ;
; 0.680  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.946      ;
; 0.707  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.973      ;
; 0.721  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.987      ;
; 0.722  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.988      ;
; 0.764  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 3.238      ;
; 0.764  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 3.238      ;
; 0.764  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 3.238      ;
; 0.764  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 3.238      ;
; 0.764  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 3.238      ;
; 0.764  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.208      ; 3.238      ;
; 0.765  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.203      ; 3.234      ;
; 0.782  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.246      ;
; 0.782  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.198      ; 3.246      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                          ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.926 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.335      ; 1.675      ;
; -0.389 ; on                                               ; FIFO:FIFO_ADC0_instant|out[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.203      ;
; -0.389 ; on                                               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.203      ;
; -0.370 ; on                                               ; FIFO:FIFO_ADC0_instant|out[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.334      ; 2.230      ;
; -0.358 ; on                                               ; FIFO:FIFO_ADC0_instant|out[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 2.244      ;
; -0.358 ; on                                               ; FIFO:FIFO_ADC0_instant|out[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 2.244      ;
; -0.358 ; on                                               ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 2.244      ;
; -0.347 ; on                                               ; FIFO:FIFO_ADC0_instant|out[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.248      ;
; -0.347 ; on                                               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.248      ;
; -0.347 ; on                                               ; FIFO:FIFO_ADC0_instant|out[14]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.248      ;
; -0.343 ; on                                               ; FIFO:FIFO_ADC0_instant|out[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.309      ; 2.232      ;
; -0.343 ; on                                               ; FIFO:FIFO_ADC0_instant|out[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.309      ; 2.232      ;
; -0.343 ; on                                               ; FIFO:FIFO_ADC0_instant|out[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.309      ; 2.232      ;
; -0.286 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.306      ;
; -0.286 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.306      ;
; -0.267 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.334      ; 2.333      ;
; -0.255 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 2.347      ;
; -0.255 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 2.347      ;
; -0.255 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 2.347      ;
; -0.251 ; on                                               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.329      ;
; -0.251 ; on                                               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.329      ;
; -0.251 ; on                                               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.329      ;
; -0.244 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.351      ;
; -0.244 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.351      ;
; -0.244 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.351      ;
; -0.240 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.309      ; 2.335      ;
; -0.240 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.309      ; 2.335      ;
; -0.240 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.309      ; 2.335      ;
; -0.145 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.435      ;
; -0.145 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.435      ;
; -0.145 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.435      ;
; -0.050 ; on                                               ; FIFO:FIFO_ADC0_instant|dffr1                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.545      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[11]                ; FIFO:FIFO_ADC0_instant|rd_reg[11]                                                                                ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[0]                 ; FIFO:FIFO_ADC0_instant|rd_reg[0]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.546  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.125      ; 0.937      ;
; 0.593  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.124      ; 0.983      ;
; 0.593  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray~12                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.127      ; 0.986      ;
; 0.663  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[21]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.929      ;
; 0.663  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[23]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.929      ;
; 0.702  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.968      ;
; 0.739  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|regarray~1                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.124      ; 1.129      ;
; 0.740  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.124      ; 1.130      ;
; 0.793  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a4~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.179      ; 1.206      ;
; 0.808  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.074      ;
; 0.810  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.079      ;
; 0.815  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.175      ; 1.224      ;
; 0.816  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.082      ;
; 0.817  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.082      ;
; 0.818  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a9~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.164      ; 1.216      ;
; 0.832  ; FIFO:FIFO_ADC0_instant|regarray~11               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.103      ;
; 0.843  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.110      ;
; 0.846  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray~8                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 1.242      ;
; 0.847  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.113      ;
; 0.848  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31] ; FIFO:FIFO_ADC0_instant|out[3]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.115      ;
; 0.848  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 1.244      ;
; 0.849  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.121      ; 1.236      ;
; 0.855  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.128      ; 1.249      ;
; 0.855  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray~14                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.128      ; 1.249      ;
; 0.858  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33] ; FIFO:FIFO_ADC0_instant|out[5]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.125      ;
; 0.868  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42] ; FIFO:FIFO_ADC0_instant|out[14]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.133      ;
; 0.870  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[27]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.136      ;
; 0.871  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[25]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.137      ;
; 0.881  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.147      ;
; 0.882  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.128      ; 1.276      ;
; 0.882  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.128      ; 1.276      ;
; 0.887  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray~13                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.121      ; 1.274      ;
; 0.889  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.121      ; 1.276      ;
; 0.964  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg0 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.255      ;
; 0.970  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg7 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.261      ;
; 0.976  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg2 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.267      ;
; 0.980  ; FIFO:FIFO_ADC0_instant|regarray~13               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.005     ; 1.241      ;
; 0.982  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg5 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.273      ;
; 0.989  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.127      ; 1.382      ;
; 0.992  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[7]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.005     ; 1.253      ;
; 1.000  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg3 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.291      ;
; 1.013  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|regarray~3                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.120      ; 1.399      ;
; 1.014  ; FIFO:FIFO_ADC0_instant|regarray~12               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.011     ; 1.269      ;
; 1.019  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray~15                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.119      ; 1.404      ;
; 1.021  ; FIFO:FIFO_ADC0_instant|regarray~10               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.284      ;
; 1.022  ; FIFO:FIFO_ADC0_instant|regarray~9                ; FIFO:FIFO_ADC0_instant|out[9]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.285      ;
; 1.022  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.119      ; 1.407      ;
; 1.029  ; FIFO:FIFO_ADC0_instant|regarray~7                ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.296      ;
; 1.035  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.120      ; 1.421      ;
; 1.037  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|regarray~2                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.120      ; 1.423      ;
; 1.049  ; FIFO:FIFO_ADC0_instant|regarray~1                ; FIFO:FIFO_ADC0_instant|out[1]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.023     ; 1.292      ;
; 1.075  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.100      ; 1.441      ;
; 1.085  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39] ; FIFO:FIFO_ADC0_instant|out[11]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.013      ; 1.364      ;
; 1.094  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.170      ; 1.498      ;
; 1.106  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.160      ; 1.500      ;
; 1.108  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[17]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.372      ;
; 1.108  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a36~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.186      ; 1.528      ;
; 1.109  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a40~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.167      ; 1.510      ;
; 1.112  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[19]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.376      ;
; 1.113  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|regarray~7                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.127      ; 1.506      ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.038 ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; -0.038 ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; 0.391  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_ON                                 ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.433  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.451  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.462  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.462  ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.518  ; MBED_RDY                               ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.521  ; counter_burst[19]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.525  ; temp_mbed_1                            ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.530  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.794  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; temp_mbed_1                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.803  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; counter_burst[1]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; counter_burst[8]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; counter_burst[9]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; counter_burst[7]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.825  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.825  ; temp_mbed_2                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.828  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.830  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.841  ; counter_burst[0]                       ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.847  ; counter_burst[2]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.848  ; counter_burst[4]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.114      ;
; 0.853  ; counter_burst[6]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 1.178  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.181  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.193  ; counter_burst[8]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.459      ;
; 1.193  ; counter_burst[3]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.459      ;
; 1.196  ; counter_burst[7]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.200  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.465      ;
; 1.204  ; counter_burst[3]                       ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.211  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.477      ;
; 1.214  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.217  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.227  ; counter_burst[0]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.233  ; counter_burst[5]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.499      ;
; 1.239  ; counter_burst[6]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240  ; counter_burst[5]                       ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.248  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.264  ; rst                                    ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.524      ;
; 1.267  ; counter_burst[7]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.533      ;
; 1.270  ; rst                                    ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.530      ;
; 1.278  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.544      ;
; 1.281  ; counter_burst[1]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.285  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.551      ;
; 1.304  ; counter_burst[2]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.570      ;
; 1.304  ; counter_burst[5]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.570      ;
; 1.305  ; counter_burst[4]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.571      ;
; 1.310  ; counter_burst[6]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.576      ;
; 1.319  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.335  ; counter_burst[3]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.601      ;
; 1.349  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.615      ;
; 1.353  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.619      ;
; 1.359  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.627      ;
; 1.362  ; counter_burst[18]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.629      ;
; 1.375  ; counter_burst[5]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.641      ;
; 1.376  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.376  ; counter_burst[4]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.381  ; counter_burst[6]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.647      ;
; 1.386  ; counter_burst[0]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.652      ;
; 1.390  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.406  ; counter_burst[3]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.672      ;
; 1.423  ; counter_burst[1]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.424  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.690      ;
; 1.430  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.698      ;
; 1.446  ; counter_burst[2]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.712      ;
; 1.446  ; counter_burst[5]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.712      ;
; 1.447  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.713      ;
; 1.447  ; counter_burst[4]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.713      ;
; 1.461  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.477  ; counter_burst[3]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.743      ;
; 1.491  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.757      ;
; 1.495  ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.761      ;
; 1.501  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.769      ;
; 1.517  ; counter_burst[2]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.783      ;
; 1.518  ; counter_burst[4]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.784      ;
; 1.528  ; counter_burst[0]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.794      ;
; 1.548  ; counter_burst[3]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.814      ;
; 1.562  ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.828      ;
; 1.565  ; counter_burst[1]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.831      ;
; 1.566  ; counter_burst[17]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.833      ;
; 1.566  ; usonic[3]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.832      ;
; 1.572  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.840      ;
; 1.583  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.848      ;
; 1.588  ; counter_burst[2]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.589  ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.855      ;
; 1.627  ; counter_burst[2]                       ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.893      ;
; 1.627  ; counter_burst[4]                       ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.893      ;
; 1.633  ; usonic[2]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.899      ;
; 1.636  ; counter_burst[1]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.902      ;
; 1.657  ; counter_burst[3]                       ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                                                   ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.028 ; counter_burst[15] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; -0.028 ; counter_burst[15] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.565      ;
; 0.011  ; counter_burst[10] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.011  ; counter_burst[10] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.603      ;
; 0.050  ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.050  ; counter_burst[8]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.642      ;
; 0.099  ; counter_burst[19] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.099  ; counter_burst[19] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.325      ; 2.690      ;
; 0.120  ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.120  ; on                ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.723      ;
; 0.125  ; counter_burst[14] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.125  ; counter_burst[14] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.718      ;
; 0.130  ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.130  ; counter_burst[18] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.722      ;
; 0.152  ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.152  ; counter_burst[17] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.744      ;
; 0.170  ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.170  ; counter_burst[5]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.762      ;
; 0.223  ; rst               ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.223  ; rst               ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.337      ; 2.826      ;
; 0.261  ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.261  ; counter_burst[11] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.327      ; 2.854      ;
; 0.263  ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.855      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.047 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 2.318      ;
; 1.047 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 2.318      ;
; 1.089 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.273      ;
; 1.089 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.273      ;
; 1.089 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.273      ;
; 1.089 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.273      ;
; 1.089 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.273      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.100 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.263      ;
; 1.112 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.322      ; 2.246      ;
; 1.150 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 2.215      ;
; 1.150 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 2.215      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.170      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.170      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.170      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.170      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.170      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.203 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 2.160      ;
; 1.215 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.322      ; 2.143      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.038      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.424 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 1.935      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.325      ; 1.825      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.325      ; 1.825      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.325      ; 1.825      ;
; 1.639 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.325      ; 1.722      ;
; 1.639 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.325      ; 1.722      ;
; 1.639 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.325      ; 1.722      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.869 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.325      ; 1.722      ;
; -0.869 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.325      ; 1.722      ;
; -0.869 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.325      ; 1.722      ;
; -0.766 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.325      ; 1.825      ;
; -0.766 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.325      ; 1.825      ;
; -0.766 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.325      ; 1.825      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.654 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 1.935      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.038      ;
; -0.445 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.322      ; 2.143      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.433 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.160      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.170      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.170      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.170      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.170      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.170      ;
; -0.380 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.215      ;
; -0.380 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.215      ;
; -0.342 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.322      ; 2.246      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.330 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.263      ;
; -0.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.273      ;
; -0.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.273      ;
; -0.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.273      ;
; -0.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.273      ;
; -0.319 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.273      ;
; -0.277 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.318      ;
; -0.277 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 2.318      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[8]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.739 ; 6.739 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.739 ; 6.739 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.851 ; 7.851 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.851 ; 7.851 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.669 ; 7.669 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.669 ; 7.669 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.048 ; 5.048 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.048 ; 5.048 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.681 ; 5.681 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.421 ; 5.421 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.681 ; 5.681 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -6.509 ; -6.509 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -6.509 ; -6.509 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -7.621 ; -7.621 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -7.621 ; -7.621 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -7.439 ; -7.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -7.439 ; -7.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.818 ; -4.818 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.818 ; -4.818 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.191 ; -5.191 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.191 ; -5.191 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -5.451 ; -5.451 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.022  ; 8.022  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.022  ; 8.022  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 8.707  ; 8.707  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.201  ; 7.201  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 8.707  ; 8.707  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 9.118  ; 9.118  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 9.118  ; 9.118  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.734  ; 9.734  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.734  ; 9.734  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 13.935 ; 13.935 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 13.935 ; 13.935 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 13.234 ; 13.234 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 12.538 ; 12.538 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.987 ; 12.987 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 13.018 ; 13.018 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 12.728 ; 12.728 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 12.509 ; 12.509 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.694  ; 9.694  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.448  ; 9.448  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.477  ; 9.477  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.214  ; 9.214  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.448  ; 9.448  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.212  ; 9.212  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.686 ; 12.686 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 12.399 ; 12.399 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 12.399 ; 12.399 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 12.426 ; 12.426 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.686 ; 12.686 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.322 ; 10.322 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.329 ; 10.329 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.154 ; 10.154 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.022 ; 11.022 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.698 ; 10.698 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.737 ; 10.737 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 10.677 ; 10.677 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.661 ; 10.661 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.022 ; 11.022 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.662 ; 10.662 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.690 ; 10.690 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.830 ; 10.830 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.830 ; 10.830 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.870 ; 10.870 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.870 ; 10.870 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.117  ; 9.117  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.611  ; 8.611  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.611  ; 8.611  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.722  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.666  ; 8.666  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.666  ; 8.666  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.722  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.722  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.553  ; 8.553  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.553  ; 8.553  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.125  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 6.125  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 6.125  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.158 ; 10.158 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.158 ; 10.158 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 11.254 ; 11.254 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 11.254 ; 11.254 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 7.975  ; 7.975  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 7.975  ; 7.975  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 6.463  ; 6.463  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 6.463  ; 6.463  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 7.012  ; 7.012  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 9.071  ; 9.071  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 9.071  ; 9.071  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.734  ; 9.734  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.734  ; 9.734  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.643 ; 11.643 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 13.061 ; 13.061 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 12.356 ; 12.356 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.665 ; 11.665 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.113 ; 12.113 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 12.144 ; 12.144 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 11.849 ; 11.849 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.643 ; 11.643 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.032  ; 9.032  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.250 ; 10.250 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.521  ; 9.521  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.273  ; 9.273  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.304  ; 9.304  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.039  ; 9.039  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.273  ; 9.273  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.032  ; 9.032  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.546  ; 9.546  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.788 ; 11.788 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.789 ; 11.789 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.815 ; 11.815 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.077 ; 12.077 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.712  ; 9.712  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.718  ; 9.718  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.546  ; 9.546  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.031  ; 9.031  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.063  ; 9.063  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.101  ; 9.101  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.076  ; 9.076  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.031  ; 9.031  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.387  ; 9.387  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.054  ; 9.054  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.062  ; 9.062  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.830 ; 10.830 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.830 ; 10.830 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 9.117  ; 9.117  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.870 ; 10.870 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.117  ; 9.117  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.722  ; 8.611  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.611  ; 8.611  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.722  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.391  ; 8.391  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.391  ; 8.391  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.722  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.722  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.125  ; 8.553  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.553  ; 8.553  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.125  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 6.125  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 6.125  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.158 ; 10.158 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.158 ; 10.158 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 11.254 ; 11.254 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 11.254 ; 11.254 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -2.354 ; -1293.366     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.956 ; -0.956        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.528 ; -15.978       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.142 ; -1.477        ;
; counter                                 ; 0.067  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.991 ; -15.689       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.851 ; -15.979       ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.776 ; -7.794        ;
; counter                                 ; -0.384 ; -3.456        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.115        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.298 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.673 ; -16.231       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -9.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.354 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a48~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.323      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.295 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.068     ; 3.259      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.281 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.239      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.279 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.050     ; 3.261      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.277 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[14] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.070     ; 3.239      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.272 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a50~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.075     ; 3.229      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.267 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.020     ; 3.279      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.261 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.237      ;
; -2.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.204      ;
; -2.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.204      ;
; -2.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.204      ;
; -2.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.204      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.956 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.474     ; 0.514      ;
; -0.916 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.474     ; 0.474      ;
; 0.397  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.397  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.410  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.431  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.897  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.897  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.910  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.931  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 23.202 ; counter_burst[0]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.829      ;
; 23.235 ; counter_burst[2]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.799      ;
; 23.256 ; counter_burst[1]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.775      ;
; 23.260 ; counter_burst[3]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.774      ;
; 23.272 ; counter_burst[0]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.761      ;
; 23.276 ; counter_burst[0]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.755      ;
; 23.292 ; counter_burst[6]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.742      ;
; 23.312 ; counter_burst[7]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.722      ;
; 23.313 ; counter_burst[0]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.718      ;
; 23.314 ; counter_burst[17]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.719      ;
; 23.318 ; counter_burst[12]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.003      ; 1.717      ;
; 23.325 ; counter_burst[13]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.003      ; 1.710      ;
; 23.326 ; counter_burst[1]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.707      ;
; 23.327 ; counter_burst[1]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.707      ;
; 23.329 ; counter_burst[2]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.702      ;
; 23.329 ; counter_burst[16]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.704      ;
; 23.330 ; counter_burst[1]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.701      ;
; 23.334 ; counter_burst[2]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.699      ;
; 23.334 ; counter_burst[2]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.699      ;
; 23.334 ; counter_burst[2]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.699      ;
; 23.334 ; counter_burst[2]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.699      ;
; 23.338 ; counter_burst[0]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.693      ;
; 23.343 ; counter_burst[18]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.690      ;
; 23.354 ; counter_burst[0]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.680      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.358 ; counter_burst[2]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.674      ;
; 23.359 ; counter_burst[3]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.674      ;
; 23.359 ; counter_burst[3]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.674      ;
; 23.359 ; counter_burst[3]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.674      ;
; 23.359 ; counter_burst[3]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.674      ;
; 23.365 ; counter_burst[9]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.669      ;
; 23.367 ; rst                                        ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.011      ; 1.676      ;
; 23.367 ; counter_burst[1]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.664      ;
; 23.371 ; counter_burst[0]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.662      ;
; 23.372 ; counter_burst[4]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.662      ;
; 23.378 ; counter_burst[3]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.653      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.383 ; counter_burst[3]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.649      ;
; 23.391 ; counter_burst[6]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.642      ;
; 23.391 ; counter_burst[6]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.642      ;
; 23.391 ; counter_burst[6]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.642      ;
; 23.391 ; counter_burst[6]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.642      ;
; 23.392 ; counter_burst[1]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.639      ;
; 23.395 ; counter_burst[0]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.638      ;
; 23.396 ; counter_burst[11]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.003      ; 1.639      ;
; 23.397 ; counter_burst[4]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.634      ;
; 23.400 ; on                                         ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.011      ; 1.643      ;
; 23.403 ; counter_burst[2]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 1.628      ;
; 23.410 ; counter_burst[5]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.624      ;
; 23.411 ; counter_burst[7]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.622      ;
; 23.411 ; counter_burst[7]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.622      ;
; 23.411 ; counter_burst[7]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.622      ;
; 23.411 ; counter_burst[7]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.622      ;
; 23.413 ; counter_burst[17]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.619      ;
; 23.413 ; counter_burst[17]                          ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.619      ;
; 23.413 ; counter_burst[17]                          ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.619      ;
; 23.413 ; counter_burst[17]                          ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.619      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.415 ; counter_burst[6]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.617      ;
; 23.417 ; counter_burst[12]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.617      ;
; 23.417 ; counter_burst[12]                          ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.617      ;
; 23.417 ; counter_burst[12]                          ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.617      ;
; 23.417 ; counter_burst[12]                          ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.617      ;
; 23.424 ; counter_burst[13]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.610      ;
; 23.424 ; counter_burst[13]                          ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.610      ;
; 23.424 ; counter_burst[13]                          ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 1.610      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.528 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.503      ;
; -0.528 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.057     ; 1.503      ;
; -0.513 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.497      ;
; -0.513 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.497      ;
; -0.513 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.497      ;
; -0.513 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.497      ;
; -0.513 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.497      ;
; -0.513 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.497      ;
; -0.460 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.439      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.427 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.054     ; 1.405      ;
; -0.381 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.360      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.338 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.317      ;
; -0.336 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.315      ;
; -0.336 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.053     ; 1.315      ;
; -0.321 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.309      ;
; -0.321 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.309      ;
; -0.321 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.309      ;
; -0.321 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.309      ;
; -0.321 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.309      ;
; -0.321 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.044     ; 1.309      ;
; -0.268 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.251      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.235 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.050     ; 1.217      ;
; -0.212 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.056     ; 1.188      ;
; -0.189 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.172      ;
; -0.152 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.136      ;
; -0.152 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.048     ; 1.136      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.146 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.049     ; 1.129      ;
; -0.135 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.163      ;
; -0.135 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.163      ;
; -0.130 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.056     ; 1.106      ;
; -0.129 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.056     ; 1.105      ;
; -0.126 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.056     ; 1.102      ;
; -0.124 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.056     ; 1.100      ;
; -0.123 ; auto_sample[8]                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.056     ; 1.099      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.157      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.157      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.157      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.157      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.157      ;
; -0.120 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.157      ;
; -0.089 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.122      ;
; -0.061 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.094      ;
; -0.050 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.078      ;
; -0.050 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.078      ;
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.082      ;
; -0.035 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.072      ;
; -0.035 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.072      ;
; -0.035 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.072      ;
; -0.035 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.072      ;
; -0.035 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.072      ;
; -0.035 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.072      ;
; -0.034 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.065      ;
; -0.034 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.065      ;
; -0.034 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.065      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.142 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.179      ;
; -0.140 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.177      ;
; -0.140 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.177      ;
; -0.138 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.175      ;
; -0.117 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.143      ;
; -0.117 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.143      ;
; -0.116 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.142      ;
; -0.098 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.135      ;
; -0.096 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.133      ;
; -0.096 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.133      ;
; -0.094 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.131      ;
; -0.073 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.099      ;
; -0.073 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.099      ;
; -0.072 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.098      ;
; -0.071 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.108      ;
; -0.066 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.112      ;
; -0.065 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.111      ;
; -0.064 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.110      ;
; -0.061 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.083      ;
; -0.060 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.082      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.027 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.064      ;
; -0.022 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.068      ;
; -0.021 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.067      ;
; -0.020 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.066      ;
; -0.017 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.039      ;
; -0.016 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.038      ;
; -0.001 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.033      ;
; 0.008  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.024      ;
; 0.036  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.996      ;
; 0.060  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.972      ;
; 0.063  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.013      ; 0.982      ;
; 0.088  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.944      ;
; 0.089  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.943      ;
; 0.094  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.938      ;
; 0.107  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.013      ; 0.938      ;
; 0.114  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.918      ;
; 0.122  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.910      ;
; 0.141  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.891      ;
; 0.141  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.891      ;
; 0.145  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.024      ; 0.911      ;
; 0.166  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.866      ;
; 0.169  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.863      ;
; 0.195  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.837      ;
; 0.197  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 0.827      ;
; 0.209  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.823      ;
; 0.217  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 0.806      ;
; 0.222  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.810      ;
; 0.228  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.813      ;
; 0.246  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.786      ;
; 0.267  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.765      ;
; 0.278  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.011     ; 0.743      ;
; 0.278  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.754      ;
; 0.281  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.011     ; 0.740      ;
; 0.311  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.011      ; 0.732      ;
; 0.330  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 0.708      ;
; 0.332  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.700      ;
; 0.342  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.690      ;
; 0.344  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 0.687      ;
; 0.350  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.682      ;
; 0.502  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.530      ;
; 0.506  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.526      ;
; 0.510  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.522      ;
; 0.510  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.522      ;
; 0.510  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.522      ;
; 0.511  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.521      ;
; 0.513  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.519      ;
; 0.524  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.508      ;
; 0.557  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.492      ;
; 0.561  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.488      ;
; 0.577  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.472      ;
; 0.621  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.411      ;
; 0.648  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.402      ;
; 0.653  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.397      ;
; 0.654  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.396      ;
; 0.655  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.395      ;
; 0.656  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.394      ;
; 0.656  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.394      ;
; 0.656  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.394      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.393      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.393      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.393      ;
; 0.658  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.392      ;
; 0.661  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.019      ; 0.390      ;
; 1.108  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.391      ;
; 1.108  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.391      ;
; 1.108  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.391      ;
; 1.108  ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.391      ;
; 1.134  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.479      ; 1.377      ;
; 1.177  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.322      ;
; 1.177  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.322      ;
; 1.177  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.322      ;
; 1.177  ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.467      ; 1.322      ;
; 1.188  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.464      ; 1.308      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                                                 ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.067 ; auto_sample[0]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.965      ;
; 0.102 ; auto_sample[0]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.930      ;
; 0.117 ; auto_sample[1]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.915      ;
; 0.136 ; auto_sample[2]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.896      ;
; 0.137 ; auto_sample[0]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.895      ;
; 0.152 ; auto_sample[1]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.880      ;
; 0.171 ; auto_sample[3]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.861      ;
; 0.171 ; auto_sample[2]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.861      ;
; 0.172 ; auto_sample[0]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.860      ;
; 0.187 ; auto_sample[1]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.845      ;
; 0.206 ; auto_sample[3]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.826      ;
; 0.206 ; auto_sample[2]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.826      ;
; 0.222 ; auto_sample[1]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.810      ;
; 0.226 ; auto_sample[4]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.806      ;
; 0.241 ; auto_sample[3]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.791      ;
; 0.241 ; auto_sample[2]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.791      ;
; 0.261 ; auto_sample[4]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.771      ;
; 0.266 ; auto_sample[0]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.766      ;
; 0.276 ; auto_sample[3]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.756      ;
; 0.296 ; auto_sample[4]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.736      ;
; 0.301 ; auto_sample[0]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.731      ;
; 0.301 ; auto_sample[5]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.731      ;
; 0.316 ; auto_sample[1]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.716      ;
; 0.331 ; auto_sample[4]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.701      ;
; 0.335 ; auto_sample[2]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.697      ;
; 0.336 ; auto_sample[0]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.696      ;
; 0.336 ; auto_sample[5]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.696      ;
; 0.349 ; auto_sample[6]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.683      ;
; 0.351 ; auto_sample[1]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.681      ;
; 0.370 ; auto_sample[3]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; auto_sample[2]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; auto_sample[0]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; auto_sample[7]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; auto_sample[5]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.661      ;
; 0.384 ; auto_sample[6]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.648      ;
; 0.386 ; auto_sample[1]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.646      ;
; 0.510 ; auto_sample[3]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; auto_sample[2]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; auto_sample[0]    ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; auto_sample[7]    ; auto_sample[7] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; auto_sample[5]    ; auto_sample[5] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.521      ;
; 0.522 ; auto_sample[6]    ; auto_sample[6] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.510      ;
; 0.524 ; auto_sample[4]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; auto_sample[1]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.508      ;
; 0.637 ; auto_sample[8]    ; auto_sample[8] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.395      ;
; 0.994 ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 0.994 ; counter_burst[2]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.490      ;
; 1.019 ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.019 ; counter_burst[3]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.465      ;
; 1.051 ; counter_burst[6]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.051 ; counter_burst[6]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.433      ;
; 1.071 ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.071 ; counter_burst[7]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.452      ; 1.413      ;
; 1.073 ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.073 ; counter_burst[17] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.451      ; 1.410      ;
; 1.077 ; counter_burst[12] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.077 ; counter_burst[12] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.408      ;
; 1.084 ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.401      ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.991 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.474      ; 0.635      ;
; -0.990 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.474      ; 0.636      ;
; -0.988 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.474      ; 0.638      ;
; -0.986 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.474      ; 0.640      ;
; -0.780 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.464      ; 0.836      ;
; -0.780 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.839      ;
; -0.780 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.839      ;
; -0.770 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.849      ;
; -0.705 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.914      ;
; -0.704 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.915      ;
; -0.683 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.936      ;
; -0.682 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.937      ;
; -0.667 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.480      ; 0.965      ;
; -0.664 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.955      ;
; -0.661 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.958      ;
; -0.659 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.960      ;
; -0.658 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.961      ;
; -0.656 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.963      ;
; -0.649 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 0.984      ;
; -0.645 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 0.988      ;
; -0.644 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 0.989      ;
; -0.639 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.461      ; 0.974      ;
; -0.638 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 0.986      ;
; -0.638 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.461      ; 0.975      ;
; -0.638 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.461      ; 0.975      ;
; -0.631 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 0.993      ;
; -0.629 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 0.995      ;
; -0.628 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 0.996      ;
; -0.609 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.457      ; 1.000      ;
; -0.609 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.457      ; 1.000      ;
; -0.569 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.050      ;
; -0.568 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.051      ;
; -0.555 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.069      ;
; -0.553 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.480      ; 1.079      ;
; -0.535 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.457      ; 1.074      ;
; -0.535 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 1.098      ;
; -0.531 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 1.102      ;
; -0.530 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.481      ; 1.103      ;
; -0.525 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.088      ;
; -0.524 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.100      ;
; -0.524 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.089      ;
; -0.524 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.089      ;
; -0.517 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.107      ;
; -0.515 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.109      ;
; -0.514 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.110      ;
; -0.495 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.457      ; 1.114      ;
; -0.495 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.457      ; 1.114      ;
; -0.469 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.474      ; 1.157      ;
; -0.445 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.457      ; 1.164      ;
; -0.441 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.183      ;
; -0.382 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.474      ; 1.244      ;
; -0.381 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.474      ; 1.245      ;
; -0.366 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.487      ; 1.273      ;
; -0.348 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.488      ; 1.292      ;
; -0.344 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.488      ; 1.296      ;
; -0.343 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.488      ; 1.297      ;
; -0.338 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.282      ;
; -0.337 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.294      ;
; -0.337 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.283      ;
; -0.337 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.283      ;
; -0.330 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.301      ;
; -0.328 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.303      ;
; -0.327 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.304      ;
; -0.308 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.464      ; 1.308      ;
; -0.308 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.464      ; 1.308      ;
; -0.254 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.479      ; 1.377      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.219  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.019      ; 0.390      ;
; 0.222  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.392      ;
; 0.223  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.393      ;
; 0.223  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.393      ;
; 0.223  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.393      ;
; 0.224  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.394      ;
; 0.224  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.394      ;
; 0.224  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.394      ;
; 0.225  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.395      ;
; 0.226  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.396      ;
; 0.227  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.397      ;
; 0.232  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.402      ;
; 0.259  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.411      ;
; 0.303  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.472      ;
; 0.319  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.488      ;
; 0.323  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.492      ;
; 0.356  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.508      ;
; 0.367  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.522      ;
; 0.374  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.530  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.682      ;
; 0.536  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.687      ;
; 0.538  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.690      ;
; 0.550  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.006      ; 0.708      ;
; 0.569  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.011      ; 0.732      ;
; 0.599  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.011     ; 0.740      ;
; 0.602  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.754      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.851 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.709      ;
; -0.822 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.738      ;
; -0.640 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.920      ;
; -0.635 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.925      ;
; -0.634 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.926      ;
; -0.634 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.926      ;
; -0.633 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.927      ;
; -0.611 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.949      ;
; -0.606 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.954      ;
; -0.605 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.955      ;
; -0.605 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.955      ;
; -0.604 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 0.956      ;
; -0.555 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.004      ;
; -0.555 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.004      ;
; -0.554 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.005      ;
; -0.554 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.005      ;
; -0.551 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.008      ;
; -0.526 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.033      ;
; -0.526 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.033      ;
; -0.525 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.034      ;
; -0.525 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.034      ;
; -0.524 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.036      ;
; -0.523 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.037      ;
; -0.523 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.037      ;
; -0.523 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.037      ;
; -0.522 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.037      ;
; -0.519 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.041      ;
; -0.519 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.041      ;
; -0.517 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.043      ;
; -0.495 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.065      ;
; -0.494 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.066      ;
; -0.494 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.066      ;
; -0.494 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.066      ;
; -0.490 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.070      ;
; -0.490 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.070      ;
; -0.488 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.072      ;
; -0.436 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.123      ;
; -0.434 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.125      ;
; -0.434 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.125      ;
; -0.409 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.148      ;
; -0.408 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.149      ;
; -0.407 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.152      ;
; -0.406 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.151      ;
; -0.405 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.154      ;
; -0.405 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.154      ;
; -0.403 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.154      ;
; -0.402 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.155      ;
; -0.380 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.185      ;
; -0.380 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.185      ;
; -0.380 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.177      ;
; -0.379 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.178      ;
; -0.377 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.180      ;
; -0.374 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.183      ;
; -0.373 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.184      ;
; -0.351 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.214      ;
; -0.351 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.214      ;
; -0.320 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.237      ;
; -0.291 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.405      ; 1.266      ;
; -0.194 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.366      ;
; -0.165 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.395      ;
; -0.105 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.454      ;
; -0.105 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.454      ;
; -0.105 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.454      ;
; -0.105 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.454      ;
; -0.105 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.454      ;
; -0.105 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.454      ;
; -0.105 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.454      ;
; -0.076 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.483      ;
; -0.076 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.483      ;
; -0.076 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.483      ;
; -0.076 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.483      ;
; -0.076 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.483      ;
; -0.076 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.483      ;
; -0.076 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.483      ;
; -0.072 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.488      ;
; -0.043 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.517      ;
; -0.019 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.546      ;
; -0.019 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.546      ;
; -0.019 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.546      ;
; -0.019 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.546      ;
; -0.019 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.546      ;
; -0.019 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.546      ;
; -0.004 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.552      ;
; -0.004 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.552      ;
; 0.010  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.575      ;
; 0.010  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.575      ;
; 0.010  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.575      ;
; 0.010  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.575      ;
; 0.010  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.575      ;
; 0.010  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.413      ; 1.575      ;
; 0.025  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.581      ;
; 0.025  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.404      ; 1.581      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                          ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.776 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.464      ; 0.840      ;
; -0.498 ; on                                               ; FIFO:FIFO_ADC0_instant|out[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.108      ;
; -0.498 ; on                                               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.108      ;
; -0.490 ; on                                               ; FIFO:FIFO_ADC0_instant|out[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 1.123      ;
; -0.484 ; on                                               ; FIFO:FIFO_ADC0_instant|out[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.463      ; 1.131      ;
; -0.484 ; on                                               ; FIFO:FIFO_ADC0_instant|out[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.463      ; 1.131      ;
; -0.484 ; on                                               ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.463      ; 1.131      ;
; -0.474 ; on                                               ; FIFO:FIFO_ADC0_instant|out[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on                                               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on                                               ; FIFO:FIFO_ADC0_instant|out[14]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.465 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.141      ;
; -0.465 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.141      ;
; -0.464 ; on                                               ; FIFO:FIFO_ADC0_instant|out[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.439      ; 1.127      ;
; -0.464 ; on                                               ; FIFO:FIFO_ADC0_instant|out[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.439      ; 1.127      ;
; -0.464 ; on                                               ; FIFO:FIFO_ADC0_instant|out[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.439      ; 1.127      ;
; -0.457 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 1.156      ;
; -0.451 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.463      ; 1.164      ;
; -0.451 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.463      ; 1.164      ;
; -0.451 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.463      ; 1.164      ;
; -0.441 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.431 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.439      ; 1.160      ;
; -0.431 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.439      ; 1.160      ;
; -0.431 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.439      ; 1.160      ;
; -0.422 ; on                                               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.173      ;
; -0.422 ; on                                               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.173      ;
; -0.422 ; on                                               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.173      ;
; -0.415 ; on                                               ; FIFO:FIFO_ADC0_instant|dffr1                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.194      ;
; -0.389 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.206      ;
; -0.389 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.206      ;
; -0.389 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.443      ; 1.206      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[11]                ; FIFO:FIFO_ADC0_instant|rd_reg[11]                                                                                ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[0]                 ; FIFO:FIFO_ADC0_instant|rd_reg[0]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.280  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.046      ; 0.478      ;
; 0.280  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.047      ; 0.479      ;
; 0.280  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|regarray~12                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.480      ;
; 0.324  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[23]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[21]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.477      ;
; 0.343  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a4~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.105      ; 0.586      ;
; 0.347  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.101      ; 0.586      ;
; 0.349  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.501      ;
; 0.362  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a9~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.091      ; 0.594      ;
; 0.369  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|regarray~11               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.373  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.046      ; 0.571      ;
; 0.373  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|regarray~1                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.046      ; 0.571      ;
; 0.376  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.528      ;
; 0.397  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray~8                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.601      ;
; 0.399  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.603      ;
; 0.399  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.044      ; 0.595      ;
; 0.405  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.556      ;
; 0.405  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.558      ;
; 0.406  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.607      ;
; 0.406  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray~14                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.607      ;
; 0.408  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.609      ;
; 0.409  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.610      ;
; 0.410  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31] ; FIFO:FIFO_ADC0_instant|out[3]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.564      ;
; 0.414  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray~13                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.609      ;
; 0.416  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.569      ;
; 0.416  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33] ; FIFO:FIFO_ADC0_instant|out[5]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.569      ;
; 0.416  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.043      ; 0.611      ;
; 0.420  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[25]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.572      ;
; 0.422  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42] ; FIFO:FIFO_ADC0_instant|out[14]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.573      ;
; 0.423  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg0 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.621      ;
; 0.425  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[27]                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.577      ;
; 0.427  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg7 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.625      ;
; 0.431  ; FIFO:FIFO_ADC0_instant|dffw1                     ; FIFO:FIFO_ADC0_instant|dffw2                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.583      ;
; 0.432  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg2 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.630      ;
; 0.435  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg5 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.633      ;
; 0.444  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a15~porta_address_reg3 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.642      ;
; 0.446  ; FIFO:FIFO_ADC0_instant|regarray~13               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.004     ; 0.594      ;
; 0.454  ; FIFO:FIFO_ADC0_instant|regarray~9                ; FIFO:FIFO_ADC0_instant|out[9]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.605      ;
; 0.454  ; FIFO:FIFO_ADC0_instant|regarray~10               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.605      ;
; 0.459  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[7]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.005     ; 0.606      ;
; 0.461  ; FIFO:FIFO_ADC0_instant|regarray~7                ; FIFO:FIFO_ADC0_instant|out[7]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.614      ;
; 0.470  ; FIFO:FIFO_ADC0_instant|regarray~12               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.009     ; 0.613      ;
; 0.485  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a36~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.111      ; 0.734      ;
; 0.487  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 0.721      ;
; 0.487  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.688      ;
; 0.491  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a40~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.094      ; 0.723      ;
; 0.492  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|regarray~3                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.044      ; 0.688      ;
; 0.495  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.087      ; 0.722      ;
; 0.498  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray~15                                                                               ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 0.691      ;
; 0.499  ; FIFO:FIFO_ADC0_instant|regarray~1                ; FIFO:FIFO_ADC0_instant|out[1]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.020     ; 0.631      ;
; 0.501  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 0.694      ;
; 0.504  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30]                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.044      ; 0.700      ;
; 0.504  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.096      ; 0.738      ;
; 0.505  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|regarray~2                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.044      ; 0.701      ;
; 0.506  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a30~porta_datain_reg0  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.090      ; 0.734      ;
+--------+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                                                   ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.384 ; counter_burst[15] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.384 ; counter_burst[15] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.221      ;
; -0.355 ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.355 ; counter_burst[8]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.249      ;
; -0.349 ; counter_burst[10] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.349 ; counter_burst[10] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.254      ;
; -0.328 ; counter_burst[19] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.328 ; counter_burst[19] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.450      ; 1.274      ;
; -0.318 ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.318 ; counter_burst[18] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.285      ;
; -0.305 ; counter_burst[14] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; counter_burst[14] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.300      ;
; -0.292 ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.292 ; counter_burst[17] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.311      ;
; -0.289 ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.289 ; counter_burst[5]  ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.315      ;
; -0.279 ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.279 ; on                ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.334      ;
; -0.275 ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.275 ; counter_burst[11] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.330      ;
; -0.266 ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.266 ; counter_burst[16] ; auto_sample[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.451      ; 1.337      ;
; -0.251 ; counter_burst[4]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.452      ; 1.353      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.030 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.017 ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; -0.017 ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; 0.215  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_ON                                 ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; counter_burst[19]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; MBED_RDY                               ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.242  ; temp_mbed_1                            ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.356  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; temp_mbed_1                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; counter_burst[1]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; counter_burst[8]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; counter_burst[9]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; counter_burst[7]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; temp_mbed_2                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.376  ; counter_burst[0]                       ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; counter_burst[2]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; counter_burst[4]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; counter_burst[6]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.449  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.470  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.483  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.483  ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.494  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.501  ; counter_burst[8]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; counter_burst[7]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; counter_burst[3]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.506  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.507  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.510  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.516  ; counter_burst[0]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.521  ; counter_burst[6]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.673      ;
; 0.521  ; counter_burst[5]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.673      ;
; 0.529  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.531  ; counter_burst[3]                       ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.538  ; counter_burst[7]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.542  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.693      ;
; 0.542  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.546  ; counter_burst[5]                       ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.553  ; counter_burst[2]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; counter_burst[4]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; counter_burst[1]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; counter_burst[6]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; counter_burst[5]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.564  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.574  ; counter_burst[3]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; counter_burst[18]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.728      ;
; 0.575  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.729      ;
; 0.576  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.589  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.590  ; counter_burst[4]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.591  ; counter_burst[6]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.591  ; counter_burst[5]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.594  ; rst                                    ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.739      ;
; 0.595  ; rst                                    ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.740      ;
; 0.599  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.604  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.609  ; counter_burst[3]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.610  ; counter_burst[0]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.610  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.764      ;
; 0.611  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.763      ;
; 0.623  ; counter_burst[2]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.625  ; counter_burst[4]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.626  ; counter_burst[1]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.626  ; counter_burst[5]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.634  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.639  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.644  ; counter_burst[3]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.645  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.799      ;
; 0.646  ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.658  ; counter_burst[2]                       ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.659  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.660  ; counter_burst[4]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.677  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.828      ;
; 0.679  ; counter_burst[3]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.831      ;
; 0.680  ; counter_burst[0]                       ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.834      ;
; 0.681  ; counter_burst[17]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.834      ;
; 0.681  ; usonic[3]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.683  ; counter_burst[2]                       ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.835      ;
; 0.685  ; counter_burst[4]                       ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.693  ; counter_burst[2]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.694  ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.846      ;
; 0.696  ; counter_burst[1]                       ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.848      ;
; 0.704  ; counter_burst[3]                       ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.856      ;
; 0.709  ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.728  ; counter_burst[2]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.729  ; usonic[2]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.298 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.191      ;
; 1.298 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.191      ;
; 1.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.168      ;
; 1.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.168      ;
; 1.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.168      ;
; 1.319 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.168      ;
; 1.319 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.168      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.321 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.166      ;
; 1.327 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.155      ;
; 1.331 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.158      ;
; 1.331 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.158      ;
; 1.352 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.135      ;
; 1.352 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.135      ;
; 1.352 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.135      ;
; 1.352 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.135      ;
; 1.352 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.135      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.133      ;
; 1.360 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.122      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.420 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.064      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.453 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 1.031      ;
; 1.520 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.966      ;
; 1.520 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.966      ;
; 1.520 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.966      ;
; 1.553 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.933      ;
; 1.553 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.933      ;
; 1.553 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.933      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.673 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.933      ;
; -0.673 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.933      ;
; -0.673 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.933      ;
; -0.640 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.966      ;
; -0.640 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.966      ;
; -0.640 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.966      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.573 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.031      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.540 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 1.064      ;
; -0.480 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.122      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.133      ;
; -0.472 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.135      ;
; -0.472 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.135      ;
; -0.472 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.135      ;
; -0.472 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.135      ;
; -0.472 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.135      ;
; -0.451 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.158      ;
; -0.451 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.158      ;
; -0.447 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.155      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.441 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.166      ;
; -0.439 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.168      ;
; -0.439 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.168      ;
; -0.439 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.168      ;
; -0.439 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.168      ;
; -0.439 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.168      ;
; -0.418 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.191      ;
; -0.418 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.191      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[8]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 3.910 ; 3.910 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 3.910 ; 3.910 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 4.380 ; 4.380 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 4.380 ; 4.380 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 4.410 ; 4.410 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 4.410 ; 4.410 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.746 ; 2.746 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.746 ; 2.746 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.044 ; 3.044 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.913 ; 2.913 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.044 ; 3.044 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.790 ; -3.790 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.790 ; -3.790 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.260 ; -4.260 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.260 ; -4.260 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.290 ; -4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.290 ; -4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.793 ; -2.793 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.793 ; -2.793 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.924 ; -2.924 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 3.992 ; 3.992 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 3.992 ; 3.992 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 4.216 ; 4.216 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.554 ; 3.554 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 4.216 ; 4.216 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.630 ; 4.630 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.630 ; 4.630 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.183 ; 5.183 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.183 ; 5.183 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 7.284 ; 7.284 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 7.284 ; 7.284 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.974 ; 6.974 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.667 ; 6.667 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.855 ; 6.855 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 6.876 ; 6.876 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 6.734 ; 6.734 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 6.633 ; 6.633 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.499 ; 5.499 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.499 ; 5.499 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.157 ; 5.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.047 ; 5.047 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.069 ; 5.069 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.924 ; 4.924 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.043 ; 5.043 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.927 ; 4.927 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.566 ; 6.566 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.449 ; 6.449 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.460 ; 6.460 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.436 ; 6.436 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.566 ; 6.566 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.474 ; 5.474 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.513 ; 5.513 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.441 ; 5.441 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.799 ; 5.799 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.643 ; 5.643 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.674 ; 5.674 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.650 ; 5.650 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.610 ; 5.610 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.799 ; 5.799 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.634 ; 5.634 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.631 ; 5.631 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.821 ; 5.821 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.821 ; 5.821 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.770 ; 5.770 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.770 ; 5.770 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.038 ; 5.038 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.680 ; 4.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.680 ; 4.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.434 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.685 ; 4.685 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.685 ; 4.685 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.434 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.434 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.618 ; 4.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.618 ; 4.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.072 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.072 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.072 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.375 ; 5.375 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.375 ; 5.375 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 6.013 ; 6.013 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 6.013 ; 6.013 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 3.963 ; 3.963 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 3.963 ; 3.963 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.253 ; 3.253 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.253 ; 3.253 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.456 ; 3.456 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.601 ; 4.601 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.601 ; 4.601 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.183 ; 5.183 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.183 ; 5.183 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.057 ; 6.057 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.702 ; 6.702 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.406 ; 6.406 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.076 ; 6.076 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.275 ; 6.275 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 6.294 ; 6.294 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 6.142 ; 6.142 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 6.057 ; 6.057 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.856 ; 4.856 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.430 ; 5.430 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.084 ; 5.084 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.972 ; 4.972 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.992 ; 4.992 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.857 ; 4.857 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.972 ; 4.972 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.856 ; 4.856 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.160 ; 5.160 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.162 ; 6.162 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.176 ; 6.176 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.152 ; 6.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.282 ; 6.282 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.186 ; 5.186 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.228 ; 5.228 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.160 ; 5.160 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.845 ; 4.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.875 ; 4.875 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.857 ; 4.857 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.996 ; 4.996 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.833 ; 4.833 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.839 ; 4.839 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.821 ; 5.821 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.821 ; 5.821 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.038 ; 5.038 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.770 ; 5.770 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.038 ; 5.038 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.434 ; 4.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.680 ; 4.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.434 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.562 ; 4.562 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.562 ; 4.562 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.434 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.434 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.072 ; 4.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.618 ; 4.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.072 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.072 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.072 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.375 ; 5.375 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.375 ; 5.375 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 6.013 ; 6.013 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 6.013 ; 6.013 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -5.049    ; -1.315  ; 1.047    ; -0.869  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.384    ; -0.067  ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0_instant|clock            ; -5.049    ; -0.926  ; 1.047    ; -0.869  ; -1.627              ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -2.195    ; -0.947  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.393    ; -1.315  ; N/A      ; N/A     ; -0.500              ;
;  counter                                 ; -1.032    ; -0.384  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -4604.11  ; -43.033 ; 0.0      ; -16.792 ; -5445.48            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.384    ; -0.192  ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0_instant|clock            ; -4486.071 ; -7.794  ; 0.000    ; -16.792 ; -5368.480           ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -84.059   ; -15.979 ; N/A      ; N/A     ; -46.000             ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -25.619   ; -15.689 ; N/A      ; N/A     ; -22.000             ;
;  counter                                 ; -5.977    ; -3.456  ; N/A      ; N/A     ; -9.000              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.739 ; 6.739 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.739 ; 6.739 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.851 ; 7.851 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.851 ; 7.851 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.669 ; 7.669 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.669 ; 7.669 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.048 ; 5.048 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.048 ; 5.048 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.681 ; 5.681 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.421 ; 5.421 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.681 ; 5.681 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.790 ; -3.790 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.790 ; -3.790 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.260 ; -4.260 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.260 ; -4.260 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.290 ; -4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.290 ; -4.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.626 ; -2.626 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.793 ; -2.793 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.793 ; -2.793 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.924 ; -2.924 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 8.022  ; 8.022  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 8.022  ; 8.022  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 8.707  ; 8.707  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.201  ; 7.201  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 8.707  ; 8.707  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 9.118  ; 9.118  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 9.118  ; 9.118  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.734  ; 9.734  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.734  ; 9.734  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 13.935 ; 13.935 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 13.935 ; 13.935 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 13.234 ; 13.234 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 12.538 ; 12.538 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.987 ; 12.987 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 13.018 ; 13.018 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 12.728 ; 12.728 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 12.509 ; 12.509 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.409 ; 10.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.694  ; 9.694  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.448  ; 9.448  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.477  ; 9.477  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.214  ; 9.214  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.448  ; 9.448  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.212  ; 9.212  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.686 ; 12.686 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 12.399 ; 12.399 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 12.399 ; 12.399 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 12.426 ; 12.426 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 12.686 ; 12.686 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.322 ; 10.322 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.329 ; 10.329 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.154 ; 10.154 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.022 ; 11.022 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.698 ; 10.698 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.737 ; 10.737 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 10.677 ; 10.677 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.661 ; 10.661 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.022 ; 11.022 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.662 ; 10.662 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.690 ; 10.690 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.830 ; 10.830 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.830 ; 10.830 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.870 ; 10.870 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.870 ; 10.870 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.117  ; 9.117  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.611  ; 8.611  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.611  ; 8.611  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.722  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.666  ; 8.666  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.666  ; 8.666  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.722  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 4.722  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.553  ; 8.553  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.553  ; 8.553  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.125  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 6.125  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 6.125  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 10.158 ; 10.158 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 10.158 ; 10.158 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 11.254 ; 11.254 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 11.254 ; 11.254 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 3.963 ; 3.963 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 3.963 ; 3.963 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.253 ; 3.253 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.253 ; 3.253 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.456 ; 3.456 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.601 ; 4.601 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.601 ; 4.601 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.183 ; 5.183 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.183 ; 5.183 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.057 ; 6.057 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.702 ; 6.702 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.406 ; 6.406 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.076 ; 6.076 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.275 ; 6.275 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 6.294 ; 6.294 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 6.142 ; 6.142 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 6.057 ; 6.057 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.856 ; 4.856 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.430 ; 5.430 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.084 ; 5.084 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.972 ; 4.972 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.992 ; 4.992 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.857 ; 4.857 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.972 ; 4.972 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.856 ; 4.856 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.160 ; 5.160 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.162 ; 6.162 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.176 ; 6.176 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.152 ; 6.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.282 ; 6.282 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.186 ; 5.186 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.228 ; 5.228 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.160 ; 5.160 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.845 ; 4.845 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.875 ; 4.875 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.857 ; 4.857 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.996 ; 4.996 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.833 ; 4.833 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.839 ; 4.839 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.821 ; 5.821 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.821 ; 5.821 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.038 ; 5.038 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.770 ; 5.770 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.038 ; 5.038 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.434 ; 4.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.680 ; 4.680 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.434 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.562 ; 4.562 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.562 ; 4.562 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.434 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.434 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.072 ; 4.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.618 ; 4.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 3.072 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.072 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 3.072 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.375 ; 5.375 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.375 ; 5.375 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 6.013 ; 6.013 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 6.013 ; 6.013 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.323 ;        ;        ; 12.323 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.050 ; 12.050 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.227 ;        ;        ; 12.227 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.338 ;        ;        ; 12.338 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.675 ;        ;        ; 11.675 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.989 ;        ;        ; 11.989 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.840 ;       ;       ; 6.840 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.679 ; 6.679 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.788 ;       ;       ; 6.788 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.249 ;       ;       ; 6.249 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.838 ;       ;       ; 6.838 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.528 ;       ;       ; 6.528 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 772      ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 225      ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 45       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 62       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12276    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 772      ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 225      ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 45       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 62       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12276    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 62       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 62       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 173   ; 173  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 19 11:38:32 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0_instant|clock FIFO:FIFO_ADC0_instant|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:mbed_instant|SPI_CLK SPI_MASTER_DEVICE:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.049
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.049     -4486.071 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -2.384        -2.384 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.195       -84.059 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -1.393       -25.619 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -1.032        -5.977 counter 
Info (332146): Worst-case hold slack is -1.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.315       -15.333 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.947        -6.454 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.926        -5.971 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.067        -0.192 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.028        -0.252 counter 
Info (332146): Worst-case recovery slack is 1.047
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.047         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.869
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.869       -16.792 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -9.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.354     -1293.366 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.956        -0.956 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.528       -15.978 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.142        -1.477 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.067         0.000 counter 
Info (332146): Worst-case hold slack is -0.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.991       -15.689 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.851       -15.979 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.776        -7.794 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.384        -3.456 counter 
    Info (332119):    -0.051        -0.115 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.298         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.673       -16.231 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -9.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Tue May 19 11:38:35 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


