// Seed: 1520110783
module module_0 (
    output uwire   id_0,
    output supply1 id_1
);
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_3[1] = 1;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
  integer id_7, id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 ();
  wire id_1;
  assign module_0.id_0 = 0;
endmodule
module module_3 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4
);
  assign id_0 = 1;
  wire id_6;
  initial assume (1);
  module_2 modCall_1 ();
endmodule
