ARM GAS  /tmp/ccvyC9TP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_nor.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c"
  20              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
  21              		.align	2
  24              	CHANNEL_OFFSET_TAB:
  25 0000 081C3044 		.ascii	"\010\0340DXl\200"
  25      586C80
  26              		.section	.bss.uwNORMemoryDataWidth,"aw",%nobits
  27              		.align	2
  30              	uwNORMemoryDataWidth:
  31 0000 00000000 		.space	4
  32              		.section	.text.HAL_NOR_Init,"ax",%progbits
  33              		.align	1
  34              		.global	HAL_NOR_Init
  35              		.syntax unified
  36              		.thumb
  37              		.thumb_func
  39              	HAL_NOR_Init:
  40              	.LFB445:
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @file    stm32l4xx_hal_nor.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief   NOR HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *          This file provides a generic firmware to drive NOR memories mounted
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *          as external device.
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ******************************************************************************
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @attention
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * Copyright (c) 2017 STMicroelectronics.
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * All rights reserved.
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * This software is licensed under terms that can be found in the LICENSE file
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * in the root directory of this software component.
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ******************************************************************************
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   @verbatim
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
ARM GAS  /tmp/ccvyC9TP.s 			page 2


  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                      ##### How to use this driver #####
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     [..]
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       This driver is a generic layered driver which contains a set of APIs used to
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       control NOR flash memories. It uses the FMC layer functions to interface
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       with NOR devices. This driver is used as follows:
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) NOR flash memory configuration sequence using the function HAL_NOR_Init()
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           with control and timing parameters for both normal and extended mode.
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) Read NOR flash memory manufacturer code and device IDs using the function
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           HAL_NOR_Read_ID(). The read information is stored in the NOR_ID_TypeDef
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           structure declared by the function caller.
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) Access NOR flash memory by read/write data unit operations using the functions
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           HAL_NOR_Read(), HAL_NOR_Program().
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) Perform NOR flash erase block/chip operations using the functions
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           HAL_NOR_Erase_Block() and HAL_NOR_Erase_Chip().
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) Read the NOR flash CFI (common flash interface) IDs using the function
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           HAL_NOR_Read_CFI(). The read information is stored in the NOR_CFI_TypeDef
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           structure declared by the function caller.
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) You can also control the NOR device by calling the control APIs HAL_NOR_WriteOperation_En
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           HAL_NOR_WriteOperation_Disable() to respectively enable/disable the NOR write operation
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) You can monitor the NOR device HAL state by calling the function
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           HAL_NOR_GetState()
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     [..]
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****      (@) This driver is a set of generic APIs which handle standard NOR flash operations.
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****          If a NOR flash device contains different operations and/or implementations,
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****          it should be implemented separately.
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****      *** NOR HAL driver macros list ***
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****      =============================================
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****      [..]
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****        Below the list of most used macros in NOR HAL driver.
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       (+) NOR_WRITE : NOR memory write data to specified address
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     *** Callback registration ***
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     =============================================
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     [..]
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       The compilation define  USE_HAL_NOR_REGISTER_CALLBACKS when set to 1
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       allows the user to configure dynamically the driver callbacks.
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       Use Functions HAL_NOR_RegisterCallback() to register a user callback,
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       it allows to register following callbacks:
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         (+) MspInitCallback    : NOR MspInit.
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         (+) MspDeInitCallback  : NOR MspDeInit.
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       This function takes as parameters the HAL peripheral handle, the Callback ID
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       and a pointer to the user callback function.
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       Use function HAL_NOR_UnRegisterCallback() to reset a callback to the default
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       weak (overridden) function. It allows to reset following callbacks:
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         (+) MspInitCallback    : NOR MspInit.
ARM GAS  /tmp/ccvyC9TP.s 			page 3


  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         (+) MspDeInitCallback  : NOR MspDeInit.
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       This function) takes as parameters the HAL peripheral handle and the Callback ID.
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       By default, after the HAL_NOR_Init and if the state is HAL_NOR_STATE_RESET
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       all callbacks are reset to the corresponding legacy weak (overridden) functions.
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       Exception done for MspInit and MspDeInit callbacks that are respectively
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       reset to the legacy weak (overridden) functions in the HAL_NOR_Init
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       and  HAL_NOR_DeInit only when these callbacks are null (not registered beforehand).
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       If not, MspInit or MspDeInit are not null, the HAL_NOR_Init and HAL_NOR_DeInit
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       Callbacks can be registered/unregistered in READY state only.
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       during the Init/DeInit.
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       In that case first register the MspInit/MspDeInit user callbacks
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       using HAL_NOR_RegisterCallback before calling HAL_NOR_DeInit
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       or HAL_NOR_Init function.
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       When The compilation define USE_HAL_NOR_REGISTER_CALLBACKS is set to 0 or
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       not defined, the callback registering feature is not available
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       and weak (overridden) callbacks are used.
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   @endverbatim
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ******************************************************************************
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Includes ------------------------------------------------------------------*/
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #include "stm32l4xx_hal.h"
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #if  defined(FMC_BANK1)
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @addtogroup STM32L4xx_HAL_Driver
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #ifdef HAL_NOR_MODULE_ENABLED
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR NOR
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief NOR driver modules
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Private typedef -----------------------------------------------------------*/
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Private define ------------------------------------------------------------*/
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR_Private_Defines NOR Private Defines
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Constants to define address to set to write a command */
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIRST_BYTE            (uint16_t)0x0AAA
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIRST_CFI_BYTE        (uint16_t)0x00AA
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_SECOND_BYTE           (uint16_t)0x0555
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_THIRD_BYTE            (uint16_t)0x0AAA
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIRST                 (uint16_t)0x0555
ARM GAS  /tmp/ccvyC9TP.s 			page 4


 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIRST_CFI             (uint16_t)0x0055
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_SECOND                (uint16_t)0x02AA
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_THIRD                 (uint16_t)0x0555
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FOURTH                (uint16_t)0x0555
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_FIFTH                 (uint16_t)0x02AA
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_ADDRESS_SIXTH                 (uint16_t)0x0555
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Constants to define data to program a command */
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_READ_RESET               (uint16_t)0x00F0
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_FIRST                    (uint16_t)0x00AA
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_SECOND                   (uint16_t)0x0055
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_AUTO_SELECT              (uint16_t)0x0090
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_PROGRAM                  (uint16_t)0x00A0
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD   (uint16_t)0x0080
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH  (uint16_t)0x00AA
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH   (uint16_t)0x0055
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_CHIP_ERASE               (uint16_t)0x0010
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_CFI                      (uint16_t)0x0098
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_BUFFER_AND_PROG          (uint8_t)0x25
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM  (uint8_t)0x29
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_DATA_BLOCK_ERASE              (uint8_t)0x30
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_READ_ARRAY                    (uint16_t)0x00FF
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_WORD_PROGRAM                  (uint16_t)0x0040
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_BUFFERED_PROGRAM              (uint16_t)0x00E8
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_CONFIRM                       (uint16_t)0x00D0
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_BLOCK_ERASE                   (uint16_t)0x0020
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_BLOCK_UNLOCK                  (uint16_t)0x0060
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_READ_STATUS_REG               (uint16_t)0x0070
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_CMD_CLEAR_STATUS_REG              (uint16_t)0x0050
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Mask on NOR STATUS REGISTER */
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_MASK_STATUS_DQ4                   (uint16_t)0x0010
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_MASK_STATUS_DQ5                   (uint16_t)0x0020
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_MASK_STATUS_DQ6                   (uint16_t)0x0040
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_MASK_STATUS_DQ7                   (uint16_t)0x0080
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Address of the primary command set */
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_ADDRESS_COMMAND_SET               (uint16_t)0x0013
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Command set code assignment (defined in JEDEC JEP137B version may 2004) */
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_INTEL_SHARP_EXT_COMMAND_SET       (uint16_t)0x0001 /* Supported in this driver */
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_AMD_FUJITSU_COMMAND_SET           (uint16_t)0x0002 /* Supported in this driver */
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_INTEL_STANDARD_COMMAND_SET        (uint16_t)0x0003 /* Not Supported in this driver */
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_AMD_FUJITSU_EXT_COMMAND_SET       (uint16_t)0x0004 /* Not Supported in this driver */
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_WINDBOND_STANDARD_COMMAND_SET     (uint16_t)0x0006 /* Not Supported in this driver */
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_MITSUBISHI_STANDARD_COMMAND_SET   (uint16_t)0x0100 /* Not Supported in this driver */
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_MITSUBISHI_EXT_COMMAND_SET        (uint16_t)0x0101 /* Not Supported in this driver */
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_PAGE_WRITE_COMMAND_SET            (uint16_t)0x0102 /* Not Supported in this driver */
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_INTEL_PERFORMANCE_COMMAND_SET     (uint16_t)0x0200 /* Not Supported in this driver */
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #define NOR_INTEL_DATA_COMMAND_SET            (uint16_t)0x0210 /* Not Supported in this driver */
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @}
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
ARM GAS  /tmp/ccvyC9TP.s 			page 5


 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Private macro -------------------------------------------------------------*/
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Private variables ---------------------------------------------------------*/
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR_Private_Variables NOR Private Variables
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** static uint32_t uwNORMemoryDataWidth  = NOR_MEMORY_8B;
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @}
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Private functions ---------------------------------------------------------*/
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /* Exported functions --------------------------------------------------------*/
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions NOR Exported Functions
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group1 Initialization and de-initialization functions
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief    Initialization and Configuration functions
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   @verbatim
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****            ##### NOR Initialization and de_initialization functions #####
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   [..]
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     This section provides functions allowing to initialize/de-initialize
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     the NOR memory
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** @endverbatim
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Perform the NOR memory Initialization sequence
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  Timing pointer to NOR control timing structure
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  ExtTiming pointer to NOR extended mode timing structure
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing,
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
  41              		.loc 1 236 1
  42              		.cfi_startproc
  43              		@ args = 0, pretend = 0, frame = 24
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45 0000 80B5     		push	{r7, lr}
  46              		.cfi_def_cfa_offset 8
  47              		.cfi_offset 7, -8
  48              		.cfi_offset 14, -4
  49 0002 86B0     		sub	sp, sp, #24
  50              		.cfi_def_cfa_offset 32
  51 0004 00AF     		add	r7, sp, #0
  52              		.cfi_def_cfa_register 7
  53 0006 F860     		str	r0, [r7, #12]
ARM GAS  /tmp/ccvyC9TP.s 			page 6


  54 0008 B960     		str	r1, [r7, #8]
  55 000a 7A60     		str	r2, [r7, #4]
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
  56              		.loc 1 238 21
  57 000c 0023     		movs	r3, #0
  58 000e FB74     		strb	r3, [r7, #19]
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR handle parameter */
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor == NULL)
  59              		.loc 1 241 6
  60 0010 FB68     		ldr	r3, [r7, #12]
  61 0012 002B     		cmp	r3, #0
  62 0014 01D1     		bne	.L2
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
  63              		.loc 1 243 12
  64 0016 0123     		movs	r3, #1
  65 0018 A3E0     		b	.L3
  66              	.L2:
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->State == HAL_NOR_STATE_RESET)
  67              		.loc 1 246 11
  68 001a FB68     		ldr	r3, [r7, #12]
  69 001c 93F84930 		ldrb	r3, [r3, #73]
  70 0020 DBB2     		uxtb	r3, r3
  71              		.loc 1 246 6
  72 0022 002B     		cmp	r3, #0
  73 0024 06D1     		bne	.L4
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Allocate lock resource and initialize it */
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->Lock = HAL_UNLOCKED;
  74              		.loc 1 249 16
  75 0026 FB68     		ldr	r3, [r7, #12]
  76 0028 0022     		movs	r2, #0
  77 002a 83F84820 		strb	r2, [r3, #72]
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->MspInitCallback == NULL)
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       hnor->MspInitCallback = HAL_NOR_MspInit;
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Init the low level hardware */
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->MspInitCallback(hnor);
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #else
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Initialize the low level hardware (MSP) */
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     HAL_NOR_MspInit(hnor);
  78              		.loc 1 261 5
  79 002e F868     		ldr	r0, [r7, #12]
  80 0030 FFF7FEFF 		bl	HAL_NOR_MspInit
  81              	.L4:
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Initialize NOR control Interface */
ARM GAS  /tmp/ccvyC9TP.s 			page 7


 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   (void)FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
  82              		.loc 1 266 9
  83 0034 FB68     		ldr	r3, [r7, #12]
  84 0036 1A68     		ldr	r2, [r3]
  85              		.loc 1 266 42
  86 0038 FB68     		ldr	r3, [r7, #12]
  87 003a 0833     		adds	r3, r3, #8
  88              		.loc 1 266 9
  89 003c 1946     		mov	r1, r3
  90 003e 1046     		mov	r0, r2
  91 0040 FFF7FEFF 		bl	FMC_NORSRAM_Init
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Initialize NOR timing Interface */
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   (void)FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank);
  92              		.loc 1 269 9
  93 0044 FB68     		ldr	r3, [r7, #12]
  94 0046 1868     		ldr	r0, [r3]
  95 0048 FB68     		ldr	r3, [r7, #12]
  96 004a 9B68     		ldr	r3, [r3, #8]
  97 004c 1A46     		mov	r2, r3
  98 004e B968     		ldr	r1, [r7, #8]
  99 0050 FFF7FEFF 		bl	FMC_NORSRAM_Timing_Init
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Initialize NOR extended mode timing Interface */
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   (void)FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming,
 100              		.loc 1 272 9
 101 0054 FB68     		ldr	r3, [r7, #12]
 102 0056 5868     		ldr	r0, [r3, #4]
 103 0058 FB68     		ldr	r3, [r7, #12]
 104 005a 9A68     		ldr	r2, [r3, #8]
 105 005c FB68     		ldr	r3, [r7, #12]
 106 005e DB6A     		ldr	r3, [r3, #44]
 107 0060 7968     		ldr	r1, [r7, #4]
 108 0062 FFF7FEFF 		bl	FMC_NORSRAM_Extended_Timing_Init
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                          hnor->Init.NSBank, hnor->Init.ExtendedMode);
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Enable the NORSRAM device */
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 109              		.loc 1 276 3
 110 0066 FB68     		ldr	r3, [r7, #12]
 111 0068 1B68     		ldr	r3, [r3]
 112 006a FA68     		ldr	r2, [r7, #12]
 113 006c 9268     		ldr	r2, [r2, #8]
 114 006e 53F82210 		ldr	r1, [r3, r2, lsl #2]
 115 0072 FB68     		ldr	r3, [r7, #12]
 116 0074 1B68     		ldr	r3, [r3]
 117 0076 FA68     		ldr	r2, [r7, #12]
 118 0078 9268     		ldr	r2, [r2, #8]
 119 007a 41F00101 		orr	r1, r1, #1
 120 007e 43F82210 		str	r1, [r3, r2, lsl #2]
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Initialize NOR Memory Data Width*/
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 121              		.loc 1 279 17
 122 0082 FB68     		ldr	r3, [r7, #12]
 123 0084 5B69     		ldr	r3, [r3, #20]
 124              		.loc 1 279 6
ARM GAS  /tmp/ccvyC9TP.s 			page 8


 125 0086 002B     		cmp	r3, #0
 126 0088 03D1     		bne	.L5
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     uwNORMemoryDataWidth = NOR_MEMORY_8B;
 127              		.loc 1 281 26
 128 008a 384B     		ldr	r3, .L21
 129 008c 0022     		movs	r2, #0
 130 008e 1A60     		str	r2, [r3]
 131 0090 02E0     		b	.L6
 132              	.L5:
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     uwNORMemoryDataWidth = NOR_MEMORY_16B;
 133              		.loc 1 285 26
 134 0092 364B     		ldr	r3, .L21
 135 0094 0122     		movs	r2, #1
 136 0096 1A60     		str	r2, [r3]
 137              	.L6:
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Initialize the NOR controller state */
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_READY;
 138              		.loc 1 289 15
 139 0098 FB68     		ldr	r3, [r7, #12]
 140 009a 0122     		movs	r2, #1
 141 009c 83F84920 		strb	r2, [r3, #73]
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Select the NOR device address */
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 142              		.loc 1 292 17
 143 00a0 FB68     		ldr	r3, [r7, #12]
 144 00a2 9B68     		ldr	r3, [r3, #8]
 145              		.loc 1 292 6
 146 00a4 002B     		cmp	r3, #0
 147 00a6 03D1     		bne	.L7
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS1;
 148              		.loc 1 294 19
 149 00a8 4FF0C043 		mov	r3, #1610612736
 150 00ac 7B61     		str	r3, [r7, #20]
 151 00ae 12E0     		b	.L8
 152              	.L7:
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 153              		.loc 1 296 22
 154 00b0 FB68     		ldr	r3, [r7, #12]
 155 00b2 9B68     		ldr	r3, [r3, #8]
 156              		.loc 1 296 11
 157 00b4 022B     		cmp	r3, #2
 158 00b6 03D1     		bne	.L9
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS2;
 159              		.loc 1 298 19
 160 00b8 4FF0C843 		mov	r3, #1677721600
 161 00bc 7B61     		str	r3, [r7, #20]
 162 00be 0AE0     		b	.L8
ARM GAS  /tmp/ccvyC9TP.s 			page 9


 163              	.L9:
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 164              		.loc 1 300 22
 165 00c0 FB68     		ldr	r3, [r7, #12]
 166 00c2 9B68     		ldr	r3, [r3, #8]
 167              		.loc 1 300 11
 168 00c4 042B     		cmp	r3, #4
 169 00c6 03D1     		bne	.L10
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS3;
 170              		.loc 1 302 19
 171 00c8 4FF0D043 		mov	r3, #1744830464
 172 00cc 7B61     		str	r3, [r7, #20]
 173 00ce 02E0     		b	.L8
 174              	.L10:
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else /* FMC_NORSRAM_BANK4 */
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     deviceaddress = NOR_MEMORY_ADRESS4;
 175              		.loc 1 306 19
 176 00d0 4FF0D843 		mov	r3, #1811939328
 177 00d4 7B61     		str	r3, [r7, #20]
 178              	.L8:
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->Init.WriteOperation == FMC_WRITE_OPERATION_DISABLE)
 179              		.loc 1 309 17
 180 00d6 FB68     		ldr	r3, [r7, #12]
 181 00d8 5B6A     		ldr	r3, [r3, #36]
 182              		.loc 1 309 6
 183 00da 002B     		cmp	r3, #0
 184 00dc 0CD1     		bne	.L11
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     (void)FMC_NORSRAM_WriteOperation_Disable(hnor->Instance, hnor->Init.NSBank);
 185              		.loc 1 311 11
 186 00de FB68     		ldr	r3, [r7, #12]
 187 00e0 1A68     		ldr	r2, [r3]
 188 00e2 FB68     		ldr	r3, [r7, #12]
 189 00e4 9B68     		ldr	r3, [r3, #8]
 190 00e6 1946     		mov	r1, r3
 191 00e8 1046     		mov	r0, r2
 192 00ea FFF7FEFF 		bl	FMC_NORSRAM_WriteOperation_Disable
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_PROTECTED;
 193              		.loc 1 314 17
 194 00ee FB68     		ldr	r3, [r7, #12]
 195 00f0 0422     		movs	r2, #4
 196 00f2 83F84920 		strb	r2, [r3, #73]
 197 00f6 33E0     		b	.L12
 198              	.L11:
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Get the value of the command set */
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
ARM GAS  /tmp/ccvyC9TP.s 			page 10


 199              		.loc 1 319 30
 200 00f8 1C4B     		ldr	r3, .L21
 201 00fa 1B68     		ldr	r3, [r3]
 202              		.loc 1 319 8
 203 00fc 002B     		cmp	r3, #0
 204 00fe 0ED1     		bne	.L13
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_CFI_BYTE)
 205              		.loc 1 321 7
 206 0100 1A4B     		ldr	r3, .L21
 207 0102 1B68     		ldr	r3, [r3]
 208 0104 012B     		cmp	r3, #1
 209 0106 03D1     		bne	.L14
 210              		.loc 1 321 7 is_stmt 0 discriminator 1
 211 0108 7B69     		ldr	r3, [r7, #20]
 212 010a 03F5AA73 		add	r3, r3, #340
 213 010e 01E0     		b	.L15
 214              	.L14:
 215              		.loc 1 321 7 discriminator 2
 216 0110 7B69     		ldr	r3, [r7, #20]
 217 0112 AA33     		adds	r3, r3, #170
 218              	.L15:
 219              		.loc 1 321 7 discriminator 4
 220 0114 9822     		movs	r2, #152
 221 0116 1A80     		strh	r2, [r3]	@ movhi
 222              	.LBB144:
 223              	.LBB145:
 224              		.file 2 "Drivers/CMSIS/Core/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  /tmp/ccvyC9TP.s 			page 11


  30:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  /tmp/ccvyC9TP.s 			page 12


  87:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  /tmp/ccvyC9TP.s 			page 13


 144:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccvyC9TP.s 			page 14


 201:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
ARM GAS  /tmp/ccvyC9TP.s 			page 15


 258:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
ARM GAS  /tmp/ccvyC9TP.s 			page 16


 315:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccvyC9TP.s 			page 17


 372:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccvyC9TP.s 			page 18


 429:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccvyC9TP.s 			page 19


 486:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccvyC9TP.s 			page 20


 543:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccvyC9TP.s 			page 21


 600:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
ARM GAS  /tmp/ccvyC9TP.s 			page 22


 657:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccvyC9TP.s 			page 23


 714:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccvyC9TP.s 			page 24


 771:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccvyC9TP.s 			page 25


 828:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** */
ARM GAS  /tmp/ccvyC9TP.s 			page 26


 885:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
ARM GAS  /tmp/ccvyC9TP.s 			page 27


 942:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 225              		.loc 2 946 3 is_stmt 1
 226              		.syntax unified
 227              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 228 0118 BFF34F8F 		dsb 0xF
 229              	@ 0 "" 2
 947:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 230              		.loc 2 947 1
 231              		.thumb
 232              		.syntax unified
 233 011c 0DE0     		b	.L16
 234              	.L13:
 235              	.LBE145:
 236              	.LBE144:
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                 NOR_CMD_DATA_CFI);
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_CFI), NOR
 237              		.loc 1 326 7
 238 011e 134B     		ldr	r3, .L21
 239 0120 1B68     		ldr	r3, [r3]
 240 0122 012B     		cmp	r3, #1
 241 0124 02D1     		bne	.L17
 242              		.loc 1 326 7 is_stmt 0 discriminator 1
 243 0126 7B69     		ldr	r3, [r7, #20]
 244 0128 AA33     		adds	r3, r3, #170
 245 012a 01E0     		b	.L18
 246              	.L17:
 247              		.loc 1 326 7 discriminator 2
 248 012c 7B69     		ldr	r3, [r7, #20]
 249 012e 5533     		adds	r3, r3, #85
 250              	.L18:
 251              		.loc 1 326 7 discriminator 4
 252 0130 9822     		movs	r2, #152
 253 0132 1A80     		strh	r2, [r3]	@ movhi
 254              	.LBB146:
 255              	.LBB147:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 256              		.loc 2 946 3 is_stmt 1
 257              		.syntax unified
 258              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 259 0134 BFF34F8F 		dsb 0xF
 260              	@ 0 "" 2
 261              		.loc 2 947 1
 262              		.thumb
 263              		.syntax unified
 264 0138 00BF     		nop
 265              	.L16:
 266              	.LBE147:
 267              	.LBE146:
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
ARM GAS  /tmp/ccvyC9TP.s 			page 28


 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->CommandSet = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_A
 268              		.loc 1 329 43
 269 013a 0C4B     		ldr	r3, .L21
 270 013c 1B68     		ldr	r3, [r3]
 271              		.loc 1 329 25
 272 013e 012B     		cmp	r3, #1
 273 0140 02D1     		bne	.L19
 274              		.loc 1 329 25 is_stmt 0 discriminator 1
 275 0142 7B69     		ldr	r3, [r7, #20]
 276 0144 2633     		adds	r3, r3, #38
 277 0146 01E0     		b	.L20
 278              	.L19:
 279              		.loc 1 329 25 discriminator 2
 280 0148 7B69     		ldr	r3, [r7, #20]
 281 014a 1333     		adds	r3, r3, #19
 282              	.L20:
 283              		.loc 1 329 24 is_stmt 1 discriminator 4
 284 014c 1B88     		ldrh	r3, [r3]	@ movhi
 285 014e 9BB2     		uxth	r3, r3
 286 0150 1A46     		mov	r2, r3
 287              		.loc 1 329 22 discriminator 4
 288 0152 FB68     		ldr	r3, [r7, #12]
 289 0154 DA64     		str	r2, [r3, #76]
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     status = HAL_NOR_ReturnToReadMode(hnor);
 290              		.loc 1 331 14
 291 0156 F868     		ldr	r0, [r7, #12]
 292 0158 FFF7FEFF 		bl	HAL_NOR_ReturnToReadMode
 293 015c 0346     		mov	r3, r0
 294 015e FB74     		strb	r3, [r7, #19]
 295              	.L12:
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 296              		.loc 1 334 10
 297 0160 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 298              	.L3:
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 299              		.loc 1 335 1
 300 0162 1846     		mov	r0, r3
 301 0164 1837     		adds	r7, r7, #24
 302              		.cfi_def_cfa_offset 8
 303 0166 BD46     		mov	sp, r7
 304              		.cfi_def_cfa_register 13
 305              		@ sp needed
 306 0168 80BD     		pop	{r7, pc}
 307              	.L22:
 308 016a 00BF     		.align	2
 309              	.L21:
 310 016c 00000000 		.word	uwNORMemoryDataWidth
 311              		.cfi_endproc
 312              	.LFE445:
 314              		.section	.text.HAL_NOR_DeInit,"ax",%progbits
 315              		.align	1
 316              		.global	HAL_NOR_DeInit
 317              		.syntax unified
 318              		.thumb
ARM GAS  /tmp/ccvyC9TP.s 			page 29


 319              		.thumb_func
 321              	HAL_NOR_DeInit:
 322              	.LFB446:
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Perform NOR memory De-Initialization sequence
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 323              		.loc 1 344 1
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 8
 326              		@ frame_needed = 1, uses_anonymous_args = 0
 327 0000 80B5     		push	{r7, lr}
 328              		.cfi_def_cfa_offset 8
 329              		.cfi_offset 7, -8
 330              		.cfi_offset 14, -4
 331 0002 82B0     		sub	sp, sp, #8
 332              		.cfi_def_cfa_offset 16
 333 0004 00AF     		add	r7, sp, #0
 334              		.cfi_def_cfa_register 7
 335 0006 7860     		str	r0, [r7, #4]
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->MspDeInitCallback == NULL)
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->MspDeInitCallback = HAL_NOR_MspDeInit;
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* DeInit the low level hardware */
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   hnor->MspDeInitCallback(hnor);
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #else
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* De-Initialize the low level hardware (MSP) */
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_MspDeInit(hnor);
 336              		.loc 1 355 3
 337 0008 7868     		ldr	r0, [r7, #4]
 338 000a FFF7FEFF 		bl	HAL_NOR_MspDeInit
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Configure the NOR registers with their reset values */
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   (void)FMC_NORSRAM_DeInit(hnor->Instance, hnor->Extended, hnor->Init.NSBank);
 339              		.loc 1 359 9
 340 000e 7B68     		ldr	r3, [r7, #4]
 341 0010 1868     		ldr	r0, [r3]
 342 0012 7B68     		ldr	r3, [r7, #4]
 343 0014 5968     		ldr	r1, [r3, #4]
 344 0016 7B68     		ldr	r3, [r7, #4]
 345 0018 9B68     		ldr	r3, [r3, #8]
 346 001a 1A46     		mov	r2, r3
 347 001c FFF7FEFF 		bl	FMC_NORSRAM_DeInit
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Reset the NOR controller state */
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   hnor->State = HAL_NOR_STATE_RESET;
 348              		.loc 1 362 15
 349 0020 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccvyC9TP.s 			page 30


 350 0022 0022     		movs	r2, #0
 351 0024 83F84920 		strb	r2, [r3, #73]
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Release Lock */
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   __HAL_UNLOCK(hnor);
 352              		.loc 1 365 3
 353 0028 7B68     		ldr	r3, [r7, #4]
 354 002a 0022     		movs	r2, #0
 355 002c 83F84820 		strb	r2, [r3, #72]
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return HAL_OK;
 356              		.loc 1 367 10
 357 0030 0023     		movs	r3, #0
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 358              		.loc 1 368 1
 359 0032 1846     		mov	r0, r3
 360 0034 0837     		adds	r7, r7, #8
 361              		.cfi_def_cfa_offset 8
 362 0036 BD46     		mov	sp, r7
 363              		.cfi_def_cfa_register 13
 364              		@ sp needed
 365 0038 80BD     		pop	{r7, pc}
 366              		.cfi_endproc
 367              	.LFE446:
 369              		.section	.text.HAL_NOR_MspInit,"ax",%progbits
 370              		.align	1
 371              		.weak	HAL_NOR_MspInit
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 376              	HAL_NOR_MspInit:
 377              	.LFB447:
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  NOR MSP Init
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval None
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** __weak void HAL_NOR_MspInit(NOR_HandleTypeDef *hnor)
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 378              		.loc 1 377 1
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 8
 381              		@ frame_needed = 1, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 383 0000 80B4     		push	{r7}
 384              		.cfi_def_cfa_offset 4
 385              		.cfi_offset 7, -4
 386 0002 83B0     		sub	sp, sp, #12
 387              		.cfi_def_cfa_offset 16
 388 0004 00AF     		add	r7, sp, #0
 389              		.cfi_def_cfa_register 7
 390 0006 7860     		str	r0, [r7, #4]
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Prevent unused argument(s) compilation warning */
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   UNUSED(hnor);
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
ARM GAS  /tmp/ccvyC9TP.s 			page 31


 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****             the HAL_NOR_MspInit could be implemented in the user file
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****    */
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 391              		.loc 1 384 1
 392 0008 00BF     		nop
 393 000a 0C37     		adds	r7, r7, #12
 394              		.cfi_def_cfa_offset 4
 395 000c BD46     		mov	sp, r7
 396              		.cfi_def_cfa_register 13
 397              		@ sp needed
 398 000e 5DF8047B 		ldr	r7, [sp], #4
 399              		.cfi_restore 7
 400              		.cfi_def_cfa_offset 0
 401 0012 7047     		bx	lr
 402              		.cfi_endproc
 403              	.LFE447:
 405              		.section	.text.HAL_NOR_MspDeInit,"ax",%progbits
 406              		.align	1
 407              		.weak	HAL_NOR_MspDeInit
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	HAL_NOR_MspDeInit:
 413              	.LFB448:
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  NOR MSP DeInit
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval None
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** __weak void HAL_NOR_MspDeInit(NOR_HandleTypeDef *hnor)
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 414              		.loc 1 393 1
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 8
 417              		@ frame_needed = 1, uses_anonymous_args = 0
 418              		@ link register save eliminated.
 419 0000 80B4     		push	{r7}
 420              		.cfi_def_cfa_offset 4
 421              		.cfi_offset 7, -4
 422 0002 83B0     		sub	sp, sp, #12
 423              		.cfi_def_cfa_offset 16
 424 0004 00AF     		add	r7, sp, #0
 425              		.cfi_def_cfa_register 7
 426 0006 7860     		str	r0, [r7, #4]
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Prevent unused argument(s) compilation warning */
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   UNUSED(hnor);
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****             the HAL_NOR_MspDeInit could be implemented in the user file
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****    */
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 427              		.loc 1 400 1
 428 0008 00BF     		nop
 429 000a 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccvyC9TP.s 			page 32


 430              		.cfi_def_cfa_offset 4
 431 000c BD46     		mov	sp, r7
 432              		.cfi_def_cfa_register 13
 433              		@ sp needed
 434 000e 5DF8047B 		ldr	r7, [sp], #4
 435              		.cfi_restore 7
 436              		.cfi_def_cfa_offset 0
 437 0012 7047     		bx	lr
 438              		.cfi_endproc
 439              	.LFE448:
 441              		.section	.text.HAL_NOR_MspWait,"ax",%progbits
 442              		.align	1
 443              		.weak	HAL_NOR_MspWait
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 448              	HAL_NOR_MspWait:
 449              	.LFB449:
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  NOR MSP Wait for Ready/Busy signal
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  Timeout Maximum timeout value
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval None
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** __weak void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 450              		.loc 1 410 1
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 8
 453              		@ frame_needed = 1, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 455 0000 80B4     		push	{r7}
 456              		.cfi_def_cfa_offset 4
 457              		.cfi_offset 7, -4
 458 0002 83B0     		sub	sp, sp, #12
 459              		.cfi_def_cfa_offset 16
 460 0004 00AF     		add	r7, sp, #0
 461              		.cfi_def_cfa_register 7
 462 0006 7860     		str	r0, [r7, #4]
 463 0008 3960     		str	r1, [r7]
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Prevent unused argument(s) compilation warning */
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   UNUSED(hnor);
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   UNUSED(Timeout);
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****             the HAL_NOR_MspWait could be implemented in the user file
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****    */
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 464              		.loc 1 418 1
 465 000a 00BF     		nop
 466 000c 0C37     		adds	r7, r7, #12
 467              		.cfi_def_cfa_offset 4
 468 000e BD46     		mov	sp, r7
 469              		.cfi_def_cfa_register 13
 470              		@ sp needed
ARM GAS  /tmp/ccvyC9TP.s 			page 33


 471 0010 5DF8047B 		ldr	r7, [sp], #4
 472              		.cfi_restore 7
 473              		.cfi_def_cfa_offset 0
 474 0014 7047     		bx	lr
 475              		.cfi_endproc
 476              	.LFE449:
 478              		.section	.text.HAL_NOR_Read_ID,"ax",%progbits
 479              		.align	1
 480              		.global	HAL_NOR_Read_ID
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 485              	HAL_NOR_Read_ID:
 486              	.LFB450:
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @}
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group2 Input and Output functions
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief    Input Output and memory control functions
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   @verbatim
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                 ##### NOR Input and Output functions #####
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   [..]
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     This section provides functions allowing to use and control the NOR memory
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** @endverbatim
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Read NOR flash IDs
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pNOR_ID  pointer to NOR ID structure
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 487              		.loc 1 446 1
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 16
 490              		@ frame_needed = 1, uses_anonymous_args = 0
 491              		@ link register save eliminated.
 492 0000 80B4     		push	{r7}
 493              		.cfi_def_cfa_offset 4
 494              		.cfi_offset 7, -4
 495 0002 85B0     		sub	sp, sp, #20
 496              		.cfi_def_cfa_offset 24
 497 0004 00AF     		add	r7, sp, #0
 498              		.cfi_def_cfa_register 7
 499 0006 7860     		str	r0, [r7, #4]
 500 0008 3960     		str	r1, [r7]
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
ARM GAS  /tmp/ccvyC9TP.s 			page 34


 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 501              		.loc 1 449 21
 502 000a 0023     		movs	r3, #0
 503 000c FB72     		strb	r3, [r7, #11]
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   state = hnor->State;
 504              		.loc 1 452 9
 505 000e 7B68     		ldr	r3, [r7, #4]
 506 0010 93F84930 		ldrb	r3, [r3, #73]
 507 0014 BB72     		strb	r3, [r7, #10]
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (state == HAL_NOR_STATE_BUSY)
 508              		.loc 1 453 6
 509 0016 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 510 0018 022B     		cmp	r3, #2
 511 001a 01D1     		bne	.L29
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 512              		.loc 1 455 12
 513 001c 0223     		movs	r3, #2
 514 001e E2E0     		b	.L30
 515              	.L29:
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_PROTECTED)
 516              		.loc 1 457 11
 517 0020 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 518 0022 042B     		cmp	r3, #4
 519 0024 01D1     		bne	.L31
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 520              		.loc 1 459 12
 521 0026 0123     		movs	r3, #1
 522 0028 DDE0     		b	.L30
 523              	.L31:
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_READY)
 524              		.loc 1 461 11
 525 002a BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 526 002c 012B     		cmp	r3, #1
 527 002e 40F0D980 		bne	.L32
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 528              		.loc 1 464 5
 529 0032 7B68     		ldr	r3, [r7, #4]
 530 0034 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 531 0038 012B     		cmp	r3, #1
 532 003a 01D1     		bne	.L33
 533              		.loc 1 464 5 is_stmt 0 discriminator 1
 534 003c 0223     		movs	r3, #2
 535              		.loc 1 464 5
 536 003e D2E0     		b	.L30
 537              	.L33:
 538              		.loc 1 464 5 discriminator 2
 539 0040 7B68     		ldr	r3, [r7, #4]
 540 0042 0122     		movs	r2, #1
ARM GAS  /tmp/ccvyC9TP.s 			page 35


 541 0044 83F84820 		strb	r2, [r3, #72]
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 542              		.loc 1 467 17 is_stmt 1
 543 0048 7B68     		ldr	r3, [r7, #4]
 544 004a 0222     		movs	r2, #2
 545 004c 83F84920 		strb	r2, [r3, #73]
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 546              		.loc 1 470 19
 547 0050 7B68     		ldr	r3, [r7, #4]
 548 0052 9B68     		ldr	r3, [r3, #8]
 549              		.loc 1 470 8
 550 0054 002B     		cmp	r3, #0
 551 0056 03D1     		bne	.L34
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 552              		.loc 1 472 21
 553 0058 4FF0C043 		mov	r3, #1610612736
 554 005c FB60     		str	r3, [r7, #12]
 555 005e 12E0     		b	.L35
 556              	.L34:
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 557              		.loc 1 474 24
 558 0060 7B68     		ldr	r3, [r7, #4]
 559 0062 9B68     		ldr	r3, [r3, #8]
 560              		.loc 1 474 13
 561 0064 022B     		cmp	r3, #2
 562 0066 03D1     		bne	.L36
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 563              		.loc 1 476 21
 564 0068 4FF0C843 		mov	r3, #1677721600
 565 006c FB60     		str	r3, [r7, #12]
 566 006e 0AE0     		b	.L35
 567              	.L36:
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 568              		.loc 1 478 24
 569 0070 7B68     		ldr	r3, [r7, #4]
 570 0072 9B68     		ldr	r3, [r3, #8]
 571              		.loc 1 478 13
 572 0074 042B     		cmp	r3, #4
 573 0076 03D1     		bne	.L37
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 574              		.loc 1 480 21
 575 0078 4FF0D043 		mov	r3, #1744830464
 576 007c FB60     		str	r3, [r7, #12]
 577 007e 02E0     		b	.L35
 578              	.L37:
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
ARM GAS  /tmp/ccvyC9TP.s 			page 36


 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 579              		.loc 1 484 21
 580 0080 4FF0D843 		mov	r3, #1811939328
 581 0084 FB60     		str	r3, [r7, #12]
 582              	.L35:
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Send read ID command */
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 583              		.loc 1 488 13
 584 0086 7B68     		ldr	r3, [r7, #4]
 585 0088 DB6C     		ldr	r3, [r3, #76]
 586              		.loc 1 488 8
 587 008a 022B     		cmp	r3, #2
 588 008c 65D1     		bne	.L38
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 589              		.loc 1 490 32
 590 008e 594B     		ldr	r3, .L62
 591 0090 1B68     		ldr	r3, [r3]
 592              		.loc 1 490 10
 593 0092 002B     		cmp	r3, #0
 594 0094 31D1     		bne	.L39
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_BYTE),
 595              		.loc 1 492 9
 596 0096 574B     		ldr	r3, .L62
 597 0098 1B68     		ldr	r3, [r3]
 598 009a 012B     		cmp	r3, #1
 599 009c 04D1     		bne	.L40
 600              		.loc 1 492 9 is_stmt 0 discriminator 1
 601 009e FB68     		ldr	r3, [r7, #12]
 602 00a0 03F5AA53 		add	r3, r3, #5440
 603 00a4 1433     		adds	r3, r3, #20
 604 00a6 02E0     		b	.L41
 605              	.L40:
 606              		.loc 1 492 9 discriminator 2
 607 00a8 FB68     		ldr	r3, [r7, #12]
 608 00aa 03F6AA23 		addw	r3, r3, #2730
 609              	.L41:
 610              		.loc 1 492 9 discriminator 4
 611 00ae AA22     		movs	r2, #170
 612 00b0 1A80     		strh	r2, [r3]	@ movhi
 613              	.LBB148:
 614              	.LBB149:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 615              		.loc 2 946 3 is_stmt 1
 616              		.syntax unified
 617              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 618 00b2 BFF34F8F 		dsb 0xF
 619              	@ 0 "" 2
 620              		.loc 2 947 1
 621              		.thumb
 622              		.syntax unified
 623 00b6 00BF     		nop
 624              	.LBE149:
 625              	.LBE148:
ARM GAS  /tmp/ccvyC9TP.s 			page 37


 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_FIRST);
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND_BYTE),
 626              		.loc 1 494 9
 627 00b8 4E4B     		ldr	r3, .L62
 628 00ba 1B68     		ldr	r3, [r3]
 629 00bc 012B     		cmp	r3, #1
 630 00be 03D1     		bne	.L42
 631              		.loc 1 494 9 is_stmt 0 discriminator 1
 632 00c0 FB68     		ldr	r3, [r7, #12]
 633 00c2 03F6AA23 		addw	r3, r3, #2730
 634 00c6 02E0     		b	.L43
 635              	.L42:
 636              		.loc 1 494 9 discriminator 2
 637 00c8 FB68     		ldr	r3, [r7, #12]
 638 00ca 03F25553 		addw	r3, r3, #1365
 639              	.L43:
 640              		.loc 1 494 9 discriminator 4
 641 00ce 5522     		movs	r2, #85
 642 00d0 1A80     		strh	r2, [r3]	@ movhi
 643              	.LBB150:
 644              	.LBB151:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 645              		.loc 2 946 3 is_stmt 1
 646              		.syntax unified
 647              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 648 00d2 BFF34F8F 		dsb 0xF
 649              	@ 0 "" 2
 650              		.loc 2 947 1
 651              		.thumb
 652              		.syntax unified
 653 00d6 00BF     		nop
 654              	.LBE151:
 655              	.LBE150:
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_SECOND);
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD_BYTE),
 656              		.loc 1 496 9
 657 00d8 464B     		ldr	r3, .L62
 658 00da 1B68     		ldr	r3, [r3]
 659 00dc 012B     		cmp	r3, #1
 660 00de 04D1     		bne	.L44
 661              		.loc 1 496 9 is_stmt 0 discriminator 1
 662 00e0 FB68     		ldr	r3, [r7, #12]
 663 00e2 03F5AA53 		add	r3, r3, #5440
 664 00e6 1433     		adds	r3, r3, #20
 665 00e8 02E0     		b	.L45
 666              	.L44:
 667              		.loc 1 496 9 discriminator 2
 668 00ea FB68     		ldr	r3, [r7, #12]
 669 00ec 03F6AA23 		addw	r3, r3, #2730
 670              	.L45:
 671              		.loc 1 496 9 discriminator 4
 672 00f0 9022     		movs	r2, #144
 673 00f2 1A80     		strh	r2, [r3]	@ movhi
 674              	.LBB152:
 675              	.LBB153:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 676              		.loc 2 946 3 is_stmt 1
ARM GAS  /tmp/ccvyC9TP.s 			page 38


 677              		.syntax unified
 678              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 679 00f4 BFF34F8F 		dsb 0xF
 680              	@ 0 "" 2
 681              		.loc 2 947 1
 682              		.thumb
 683              		.syntax unified
 684 00f8 3BE0     		b	.L46
 685              	.L39:
 686              	.LBE153:
 687              	.LBE152:
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_AUTO_SELECT);
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_C
 688              		.loc 1 501 9
 689 00fa 3E4B     		ldr	r3, .L62
 690 00fc 1B68     		ldr	r3, [r3]
 691 00fe 012B     		cmp	r3, #1
 692 0100 03D1     		bne	.L47
 693              		.loc 1 501 9 is_stmt 0 discriminator 1
 694 0102 FB68     		ldr	r3, [r7, #12]
 695 0104 03F6AA23 		addw	r3, r3, #2730
 696 0108 02E0     		b	.L48
 697              	.L47:
 698              		.loc 1 501 9 discriminator 2
 699 010a FB68     		ldr	r3, [r7, #12]
 700 010c 03F25553 		addw	r3, r3, #1365
 701              	.L48:
 702              		.loc 1 501 9 discriminator 4
 703 0110 AA22     		movs	r2, #170
 704 0112 1A80     		strh	r2, [r3]	@ movhi
 705              	.LBB154:
 706              	.LBB155:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 707              		.loc 2 946 3 is_stmt 1
 708              		.syntax unified
 709              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 710 0114 BFF34F8F 		dsb 0xF
 711              	@ 0 "" 2
 712              		.loc 2 947 1
 713              		.thumb
 714              		.syntax unified
 715 0118 00BF     		nop
 716              	.LBE155:
 717              	.LBE154:
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_
 718              		.loc 1 502 9
 719 011a 364B     		ldr	r3, .L62
 720 011c 1B68     		ldr	r3, [r3]
 721 011e 012B     		cmp	r3, #1
 722 0120 03D1     		bne	.L49
 723              		.loc 1 502 9 is_stmt 0 discriminator 1
 724 0122 FB68     		ldr	r3, [r7, #12]
 725 0124 03F25453 		addw	r3, r3, #1364
 726 0128 02E0     		b	.L50
ARM GAS  /tmp/ccvyC9TP.s 			page 39


 727              	.L49:
 728              		.loc 1 502 9 discriminator 2
 729 012a FB68     		ldr	r3, [r7, #12]
 730 012c 03F2AA23 		addw	r3, r3, #682
 731              	.L50:
 732              		.loc 1 502 9 discriminator 4
 733 0130 5522     		movs	r2, #85
 734 0132 1A80     		strh	r2, [r3]	@ movhi
 735              	.LBB156:
 736              	.LBB157:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 737              		.loc 2 946 3 is_stmt 1
 738              		.syntax unified
 739              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 740 0134 BFF34F8F 		dsb 0xF
 741              	@ 0 "" 2
 742              		.loc 2 947 1
 743              		.thumb
 744              		.syntax unified
 745 0138 00BF     		nop
 746              	.LBE157:
 747              	.LBE156:
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD),
 748              		.loc 1 503 9
 749 013a 2E4B     		ldr	r3, .L62
 750 013c 1B68     		ldr	r3, [r3]
 751 013e 012B     		cmp	r3, #1
 752 0140 03D1     		bne	.L51
 753              		.loc 1 503 9 is_stmt 0 discriminator 1
 754 0142 FB68     		ldr	r3, [r7, #12]
 755 0144 03F6AA23 		addw	r3, r3, #2730
 756 0148 02E0     		b	.L52
 757              	.L51:
 758              		.loc 1 503 9 discriminator 2
 759 014a FB68     		ldr	r3, [r7, #12]
 760 014c 03F25553 		addw	r3, r3, #1365
 761              	.L52:
 762              		.loc 1 503 9 discriminator 4
 763 0150 9022     		movs	r2, #144
 764 0152 1A80     		strh	r2, [r3]	@ movhi
 765              	.LBB158:
 766              	.LBB159:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 767              		.loc 2 946 3 is_stmt 1
 768              		.syntax unified
 769              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 770 0154 BFF34F8F 		dsb 0xF
 771              	@ 0 "" 2
 772              		.loc 2 947 1
 773              		.thumb
 774              		.syntax unified
 775 0158 0BE0     		b	.L46
 776              	.L38:
 777              	.LBE159:
 778              	.LBE158:
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_AUTO_SELECT);
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
ARM GAS  /tmp/ccvyC9TP.s 			page 40


 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 779              		.loc 1 507 18
 780 015a 7B68     		ldr	r3, [r7, #4]
 781 015c DB6C     		ldr	r3, [r3, #76]
 782              		.loc 1 507 13
 783 015e 012B     		cmp	r3, #1
 784 0160 05D1     		bne	.L53
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(deviceaddress, NOR_CMD_DATA_AUTO_SELECT);
 785              		.loc 1 509 7
 786 0162 FB68     		ldr	r3, [r7, #12]
 787 0164 9022     		movs	r2, #144
 788 0166 1A80     		strh	r2, [r3]	@ movhi
 789              	.LBB160:
 790              	.LBB161:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 791              		.loc 2 946 3
 792              		.syntax unified
 793              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 794 0168 BFF34F8F 		dsb 0xF
 795              	@ 0 "" 2
 796              		.loc 2 947 1
 797              		.thumb
 798              		.syntax unified
 799 016c 01E0     		b	.L46
 800              	.L53:
 801              	.LBE161:
 802              	.LBE160:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
 803              		.loc 1 514 14
 804 016e 0123     		movs	r3, #1
 805 0170 FB72     		strb	r3, [r7, #11]
 806              	.L46:
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (status != HAL_ERROR)
 807              		.loc 1 517 8
 808 0172 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 809 0174 012B     		cmp	r3, #1
 810 0176 2BD0     		beq	.L54
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Read the NOR IDs */
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       pNOR_ID->Manufacturer_Code = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryData
 811              		.loc 1 520 37
 812 0178 FB68     		ldr	r3, [r7, #12]
 813              		.loc 1 520 36
 814 017a 1B88     		ldrh	r3, [r3]	@ movhi
 815 017c 9AB2     		uxth	r2, r3
 816              		.loc 1 520 34
 817 017e 3B68     		ldr	r3, [r7]
 818 0180 1A80     		strh	r2, [r3]	@ movhi
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       pNOR_ID->Device_Code1      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryData
ARM GAS  /tmp/ccvyC9TP.s 			page 41


 819              		.loc 1 521 55
 820 0182 1C4B     		ldr	r3, .L62
 821 0184 1B68     		ldr	r3, [r3]
 822              		.loc 1 521 37
 823 0186 012B     		cmp	r3, #1
 824 0188 02D1     		bne	.L55
 825              		.loc 1 521 37 is_stmt 0 discriminator 1
 826 018a FB68     		ldr	r3, [r7, #12]
 827 018c 0233     		adds	r3, r3, #2
 828 018e 01E0     		b	.L56
 829              	.L55:
 830              		.loc 1 521 37 discriminator 2
 831 0190 FB68     		ldr	r3, [r7, #12]
 832 0192 0133     		adds	r3, r3, #1
 833              	.L56:
 834              		.loc 1 521 36 is_stmt 1 discriminator 4
 835 0194 1B88     		ldrh	r3, [r3]	@ movhi
 836 0196 9AB2     		uxth	r2, r3
 837              		.loc 1 521 34 discriminator 4
 838 0198 3B68     		ldr	r3, [r7]
 839 019a 5A80     		strh	r2, [r3, #2]	@ movhi
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                                                      DEVICE_CODE1_ADDR);
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryData
 840              		.loc 1 523 55
 841 019c 154B     		ldr	r3, .L62
 842 019e 1B68     		ldr	r3, [r3]
 843              		.loc 1 523 37
 844 01a0 012B     		cmp	r3, #1
 845 01a2 02D1     		bne	.L57
 846              		.loc 1 523 37 is_stmt 0 discriminator 1
 847 01a4 FB68     		ldr	r3, [r7, #12]
 848 01a6 1C33     		adds	r3, r3, #28
 849 01a8 01E0     		b	.L58
 850              	.L57:
 851              		.loc 1 523 37 discriminator 2
 852 01aa FB68     		ldr	r3, [r7, #12]
 853 01ac 0E33     		adds	r3, r3, #14
 854              	.L58:
 855              		.loc 1 523 36 is_stmt 1 discriminator 4
 856 01ae 1B88     		ldrh	r3, [r3]	@ movhi
 857 01b0 9AB2     		uxth	r2, r3
 858              		.loc 1 523 34 discriminator 4
 859 01b2 3B68     		ldr	r3, [r7]
 860 01b4 9A80     		strh	r2, [r3, #4]	@ movhi
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                                                      DEVICE_CODE2_ADDR);
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryData
 861              		.loc 1 525 55
 862 01b6 0F4B     		ldr	r3, .L62
 863 01b8 1B68     		ldr	r3, [r3]
 864              		.loc 1 525 37
 865 01ba 012B     		cmp	r3, #1
 866 01bc 02D1     		bne	.L59
 867              		.loc 1 525 37 is_stmt 0 discriminator 1
 868 01be FB68     		ldr	r3, [r7, #12]
 869 01c0 1E33     		adds	r3, r3, #30
 870 01c2 01E0     		b	.L60
 871              	.L59:
ARM GAS  /tmp/ccvyC9TP.s 			page 42


 872              		.loc 1 525 37 discriminator 2
 873 01c4 FB68     		ldr	r3, [r7, #12]
 874 01c6 0F33     		adds	r3, r3, #15
 875              	.L60:
 876              		.loc 1 525 36 is_stmt 1 discriminator 4
 877 01c8 1B88     		ldrh	r3, [r3]	@ movhi
 878 01ca 9AB2     		uxth	r2, r3
 879              		.loc 1 525 34 discriminator 4
 880 01cc 3B68     		ldr	r3, [r7]
 881 01ce DA80     		strh	r2, [r3, #6]	@ movhi
 882              	.L54:
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                                                      DEVICE_CODE3_ADDR);
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR controller state */
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = state;
 883              		.loc 1 530 17
 884 01d0 7B68     		ldr	r3, [r7, #4]
 885 01d2 BA7A     		ldrb	r2, [r7, #10]
 886 01d4 83F84920 		strb	r2, [r3, #73]
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 887              		.loc 1 533 5
 888 01d8 7B68     		ldr	r3, [r7, #4]
 889 01da 0022     		movs	r2, #0
 890 01dc 83F84820 		strb	r2, [r3, #72]
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 891              		.loc 1 540 10
 892 01e0 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 893 01e2 00E0     		b	.L30
 894              	.L32:
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 895              		.loc 1 537 12
 896 01e4 0123     		movs	r3, #1
 897              	.L30:
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 898              		.loc 1 541 1
 899 01e6 1846     		mov	r0, r3
 900 01e8 1437     		adds	r7, r7, #20
 901              		.cfi_def_cfa_offset 4
 902 01ea BD46     		mov	sp, r7
 903              		.cfi_def_cfa_register 13
 904              		@ sp needed
 905 01ec 5DF8047B 		ldr	r7, [sp], #4
 906              		.cfi_restore 7
 907              		.cfi_def_cfa_offset 0
 908 01f0 7047     		bx	lr
 909              	.L63:
 910 01f2 00BF     		.align	2
 911              	.L62:
ARM GAS  /tmp/ccvyC9TP.s 			page 43


 912 01f4 00000000 		.word	uwNORMemoryDataWidth
 913              		.cfi_endproc
 914              	.LFE450:
 916              		.section	.text.HAL_NOR_ReturnToReadMode,"ax",%progbits
 917              		.align	1
 918              		.global	HAL_NOR_ReturnToReadMode
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	HAL_NOR_ReturnToReadMode:
 924              	.LFB451:
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Returns the NOR memory to Read mode.
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 925              		.loc 1 550 1
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 16
 928              		@ frame_needed = 1, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 930 0000 80B4     		push	{r7}
 931              		.cfi_def_cfa_offset 4
 932              		.cfi_offset 7, -4
 933 0002 85B0     		sub	sp, sp, #20
 934              		.cfi_def_cfa_offset 24
 935 0004 00AF     		add	r7, sp, #0
 936              		.cfi_def_cfa_register 7
 937 0006 7860     		str	r0, [r7, #4]
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 938              		.loc 1 553 21
 939 0008 0023     		movs	r3, #0
 940 000a FB72     		strb	r3, [r7, #11]
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   state = hnor->State;
 941              		.loc 1 556 9
 942 000c 7B68     		ldr	r3, [r7, #4]
 943 000e 93F84930 		ldrb	r3, [r3, #73]
 944 0012 BB72     		strb	r3, [r7, #10]
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (state == HAL_NOR_STATE_BUSY)
 945              		.loc 1 557 6
 946 0014 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 947 0016 022B     		cmp	r3, #2
 948 0018 01D1     		bne	.L65
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 949              		.loc 1 559 12
 950 001a 0223     		movs	r3, #2
 951 001c 52E0     		b	.L66
 952              	.L65:
ARM GAS  /tmp/ccvyC9TP.s 			page 44


 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_PROTECTED)
 953              		.loc 1 561 11
 954 001e BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 955 0020 042B     		cmp	r3, #4
 956 0022 01D1     		bne	.L67
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 957              		.loc 1 563 12
 958 0024 0123     		movs	r3, #1
 959 0026 4DE0     		b	.L66
 960              	.L67:
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_READY)
 961              		.loc 1 565 11
 962 0028 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 963 002a 012B     		cmp	r3, #1
 964 002c 49D1     		bne	.L68
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 965              		.loc 1 568 5
 966 002e 7B68     		ldr	r3, [r7, #4]
 967 0030 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 968 0034 012B     		cmp	r3, #1
 969 0036 01D1     		bne	.L69
 970              		.loc 1 568 5 is_stmt 0 discriminator 1
 971 0038 0223     		movs	r3, #2
 972              		.loc 1 568 5
 973 003a 43E0     		b	.L66
 974              	.L69:
 975              		.loc 1 568 5 discriminator 2
 976 003c 7B68     		ldr	r3, [r7, #4]
 977 003e 0122     		movs	r2, #1
 978 0040 83F84820 		strb	r2, [r3, #72]
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 979              		.loc 1 571 17 is_stmt 1
 980 0044 7B68     		ldr	r3, [r7, #4]
 981 0046 0222     		movs	r2, #2
 982 0048 83F84920 		strb	r2, [r3, #73]
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 983              		.loc 1 574 19
 984 004c 7B68     		ldr	r3, [r7, #4]
 985 004e 9B68     		ldr	r3, [r3, #8]
 986              		.loc 1 574 8
 987 0050 002B     		cmp	r3, #0
 988 0052 03D1     		bne	.L70
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 989              		.loc 1 576 21
 990 0054 4FF0C043 		mov	r3, #1610612736
 991 0058 FB60     		str	r3, [r7, #12]
 992 005a 12E0     		b	.L71
ARM GAS  /tmp/ccvyC9TP.s 			page 45


 993              	.L70:
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 994              		.loc 1 578 24
 995 005c 7B68     		ldr	r3, [r7, #4]
 996 005e 9B68     		ldr	r3, [r3, #8]
 997              		.loc 1 578 13
 998 0060 022B     		cmp	r3, #2
 999 0062 03D1     		bne	.L72
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 1000              		.loc 1 580 21
 1001 0064 4FF0C843 		mov	r3, #1677721600
 1002 0068 FB60     		str	r3, [r7, #12]
 1003 006a 0AE0     		b	.L71
 1004              	.L72:
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1005              		.loc 1 582 24
 1006 006c 7B68     		ldr	r3, [r7, #4]
 1007 006e 9B68     		ldr	r3, [r3, #8]
 1008              		.loc 1 582 13
 1009 0070 042B     		cmp	r3, #4
 1010 0072 03D1     		bne	.L73
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 1011              		.loc 1 584 21
 1012 0074 4FF0D043 		mov	r3, #1744830464
 1013 0078 FB60     		str	r3, [r7, #12]
 1014 007a 02E0     		b	.L71
 1015              	.L73:
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 1016              		.loc 1 588 21
 1017 007c 4FF0D843 		mov	r3, #1811939328
 1018 0080 FB60     		str	r3, [r7, #12]
 1019              	.L71:
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 1020              		.loc 1 591 13
 1021 0082 7B68     		ldr	r3, [r7, #4]
 1022 0084 DB6C     		ldr	r3, [r3, #76]
 1023              		.loc 1 591 8
 1024 0086 022B     		cmp	r3, #2
 1025 0088 05D1     		bne	.L74
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(deviceaddress, NOR_CMD_DATA_READ_RESET);
 1026              		.loc 1 593 7
 1027 008a FB68     		ldr	r3, [r7, #12]
 1028 008c F022     		movs	r2, #240
 1029 008e 1A80     		strh	r2, [r3]	@ movhi
 1030              	.LBB162:
 1031              	.LBB163:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccvyC9TP.s 			page 46


 1032              		.loc 2 946 3
 1033              		.syntax unified
 1034              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1035 0090 BFF34F8F 		dsb 0xF
 1036              	@ 0 "" 2
 1037              		.loc 2 947 1
 1038              		.thumb
 1039              		.syntax unified
 1040 0094 0BE0     		b	.L75
 1041              	.L74:
 1042              	.LBE163:
 1043              	.LBE162:
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 1044              		.loc 1 595 18
 1045 0096 7B68     		ldr	r3, [r7, #4]
 1046 0098 DB6C     		ldr	r3, [r3, #76]
 1047              		.loc 1 595 13
 1048 009a 012B     		cmp	r3, #1
 1049 009c 05D1     		bne	.L76
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(deviceaddress, NOR_CMD_READ_ARRAY);
 1050              		.loc 1 597 7
 1051 009e FB68     		ldr	r3, [r7, #12]
 1052 00a0 FF22     		movs	r2, #255
 1053 00a2 1A80     		strh	r2, [r3]	@ movhi
 1054              	.LBB164:
 1055              	.LBB165:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1056              		.loc 2 946 3
 1057              		.syntax unified
 1058              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1059 00a4 BFF34F8F 		dsb 0xF
 1060              	@ 0 "" 2
 1061              		.loc 2 947 1
 1062              		.thumb
 1063              		.syntax unified
 1064 00a8 01E0     		b	.L75
 1065              	.L76:
 1066              	.LBE165:
 1067              	.LBE164:
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
 1068              		.loc 1 602 14
 1069 00aa 0123     		movs	r3, #1
 1070 00ac FB72     		strb	r3, [r7, #11]
 1071              	.L75:
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR controller state */
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = state;
 1072              		.loc 1 606 17
 1073 00ae 7B68     		ldr	r3, [r7, #4]
 1074 00b0 BA7A     		ldrb	r2, [r7, #10]
ARM GAS  /tmp/ccvyC9TP.s 			page 47


 1075 00b2 83F84920 		strb	r2, [r3, #73]
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 1076              		.loc 1 609 5
 1077 00b6 7B68     		ldr	r3, [r7, #4]
 1078 00b8 0022     		movs	r2, #0
 1079 00ba 83F84820 		strb	r2, [r3, #72]
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 1080              		.loc 1 616 10
 1081 00be FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1082 00c0 00E0     		b	.L66
 1083              	.L68:
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 1084              		.loc 1 613 12
 1085 00c2 0123     		movs	r3, #1
 1086              	.L66:
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 1087              		.loc 1 617 1
 1088 00c4 1846     		mov	r0, r3
 1089 00c6 1437     		adds	r7, r7, #20
 1090              		.cfi_def_cfa_offset 4
 1091 00c8 BD46     		mov	sp, r7
 1092              		.cfi_def_cfa_register 13
 1093              		@ sp needed
 1094 00ca 5DF8047B 		ldr	r7, [sp], #4
 1095              		.cfi_restore 7
 1096              		.cfi_def_cfa_offset 0
 1097 00ce 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE451:
 1101              		.section	.text.HAL_NOR_Read,"ax",%progbits
 1102              		.align	1
 1103              		.global	HAL_NOR_Read
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1108              	HAL_NOR_Read:
 1109              	.LFB452:
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Read data from NOR memory
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pAddress pointer to Device address
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pData  pointer to read data
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Read(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData)
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 1110              		.loc 1 628 1
ARM GAS  /tmp/ccvyC9TP.s 			page 48


 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 24
 1113              		@ frame_needed = 1, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 1115 0000 80B4     		push	{r7}
 1116              		.cfi_def_cfa_offset 4
 1117              		.cfi_offset 7, -4
 1118 0002 87B0     		sub	sp, sp, #28
 1119              		.cfi_def_cfa_offset 32
 1120 0004 00AF     		add	r7, sp, #0
 1121              		.cfi_def_cfa_register 7
 1122 0006 F860     		str	r0, [r7, #12]
 1123 0008 B960     		str	r1, [r7, #8]
 1124 000a 7A60     		str	r2, [r7, #4]
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 1125              		.loc 1 631 21
 1126 000c 0023     		movs	r3, #0
 1127 000e FB74     		strb	r3, [r7, #19]
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   state = hnor->State;
 1128              		.loc 1 634 9
 1129 0010 FB68     		ldr	r3, [r7, #12]
 1130 0012 93F84930 		ldrb	r3, [r3, #73]
 1131 0016 BB74     		strb	r3, [r7, #18]
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (state == HAL_NOR_STATE_BUSY)
 1132              		.loc 1 635 6
 1133 0018 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 1134 001a 022B     		cmp	r3, #2
 1135 001c 01D1     		bne	.L79
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 1136              		.loc 1 637 12
 1137 001e 0223     		movs	r3, #2
 1138 0020 BBE0     		b	.L80
 1139              	.L79:
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_PROTECTED)
 1140              		.loc 1 639 11
 1141 0022 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 1142 0024 042B     		cmp	r3, #4
 1143 0026 01D1     		bne	.L81
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 1144              		.loc 1 641 12
 1145 0028 0123     		movs	r3, #1
 1146 002a B6E0     		b	.L80
 1147              	.L81:
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_READY)
 1148              		.loc 1 643 11
 1149 002c BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 1150 002e 012B     		cmp	r3, #1
 1151 0030 40F0B280 		bne	.L82
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
ARM GAS  /tmp/ccvyC9TP.s 			page 49


 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 1152              		.loc 1 646 5
 1153 0034 FB68     		ldr	r3, [r7, #12]
 1154 0036 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 1155 003a 012B     		cmp	r3, #1
 1156 003c 01D1     		bne	.L83
 1157              		.loc 1 646 5 is_stmt 0 discriminator 1
 1158 003e 0223     		movs	r3, #2
 1159              		.loc 1 646 5
 1160 0040 ABE0     		b	.L80
 1161              	.L83:
 1162              		.loc 1 646 5 discriminator 2
 1163 0042 FB68     		ldr	r3, [r7, #12]
 1164 0044 0122     		movs	r2, #1
 1165 0046 83F84820 		strb	r2, [r3, #72]
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 1166              		.loc 1 649 17 is_stmt 1
 1167 004a FB68     		ldr	r3, [r7, #12]
 1168 004c 0222     		movs	r2, #2
 1169 004e 83F84920 		strb	r2, [r3, #73]
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 1170              		.loc 1 652 19
 1171 0052 FB68     		ldr	r3, [r7, #12]
 1172 0054 9B68     		ldr	r3, [r3, #8]
 1173              		.loc 1 652 8
 1174 0056 002B     		cmp	r3, #0
 1175 0058 03D1     		bne	.L84
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 1176              		.loc 1 654 21
 1177 005a 4FF0C043 		mov	r3, #1610612736
 1178 005e 7B61     		str	r3, [r7, #20]
 1179 0060 12E0     		b	.L85
 1180              	.L84:
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 1181              		.loc 1 656 24
 1182 0062 FB68     		ldr	r3, [r7, #12]
 1183 0064 9B68     		ldr	r3, [r3, #8]
 1184              		.loc 1 656 13
 1185 0066 022B     		cmp	r3, #2
 1186 0068 03D1     		bne	.L86
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 1187              		.loc 1 658 21
 1188 006a 4FF0C843 		mov	r3, #1677721600
 1189 006e 7B61     		str	r3, [r7, #20]
 1190 0070 0AE0     		b	.L85
 1191              	.L86:
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1192              		.loc 1 660 24
ARM GAS  /tmp/ccvyC9TP.s 			page 50


 1193 0072 FB68     		ldr	r3, [r7, #12]
 1194 0074 9B68     		ldr	r3, [r3, #8]
 1195              		.loc 1 660 13
 1196 0076 042B     		cmp	r3, #4
 1197 0078 03D1     		bne	.L87
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 1198              		.loc 1 662 21
 1199 007a 4FF0D043 		mov	r3, #1744830464
 1200 007e 7B61     		str	r3, [r7, #20]
 1201 0080 02E0     		b	.L85
 1202              	.L87:
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 1203              		.loc 1 666 21
 1204 0082 4FF0D843 		mov	r3, #1811939328
 1205 0086 7B61     		str	r3, [r7, #20]
 1206              	.L85:
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Send read data command */
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 1207              		.loc 1 670 13
 1208 0088 FB68     		ldr	r3, [r7, #12]
 1209 008a DB6C     		ldr	r3, [r3, #76]
 1210              		.loc 1 670 8
 1211 008c 022B     		cmp	r3, #2
 1212 008e 65D1     		bne	.L88
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 1213              		.loc 1 672 32
 1214 0090 454B     		ldr	r3, .L106
 1215 0092 1B68     		ldr	r3, [r3]
 1216              		.loc 1 672 10
 1217 0094 002B     		cmp	r3, #0
 1218 0096 31D1     		bne	.L89
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_BYTE),
 1219              		.loc 1 674 9
 1220 0098 434B     		ldr	r3, .L106
 1221 009a 1B68     		ldr	r3, [r3]
 1222 009c 012B     		cmp	r3, #1
 1223 009e 04D1     		bne	.L90
 1224              		.loc 1 674 9 is_stmt 0 discriminator 1
 1225 00a0 7B69     		ldr	r3, [r7, #20]
 1226 00a2 03F5AA53 		add	r3, r3, #5440
 1227 00a6 1433     		adds	r3, r3, #20
 1228 00a8 02E0     		b	.L91
 1229              	.L90:
 1230              		.loc 1 674 9 discriminator 2
 1231 00aa 7B69     		ldr	r3, [r7, #20]
 1232 00ac 03F6AA23 		addw	r3, r3, #2730
 1233              	.L91:
 1234              		.loc 1 674 9 discriminator 4
 1235 00b0 AA22     		movs	r2, #170
ARM GAS  /tmp/ccvyC9TP.s 			page 51


 1236 00b2 1A80     		strh	r2, [r3]	@ movhi
 1237              	.LBB166:
 1238              	.LBB167:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1239              		.loc 2 946 3 is_stmt 1
 1240              		.syntax unified
 1241              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1242 00b4 BFF34F8F 		dsb 0xF
 1243              	@ 0 "" 2
 1244              		.loc 2 947 1
 1245              		.thumb
 1246              		.syntax unified
 1247 00b8 00BF     		nop
 1248              	.LBE167:
 1249              	.LBE166:
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_FIRST);
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND_BYTE),
 1250              		.loc 1 676 9
 1251 00ba 3B4B     		ldr	r3, .L106
 1252 00bc 1B68     		ldr	r3, [r3]
 1253 00be 012B     		cmp	r3, #1
 1254 00c0 03D1     		bne	.L92
 1255              		.loc 1 676 9 is_stmt 0 discriminator 1
 1256 00c2 7B69     		ldr	r3, [r7, #20]
 1257 00c4 03F6AA23 		addw	r3, r3, #2730
 1258 00c8 02E0     		b	.L93
 1259              	.L92:
 1260              		.loc 1 676 9 discriminator 2
 1261 00ca 7B69     		ldr	r3, [r7, #20]
 1262 00cc 03F25553 		addw	r3, r3, #1365
 1263              	.L93:
 1264              		.loc 1 676 9 discriminator 4
 1265 00d0 5522     		movs	r2, #85
 1266 00d2 1A80     		strh	r2, [r3]	@ movhi
 1267              	.LBB168:
 1268              	.LBB169:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1269              		.loc 2 946 3 is_stmt 1
 1270              		.syntax unified
 1271              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1272 00d4 BFF34F8F 		dsb 0xF
 1273              	@ 0 "" 2
 1274              		.loc 2 947 1
 1275              		.thumb
 1276              		.syntax unified
 1277 00d8 00BF     		nop
 1278              	.LBE169:
 1279              	.LBE168:
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_SECOND);
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD_BYTE),
 1280              		.loc 1 678 9
 1281 00da 334B     		ldr	r3, .L106
 1282 00dc 1B68     		ldr	r3, [r3]
 1283 00de 012B     		cmp	r3, #1
 1284 00e0 04D1     		bne	.L94
 1285              		.loc 1 678 9 is_stmt 0 discriminator 1
 1286 00e2 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccvyC9TP.s 			page 52


 1287 00e4 03F5AA53 		add	r3, r3, #5440
 1288 00e8 1433     		adds	r3, r3, #20
 1289 00ea 02E0     		b	.L95
 1290              	.L94:
 1291              		.loc 1 678 9 discriminator 2
 1292 00ec 7B69     		ldr	r3, [r7, #20]
 1293 00ee 03F6AA23 		addw	r3, r3, #2730
 1294              	.L95:
 1295              		.loc 1 678 9 discriminator 4
 1296 00f2 F022     		movs	r2, #240
 1297 00f4 1A80     		strh	r2, [r3]	@ movhi
 1298              	.LBB170:
 1299              	.LBB171:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1300              		.loc 2 946 3 is_stmt 1
 1301              		.syntax unified
 1302              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1303 00f6 BFF34F8F 		dsb 0xF
 1304              	@ 0 "" 2
 1305              		.loc 2 947 1
 1306              		.thumb
 1307              		.syntax unified
 1308 00fa 3BE0     		b	.L96
 1309              	.L89:
 1310              	.LBE171:
 1311              	.LBE170:
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_READ_RESET);
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_C
 1312              		.loc 1 683 9
 1313 00fc 2A4B     		ldr	r3, .L106
 1314 00fe 1B68     		ldr	r3, [r3]
 1315 0100 012B     		cmp	r3, #1
 1316 0102 03D1     		bne	.L97
 1317              		.loc 1 683 9 is_stmt 0 discriminator 1
 1318 0104 7B69     		ldr	r3, [r7, #20]
 1319 0106 03F6AA23 		addw	r3, r3, #2730
 1320 010a 02E0     		b	.L98
 1321              	.L97:
 1322              		.loc 1 683 9 discriminator 2
 1323 010c 7B69     		ldr	r3, [r7, #20]
 1324 010e 03F25553 		addw	r3, r3, #1365
 1325              	.L98:
 1326              		.loc 1 683 9 discriminator 4
 1327 0112 AA22     		movs	r2, #170
 1328 0114 1A80     		strh	r2, [r3]	@ movhi
 1329              	.LBB172:
 1330              	.LBB173:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1331              		.loc 2 946 3 is_stmt 1
 1332              		.syntax unified
 1333              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1334 0116 BFF34F8F 		dsb 0xF
 1335              	@ 0 "" 2
 1336              		.loc 2 947 1
ARM GAS  /tmp/ccvyC9TP.s 			page 53


 1337              		.thumb
 1338              		.syntax unified
 1339 011a 00BF     		nop
 1340              	.LBE173:
 1341              	.LBE172:
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_
 1342              		.loc 1 684 9
 1343 011c 224B     		ldr	r3, .L106
 1344 011e 1B68     		ldr	r3, [r3]
 1345 0120 012B     		cmp	r3, #1
 1346 0122 03D1     		bne	.L99
 1347              		.loc 1 684 9 is_stmt 0 discriminator 1
 1348 0124 7B69     		ldr	r3, [r7, #20]
 1349 0126 03F25453 		addw	r3, r3, #1364
 1350 012a 02E0     		b	.L100
 1351              	.L99:
 1352              		.loc 1 684 9 discriminator 2
 1353 012c 7B69     		ldr	r3, [r7, #20]
 1354 012e 03F2AA23 		addw	r3, r3, #682
 1355              	.L100:
 1356              		.loc 1 684 9 discriminator 4
 1357 0132 5522     		movs	r2, #85
 1358 0134 1A80     		strh	r2, [r3]	@ movhi
 1359              	.LBB174:
 1360              	.LBB175:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1361              		.loc 2 946 3 is_stmt 1
 1362              		.syntax unified
 1363              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1364 0136 BFF34F8F 		dsb 0xF
 1365              	@ 0 "" 2
 1366              		.loc 2 947 1
 1367              		.thumb
 1368              		.syntax unified
 1369 013a 00BF     		nop
 1370              	.LBE175:
 1371              	.LBE174:
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD),
 1372              		.loc 1 685 9
 1373 013c 1A4B     		ldr	r3, .L106
 1374 013e 1B68     		ldr	r3, [r3]
 1375 0140 012B     		cmp	r3, #1
 1376 0142 03D1     		bne	.L101
 1377              		.loc 1 685 9 is_stmt 0 discriminator 1
 1378 0144 7B69     		ldr	r3, [r7, #20]
 1379 0146 03F6AA23 		addw	r3, r3, #2730
 1380 014a 02E0     		b	.L102
 1381              	.L101:
 1382              		.loc 1 685 9 discriminator 2
 1383 014c 7B69     		ldr	r3, [r7, #20]
 1384 014e 03F25553 		addw	r3, r3, #1365
 1385              	.L102:
 1386              		.loc 1 685 9 discriminator 4
 1387 0152 F022     		movs	r2, #240
 1388 0154 1A80     		strh	r2, [r3]	@ movhi
 1389              	.LBB176:
 1390              	.LBB177:
ARM GAS  /tmp/ccvyC9TP.s 			page 54


 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1391              		.loc 2 946 3 is_stmt 1
 1392              		.syntax unified
 1393              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1394 0156 BFF34F8F 		dsb 0xF
 1395              	@ 0 "" 2
 1396              		.loc 2 947 1
 1397              		.thumb
 1398              		.syntax unified
 1399 015a 0BE0     		b	.L96
 1400              	.L88:
 1401              	.LBE177:
 1402              	.LBE176:
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_READ_RESET);
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 1403              		.loc 1 689 18
 1404 015c FB68     		ldr	r3, [r7, #12]
 1405 015e DB6C     		ldr	r3, [r3, #76]
 1406              		.loc 1 689 13
 1407 0160 012B     		cmp	r3, #1
 1408 0162 05D1     		bne	.L103
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(pAddress, NOR_CMD_READ_ARRAY);
 1409              		.loc 1 691 7
 1410 0164 BB68     		ldr	r3, [r7, #8]
 1411 0166 FF22     		movs	r2, #255
 1412 0168 1A80     		strh	r2, [r3]	@ movhi
 1413              	.LBB178:
 1414              	.LBB179:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1415              		.loc 2 946 3
 1416              		.syntax unified
 1417              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1418 016a BFF34F8F 		dsb 0xF
 1419              	@ 0 "" 2
 1420              		.loc 2 947 1
 1421              		.thumb
 1422              		.syntax unified
 1423 016e 01E0     		b	.L96
 1424              	.L103:
 1425              	.LBE179:
 1426              	.LBE178:
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
 1427              		.loc 1 696 14
 1428 0170 0123     		movs	r3, #1
 1429 0172 FB74     		strb	r3, [r7, #19]
 1430              	.L96:
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (status != HAL_ERROR)
 1431              		.loc 1 699 8
ARM GAS  /tmp/ccvyC9TP.s 			page 55


 1432 0174 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 1433 0176 012B     		cmp	r3, #1
 1434 0178 04D0     		beq	.L104
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Read the data */
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       *pData = (uint16_t)(*(__IO uint32_t *)pAddress);
 1435              		.loc 1 702 27
 1436 017a BB68     		ldr	r3, [r7, #8]
 1437 017c 1B68     		ldr	r3, [r3]
 1438              		.loc 1 702 16
 1439 017e 9AB2     		uxth	r2, r3
 1440              		.loc 1 702 14
 1441 0180 7B68     		ldr	r3, [r7, #4]
 1442 0182 1A80     		strh	r2, [r3]	@ movhi
 1443              	.L104:
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR controller state */
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = state;
 1444              		.loc 1 706 17
 1445 0184 FB68     		ldr	r3, [r7, #12]
 1446 0186 BA7C     		ldrb	r2, [r7, #18]
 1447 0188 83F84920 		strb	r2, [r3, #73]
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 1448              		.loc 1 709 5
 1449 018c FB68     		ldr	r3, [r7, #12]
 1450 018e 0022     		movs	r2, #0
 1451 0190 83F84820 		strb	r2, [r3, #72]
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 1452              		.loc 1 716 10
 1453 0194 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 1454 0196 00E0     		b	.L80
 1455              	.L82:
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 1456              		.loc 1 713 12
 1457 0198 0123     		movs	r3, #1
 1458              	.L80:
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 1459              		.loc 1 717 1
 1460 019a 1846     		mov	r0, r3
 1461 019c 1C37     		adds	r7, r7, #28
 1462              		.cfi_def_cfa_offset 4
 1463 019e BD46     		mov	sp, r7
 1464              		.cfi_def_cfa_register 13
 1465              		@ sp needed
 1466 01a0 5DF8047B 		ldr	r7, [sp], #4
 1467              		.cfi_restore 7
 1468              		.cfi_def_cfa_offset 0
 1469 01a4 7047     		bx	lr
ARM GAS  /tmp/ccvyC9TP.s 			page 56


 1470              	.L107:
 1471 01a6 00BF     		.align	2
 1472              	.L106:
 1473 01a8 00000000 		.word	uwNORMemoryDataWidth
 1474              		.cfi_endproc
 1475              	.LFE452:
 1477              		.section	.text.HAL_NOR_Program,"ax",%progbits
 1478              		.align	1
 1479              		.global	HAL_NOR_Program
 1480              		.syntax unified
 1481              		.thumb
 1482              		.thumb_func
 1484              	HAL_NOR_Program:
 1485              	.LFB453:
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Program data to NOR memory
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pAddress Device address
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pData  pointer to the data to write
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Program(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData)
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 1486              		.loc 1 728 1
 1487              		.cfi_startproc
 1488              		@ args = 0, pretend = 0, frame = 24
 1489              		@ frame_needed = 1, uses_anonymous_args = 0
 1490              		@ link register save eliminated.
 1491 0000 80B4     		push	{r7}
 1492              		.cfi_def_cfa_offset 4
 1493              		.cfi_offset 7, -4
 1494 0002 87B0     		sub	sp, sp, #28
 1495              		.cfi_def_cfa_offset 32
 1496 0004 00AF     		add	r7, sp, #0
 1497              		.cfi_def_cfa_register 7
 1498 0006 F860     		str	r0, [r7, #12]
 1499 0008 B960     		str	r1, [r7, #8]
 1500 000a 7A60     		str	r2, [r7, #4]
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 1501              		.loc 1 730 21
 1502 000c 0023     		movs	r3, #0
 1503 000e FB74     		strb	r3, [r7, #19]
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->State == HAL_NOR_STATE_BUSY)
 1504              		.loc 1 733 11
 1505 0010 FB68     		ldr	r3, [r7, #12]
 1506 0012 93F84930 		ldrb	r3, [r3, #73]
 1507 0016 DBB2     		uxtb	r3, r3
 1508              		.loc 1 733 6
 1509 0018 022B     		cmp	r3, #2
 1510 001a 01D1     		bne	.L109
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
ARM GAS  /tmp/ccvyC9TP.s 			page 57


 1511              		.loc 1 735 12
 1512 001c 0223     		movs	r3, #2
 1513 001e BBE0     		b	.L110
 1514              	.L109:
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (hnor->State == HAL_NOR_STATE_READY)
 1515              		.loc 1 737 16
 1516 0020 FB68     		ldr	r3, [r7, #12]
 1517 0022 93F84930 		ldrb	r3, [r3, #73]
 1518 0026 DBB2     		uxtb	r3, r3
 1519              		.loc 1 737 11
 1520 0028 012B     		cmp	r3, #1
 1521 002a 40F0B480 		bne	.L111
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 1522              		.loc 1 740 5
 1523 002e FB68     		ldr	r3, [r7, #12]
 1524 0030 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 1525 0034 012B     		cmp	r3, #1
 1526 0036 01D1     		bne	.L112
 1527              		.loc 1 740 5 is_stmt 0 discriminator 1
 1528 0038 0223     		movs	r3, #2
 1529              		.loc 1 740 5
 1530 003a ADE0     		b	.L110
 1531              	.L112:
 1532              		.loc 1 740 5 discriminator 2
 1533 003c FB68     		ldr	r3, [r7, #12]
 1534 003e 0122     		movs	r2, #1
 1535 0040 83F84820 		strb	r2, [r3, #72]
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 1536              		.loc 1 743 17 is_stmt 1
 1537 0044 FB68     		ldr	r3, [r7, #12]
 1538 0046 0222     		movs	r2, #2
 1539 0048 83F84920 		strb	r2, [r3, #73]
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 1540              		.loc 1 746 19
 1541 004c FB68     		ldr	r3, [r7, #12]
 1542 004e 9B68     		ldr	r3, [r3, #8]
 1543              		.loc 1 746 8
 1544 0050 002B     		cmp	r3, #0
 1545 0052 03D1     		bne	.L113
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 1546              		.loc 1 748 21
 1547 0054 4FF0C043 		mov	r3, #1610612736
 1548 0058 7B61     		str	r3, [r7, #20]
 1549 005a 12E0     		b	.L114
 1550              	.L113:
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 1551              		.loc 1 750 24
 1552 005c FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccvyC9TP.s 			page 58


 1553 005e 9B68     		ldr	r3, [r3, #8]
 1554              		.loc 1 750 13
 1555 0060 022B     		cmp	r3, #2
 1556 0062 03D1     		bne	.L115
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 1557              		.loc 1 752 21
 1558 0064 4FF0C843 		mov	r3, #1677721600
 1559 0068 7B61     		str	r3, [r7, #20]
 1560 006a 0AE0     		b	.L114
 1561              	.L115:
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1562              		.loc 1 754 24
 1563 006c FB68     		ldr	r3, [r7, #12]
 1564 006e 9B68     		ldr	r3, [r3, #8]
 1565              		.loc 1 754 13
 1566 0070 042B     		cmp	r3, #4
 1567 0072 03D1     		bne	.L116
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 1568              		.loc 1 756 21
 1569 0074 4FF0D043 		mov	r3, #1744830464
 1570 0078 7B61     		str	r3, [r7, #20]
 1571 007a 02E0     		b	.L114
 1572              	.L116:
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 1573              		.loc 1 760 21
 1574 007c 4FF0D843 		mov	r3, #1811939328
 1575 0080 7B61     		str	r3, [r7, #20]
 1576              	.L114:
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Send program data command */
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 1577              		.loc 1 764 13
 1578 0082 FB68     		ldr	r3, [r7, #12]
 1579 0084 DB6C     		ldr	r3, [r3, #76]
 1580              		.loc 1 764 8
 1581 0086 022B     		cmp	r3, #2
 1582 0088 65D1     		bne	.L117
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 1583              		.loc 1 766 32
 1584 008a 464B     		ldr	r3, .L135
 1585 008c 1B68     		ldr	r3, [r3]
 1586              		.loc 1 766 10
 1587 008e 002B     		cmp	r3, #0
 1588 0090 31D1     		bne	.L118
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_BYTE),
 1589              		.loc 1 768 9
 1590 0092 444B     		ldr	r3, .L135
 1591 0094 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccvyC9TP.s 			page 59


 1592 0096 012B     		cmp	r3, #1
 1593 0098 04D1     		bne	.L119
 1594              		.loc 1 768 9 is_stmt 0 discriminator 1
 1595 009a 7B69     		ldr	r3, [r7, #20]
 1596 009c 03F5AA53 		add	r3, r3, #5440
 1597 00a0 1433     		adds	r3, r3, #20
 1598 00a2 02E0     		b	.L120
 1599              	.L119:
 1600              		.loc 1 768 9 discriminator 2
 1601 00a4 7B69     		ldr	r3, [r7, #20]
 1602 00a6 03F6AA23 		addw	r3, r3, #2730
 1603              	.L120:
 1604              		.loc 1 768 9 discriminator 4
 1605 00aa AA22     		movs	r2, #170
 1606 00ac 1A80     		strh	r2, [r3]	@ movhi
 1607              	.LBB180:
 1608              	.LBB181:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1609              		.loc 2 946 3 is_stmt 1
 1610              		.syntax unified
 1611              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1612 00ae BFF34F8F 		dsb 0xF
 1613              	@ 0 "" 2
 1614              		.loc 2 947 1
 1615              		.thumb
 1616              		.syntax unified
 1617 00b2 00BF     		nop
 1618              	.LBE181:
 1619              	.LBE180:
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_FIRST);
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND_BYTE),
 1620              		.loc 1 770 9
 1621 00b4 3B4B     		ldr	r3, .L135
 1622 00b6 1B68     		ldr	r3, [r3]
 1623 00b8 012B     		cmp	r3, #1
 1624 00ba 03D1     		bne	.L121
 1625              		.loc 1 770 9 is_stmt 0 discriminator 1
 1626 00bc 7B69     		ldr	r3, [r7, #20]
 1627 00be 03F6AA23 		addw	r3, r3, #2730
 1628 00c2 02E0     		b	.L122
 1629              	.L121:
 1630              		.loc 1 770 9 discriminator 2
 1631 00c4 7B69     		ldr	r3, [r7, #20]
 1632 00c6 03F25553 		addw	r3, r3, #1365
 1633              	.L122:
 1634              		.loc 1 770 9 discriminator 4
 1635 00ca 5522     		movs	r2, #85
 1636 00cc 1A80     		strh	r2, [r3]	@ movhi
 1637              	.LBB182:
 1638              	.LBB183:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1639              		.loc 2 946 3 is_stmt 1
 1640              		.syntax unified
 1641              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1642 00ce BFF34F8F 		dsb 0xF
 1643              	@ 0 "" 2
 1644              		.loc 2 947 1
ARM GAS  /tmp/ccvyC9TP.s 			page 60


 1645              		.thumb
 1646              		.syntax unified
 1647 00d2 00BF     		nop
 1648              	.LBE183:
 1649              	.LBE182:
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_SECOND);
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD_BYTE),
 1650              		.loc 1 772 9
 1651 00d4 334B     		ldr	r3, .L135
 1652 00d6 1B68     		ldr	r3, [r3]
 1653 00d8 012B     		cmp	r3, #1
 1654 00da 04D1     		bne	.L123
 1655              		.loc 1 772 9 is_stmt 0 discriminator 1
 1656 00dc 7B69     		ldr	r3, [r7, #20]
 1657 00de 03F5AA53 		add	r3, r3, #5440
 1658 00e2 1433     		adds	r3, r3, #20
 1659 00e4 02E0     		b	.L124
 1660              	.L123:
 1661              		.loc 1 772 9 discriminator 2
 1662 00e6 7B69     		ldr	r3, [r7, #20]
 1663 00e8 03F6AA23 		addw	r3, r3, #2730
 1664              	.L124:
 1665              		.loc 1 772 9 discriminator 4
 1666 00ec A022     		movs	r2, #160
 1667 00ee 1A80     		strh	r2, [r3]	@ movhi
 1668              	.LBB184:
 1669              	.LBB185:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1670              		.loc 2 946 3 is_stmt 1
 1671              		.syntax unified
 1672              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1673 00f0 BFF34F8F 		dsb 0xF
 1674              	@ 0 "" 2
 1675              		.loc 2 947 1
 1676              		.thumb
 1677              		.syntax unified
 1678 00f4 3BE0     		b	.L125
 1679              	.L118:
 1680              	.LBE185:
 1681              	.LBE184:
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_PROGRAM);
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_C
 1682              		.loc 1 777 9
 1683 00f6 2B4B     		ldr	r3, .L135
 1684 00f8 1B68     		ldr	r3, [r3]
 1685 00fa 012B     		cmp	r3, #1
 1686 00fc 03D1     		bne	.L126
 1687              		.loc 1 777 9 is_stmt 0 discriminator 1
 1688 00fe 7B69     		ldr	r3, [r7, #20]
 1689 0100 03F6AA23 		addw	r3, r3, #2730
 1690 0104 02E0     		b	.L127
 1691              	.L126:
 1692              		.loc 1 777 9 discriminator 2
 1693 0106 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccvyC9TP.s 			page 61


 1694 0108 03F25553 		addw	r3, r3, #1365
 1695              	.L127:
 1696              		.loc 1 777 9 discriminator 4
 1697 010c AA22     		movs	r2, #170
 1698 010e 1A80     		strh	r2, [r3]	@ movhi
 1699              	.LBB186:
 1700              	.LBB187:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1701              		.loc 2 946 3 is_stmt 1
 1702              		.syntax unified
 1703              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1704 0110 BFF34F8F 		dsb 0xF
 1705              	@ 0 "" 2
 1706              		.loc 2 947 1
 1707              		.thumb
 1708              		.syntax unified
 1709 0114 00BF     		nop
 1710              	.LBE187:
 1711              	.LBE186:
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_
 1712              		.loc 1 778 9
 1713 0116 234B     		ldr	r3, .L135
 1714 0118 1B68     		ldr	r3, [r3]
 1715 011a 012B     		cmp	r3, #1
 1716 011c 03D1     		bne	.L128
 1717              		.loc 1 778 9 is_stmt 0 discriminator 1
 1718 011e 7B69     		ldr	r3, [r7, #20]
 1719 0120 03F25453 		addw	r3, r3, #1364
 1720 0124 02E0     		b	.L129
 1721              	.L128:
 1722              		.loc 1 778 9 discriminator 2
 1723 0126 7B69     		ldr	r3, [r7, #20]
 1724 0128 03F2AA23 		addw	r3, r3, #682
 1725              	.L129:
 1726              		.loc 1 778 9 discriminator 4
 1727 012c 5522     		movs	r2, #85
 1728 012e 1A80     		strh	r2, [r3]	@ movhi
 1729              	.LBB188:
 1730              	.LBB189:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1731              		.loc 2 946 3 is_stmt 1
 1732              		.syntax unified
 1733              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1734 0130 BFF34F8F 		dsb 0xF
 1735              	@ 0 "" 2
 1736              		.loc 2 947 1
 1737              		.thumb
 1738              		.syntax unified
 1739 0134 00BF     		nop
 1740              	.LBE189:
 1741              	.LBE188:
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_C
 1742              		.loc 1 779 9
 1743 0136 1B4B     		ldr	r3, .L135
 1744 0138 1B68     		ldr	r3, [r3]
 1745 013a 012B     		cmp	r3, #1
 1746 013c 03D1     		bne	.L130
ARM GAS  /tmp/ccvyC9TP.s 			page 62


 1747              		.loc 1 779 9 is_stmt 0 discriminator 1
 1748 013e 7B69     		ldr	r3, [r7, #20]
 1749 0140 03F6AA23 		addw	r3, r3, #2730
 1750 0144 02E0     		b	.L131
 1751              	.L130:
 1752              		.loc 1 779 9 discriminator 2
 1753 0146 7B69     		ldr	r3, [r7, #20]
 1754 0148 03F25553 		addw	r3, r3, #1365
 1755              	.L131:
 1756              		.loc 1 779 9 discriminator 4
 1757 014c A022     		movs	r2, #160
 1758 014e 1A80     		strh	r2, [r3]	@ movhi
 1759              	.LBB190:
 1760              	.LBB191:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1761              		.loc 2 946 3 is_stmt 1
 1762              		.syntax unified
 1763              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1764 0150 BFF34F8F 		dsb 0xF
 1765              	@ 0 "" 2
 1766              		.loc 2 947 1
 1767              		.thumb
 1768              		.syntax unified
 1769 0154 0BE0     		b	.L125
 1770              	.L117:
 1771              	.LBE191:
 1772              	.LBE190:
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 1773              		.loc 1 782 18
 1774 0156 FB68     		ldr	r3, [r7, #12]
 1775 0158 DB6C     		ldr	r3, [r3, #76]
 1776              		.loc 1 782 13
 1777 015a 012B     		cmp	r3, #1
 1778 015c 05D1     		bne	.L132
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(pAddress, NOR_CMD_WORD_PROGRAM);
 1779              		.loc 1 784 7
 1780 015e BB68     		ldr	r3, [r7, #8]
 1781 0160 4022     		movs	r2, #64
 1782 0162 1A80     		strh	r2, [r3]	@ movhi
 1783              	.LBB192:
 1784              	.LBB193:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1785              		.loc 2 946 3
 1786              		.syntax unified
 1787              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1788 0164 BFF34F8F 		dsb 0xF
 1789              	@ 0 "" 2
 1790              		.loc 2 947 1
 1791              		.thumb
 1792              		.syntax unified
 1793 0168 01E0     		b	.L125
 1794              	.L132:
 1795              	.LBE193:
 1796              	.LBE192:
ARM GAS  /tmp/ccvyC9TP.s 			page 63


 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
 1797              		.loc 1 789 14
 1798 016a 0123     		movs	r3, #1
 1799 016c FB74     		strb	r3, [r7, #19]
 1800              	.L125:
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (status != HAL_ERROR)
 1801              		.loc 1 792 8
 1802 016e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 1803 0170 012B     		cmp	r3, #1
 1804 0172 06D0     		beq	.L133
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Write the data */
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(pAddress, *pData);
 1805              		.loc 1 795 7
 1806 0174 7B68     		ldr	r3, [r7, #4]
 1807 0176 1A88     		ldrh	r2, [r3]
 1808 0178 BB68     		ldr	r3, [r7, #8]
 1809 017a 1A80     		strh	r2, [r3]	@ movhi
 1810              	.LBB194:
 1811              	.LBB195:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 1812              		.loc 2 946 3
 1813              		.syntax unified
 1814              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 1815 017c BFF34F8F 		dsb 0xF
 1816              	@ 0 "" 2
 1817              		.loc 2 947 1
 1818              		.thumb
 1819              		.syntax unified
 1820 0180 00BF     		nop
 1821              	.L133:
 1822              	.LBE195:
 1823              	.LBE194:
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR controller state */
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_READY;
 1824              		.loc 1 799 17
 1825 0182 FB68     		ldr	r3, [r7, #12]
 1826 0184 0122     		movs	r2, #1
 1827 0186 83F84920 		strb	r2, [r3, #73]
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 1828              		.loc 1 802 5
 1829 018a FB68     		ldr	r3, [r7, #12]
 1830 018c 0022     		movs	r2, #0
 1831 018e 83F84820 		strb	r2, [r3, #72]
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
ARM GAS  /tmp/ccvyC9TP.s 			page 64


 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 1832              		.loc 1 809 10
 1833 0192 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 1834 0194 00E0     		b	.L110
 1835              	.L111:
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 1836              		.loc 1 806 12
 1837 0196 0123     		movs	r3, #1
 1838              	.L110:
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 1839              		.loc 1 810 1
 1840 0198 1846     		mov	r0, r3
 1841 019a 1C37     		adds	r7, r7, #28
 1842              		.cfi_def_cfa_offset 4
 1843 019c BD46     		mov	sp, r7
 1844              		.cfi_def_cfa_register 13
 1845              		@ sp needed
 1846 019e 5DF8047B 		ldr	r7, [sp], #4
 1847              		.cfi_restore 7
 1848              		.cfi_def_cfa_offset 0
 1849 01a2 7047     		bx	lr
 1850              	.L136:
 1851              		.align	2
 1852              	.L135:
 1853 01a4 00000000 		.word	uwNORMemoryDataWidth
 1854              		.cfi_endproc
 1855              	.LFE453:
 1857              		.section	.text.HAL_NOR_ReadBuffer,"ax",%progbits
 1858              		.align	1
 1859              		.global	HAL_NOR_ReadBuffer
 1860              		.syntax unified
 1861              		.thumb
 1862              		.thumb_func
 1864              	HAL_NOR_ReadBuffer:
 1865              	.LFB454:
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Reads a half-word buffer from the NOR memory.
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to the NOR handle
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  uwAddress NOR memory internal address to read from.
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pData pointer to the buffer that receives the data read from the
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *         NOR memory.
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  uwBufferSize  number of Half word to read.
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_ReadBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData,
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                      uint32_t uwBufferSize)
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 1866              		.loc 1 823 1
 1867              		.cfi_startproc
 1868              		@ args = 0, pretend = 0, frame = 40
 1869              		@ frame_needed = 1, uses_anonymous_args = 0
 1870              		@ link register save eliminated.
 1871 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccvyC9TP.s 			page 65


 1872              		.cfi_def_cfa_offset 4
 1873              		.cfi_offset 7, -4
 1874 0002 8BB0     		sub	sp, sp, #44
 1875              		.cfi_def_cfa_offset 48
 1876 0004 00AF     		add	r7, sp, #0
 1877              		.cfi_def_cfa_register 7
 1878 0006 F860     		str	r0, [r7, #12]
 1879 0008 B960     		str	r1, [r7, #8]
 1880 000a 7A60     		str	r2, [r7, #4]
 1881 000c 3B60     		str	r3, [r7]
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t size = uwBufferSize;
 1882              		.loc 1 825 12
 1883 000e 3B68     		ldr	r3, [r7]
 1884 0010 3B62     		str	r3, [r7, #32]
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t address = uwAddress;
 1885              		.loc 1 826 12
 1886 0012 BB68     		ldr	r3, [r7, #8]
 1887 0014 FB61     		str	r3, [r7, #28]
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint16_t *data = pData;
 1888              		.loc 1 827 13
 1889 0016 7B68     		ldr	r3, [r7, #4]
 1890 0018 BB61     		str	r3, [r7, #24]
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 1891              		.loc 1 829 21
 1892 001a 0023     		movs	r3, #0
 1893 001c FB75     		strb	r3, [r7, #23]
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   state = hnor->State;
 1894              		.loc 1 832 9
 1895 001e FB68     		ldr	r3, [r7, #12]
 1896 0020 93F84930 		ldrb	r3, [r3, #73]
 1897 0024 BB75     		strb	r3, [r7, #22]
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (state == HAL_NOR_STATE_BUSY)
 1898              		.loc 1 833 6
 1899 0026 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 1900 0028 022B     		cmp	r3, #2
 1901 002a 01D1     		bne	.L138
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 1902              		.loc 1 835 12
 1903 002c 0223     		movs	r3, #2
 1904 002e C8E0     		b	.L139
 1905              	.L138:
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_PROTECTED)
 1906              		.loc 1 837 11
 1907 0030 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 1908 0032 042B     		cmp	r3, #4
 1909 0034 01D1     		bne	.L140
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 1910              		.loc 1 839 12
 1911 0036 0123     		movs	r3, #1
 1912 0038 C3E0     		b	.L139
ARM GAS  /tmp/ccvyC9TP.s 			page 66


 1913              	.L140:
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_READY)
 1914              		.loc 1 841 11
 1915 003a BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 1916 003c 012B     		cmp	r3, #1
 1917 003e 40F0BF80 		bne	.L141
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 1918              		.loc 1 844 5
 1919 0042 FB68     		ldr	r3, [r7, #12]
 1920 0044 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 1921 0048 012B     		cmp	r3, #1
 1922 004a 01D1     		bne	.L142
 1923              		.loc 1 844 5 is_stmt 0 discriminator 1
 1924 004c 0223     		movs	r3, #2
 1925              		.loc 1 844 5
 1926 004e B8E0     		b	.L139
 1927              	.L142:
 1928              		.loc 1 844 5 discriminator 2
 1929 0050 FB68     		ldr	r3, [r7, #12]
 1930 0052 0122     		movs	r2, #1
 1931 0054 83F84820 		strb	r2, [r3, #72]
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 1932              		.loc 1 847 17 is_stmt 1
 1933 0058 FB68     		ldr	r3, [r7, #12]
 1934 005a 0222     		movs	r2, #2
 1935 005c 83F84920 		strb	r2, [r3, #73]
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 1936              		.loc 1 850 19
 1937 0060 FB68     		ldr	r3, [r7, #12]
 1938 0062 9B68     		ldr	r3, [r3, #8]
 1939              		.loc 1 850 8
 1940 0064 002B     		cmp	r3, #0
 1941 0066 03D1     		bne	.L143
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 1942              		.loc 1 852 21
 1943 0068 4FF0C043 		mov	r3, #1610612736
 1944 006c 7B62     		str	r3, [r7, #36]
 1945 006e 12E0     		b	.L144
 1946              	.L143:
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 1947              		.loc 1 854 24
 1948 0070 FB68     		ldr	r3, [r7, #12]
 1949 0072 9B68     		ldr	r3, [r3, #8]
 1950              		.loc 1 854 13
 1951 0074 022B     		cmp	r3, #2
 1952 0076 03D1     		bne	.L145
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
ARM GAS  /tmp/ccvyC9TP.s 			page 67


 1953              		.loc 1 856 21
 1954 0078 4FF0C843 		mov	r3, #1677721600
 1955 007c 7B62     		str	r3, [r7, #36]
 1956 007e 0AE0     		b	.L144
 1957              	.L145:
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 1958              		.loc 1 858 24
 1959 0080 FB68     		ldr	r3, [r7, #12]
 1960 0082 9B68     		ldr	r3, [r3, #8]
 1961              		.loc 1 858 13
 1962 0084 042B     		cmp	r3, #4
 1963 0086 03D1     		bne	.L146
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 1964              		.loc 1 860 21
 1965 0088 4FF0D043 		mov	r3, #1744830464
 1966 008c 7B62     		str	r3, [r7, #36]
 1967 008e 02E0     		b	.L144
 1968              	.L146:
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 1969              		.loc 1 864 21
 1970 0090 4FF0D843 		mov	r3, #1811939328
 1971 0094 7B62     		str	r3, [r7, #36]
 1972              	.L144:
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Send read data command */
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 1973              		.loc 1 868 13
 1974 0096 FB68     		ldr	r3, [r7, #12]
 1975 0098 DB6C     		ldr	r3, [r3, #76]
 1976              		.loc 1 868 8
 1977 009a 022B     		cmp	r3, #2
 1978 009c 65D1     		bne	.L147
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 1979              		.loc 1 870 32
 1980 009e 4C4B     		ldr	r3, .L167
 1981 00a0 1B68     		ldr	r3, [r3]
 1982              		.loc 1 870 10
 1983 00a2 002B     		cmp	r3, #0
 1984 00a4 31D1     		bne	.L148
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_BYTE),
 1985              		.loc 1 872 9
 1986 00a6 4A4B     		ldr	r3, .L167
 1987 00a8 1B68     		ldr	r3, [r3]
 1988 00aa 012B     		cmp	r3, #1
 1989 00ac 04D1     		bne	.L149
 1990              		.loc 1 872 9 is_stmt 0 discriminator 1
 1991 00ae 7B6A     		ldr	r3, [r7, #36]
 1992 00b0 03F5AA53 		add	r3, r3, #5440
 1993 00b4 1433     		adds	r3, r3, #20
ARM GAS  /tmp/ccvyC9TP.s 			page 68


 1994 00b6 02E0     		b	.L150
 1995              	.L149:
 1996              		.loc 1 872 9 discriminator 2
 1997 00b8 7B6A     		ldr	r3, [r7, #36]
 1998 00ba 03F6AA23 		addw	r3, r3, #2730
 1999              	.L150:
 2000              		.loc 1 872 9 discriminator 4
 2001 00be AA22     		movs	r2, #170
 2002 00c0 1A80     		strh	r2, [r3]	@ movhi
 2003              	.LBB196:
 2004              	.LBB197:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2005              		.loc 2 946 3 is_stmt 1
 2006              		.syntax unified
 2007              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2008 00c2 BFF34F8F 		dsb 0xF
 2009              	@ 0 "" 2
 2010              		.loc 2 947 1
 2011              		.thumb
 2012              		.syntax unified
 2013 00c6 00BF     		nop
 2014              	.LBE197:
 2015              	.LBE196:
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_FIRST);
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND_BYTE),
 2016              		.loc 1 874 9
 2017 00c8 414B     		ldr	r3, .L167
 2018 00ca 1B68     		ldr	r3, [r3]
 2019 00cc 012B     		cmp	r3, #1
 2020 00ce 03D1     		bne	.L151
 2021              		.loc 1 874 9 is_stmt 0 discriminator 1
 2022 00d0 7B6A     		ldr	r3, [r7, #36]
 2023 00d2 03F6AA23 		addw	r3, r3, #2730
 2024 00d6 02E0     		b	.L152
 2025              	.L151:
 2026              		.loc 1 874 9 discriminator 2
 2027 00d8 7B6A     		ldr	r3, [r7, #36]
 2028 00da 03F25553 		addw	r3, r3, #1365
 2029              	.L152:
 2030              		.loc 1 874 9 discriminator 4
 2031 00de 5522     		movs	r2, #85
 2032 00e0 1A80     		strh	r2, [r3]	@ movhi
 2033              	.LBB198:
 2034              	.LBB199:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2035              		.loc 2 946 3 is_stmt 1
 2036              		.syntax unified
 2037              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2038 00e2 BFF34F8F 		dsb 0xF
 2039              	@ 0 "" 2
 2040              		.loc 2 947 1
 2041              		.thumb
 2042              		.syntax unified
 2043 00e6 00BF     		nop
 2044              	.LBE199:
 2045              	.LBE198:
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_SECOND);
ARM GAS  /tmp/ccvyC9TP.s 			page 69


 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD_BYTE),
 2046              		.loc 1 876 9
 2047 00e8 394B     		ldr	r3, .L167
 2048 00ea 1B68     		ldr	r3, [r3]
 2049 00ec 012B     		cmp	r3, #1
 2050 00ee 04D1     		bne	.L153
 2051              		.loc 1 876 9 is_stmt 0 discriminator 1
 2052 00f0 7B6A     		ldr	r3, [r7, #36]
 2053 00f2 03F5AA53 		add	r3, r3, #5440
 2054 00f6 1433     		adds	r3, r3, #20
 2055 00f8 02E0     		b	.L154
 2056              	.L153:
 2057              		.loc 1 876 9 discriminator 2
 2058 00fa 7B6A     		ldr	r3, [r7, #36]
 2059 00fc 03F6AA23 		addw	r3, r3, #2730
 2060              	.L154:
 2061              		.loc 1 876 9 discriminator 4
 2062 0100 F022     		movs	r2, #240
 2063 0102 1A80     		strh	r2, [r3]	@ movhi
 2064              	.LBB200:
 2065              	.LBB201:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2066              		.loc 2 946 3 is_stmt 1
 2067              		.syntax unified
 2068              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2069 0104 BFF34F8F 		dsb 0xF
 2070              	@ 0 "" 2
 2071              		.loc 2 947 1
 2072              		.thumb
 2073              		.syntax unified
 2074 0108 3BE0     		b	.L155
 2075              	.L148:
 2076              	.LBE201:
 2077              	.LBE200:
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_READ_RESET);
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_C
 2078              		.loc 1 881 9
 2079 010a 314B     		ldr	r3, .L167
 2080 010c 1B68     		ldr	r3, [r3]
 2081 010e 012B     		cmp	r3, #1
 2082 0110 03D1     		bne	.L156
 2083              		.loc 1 881 9 is_stmt 0 discriminator 1
 2084 0112 7B6A     		ldr	r3, [r7, #36]
 2085 0114 03F6AA23 		addw	r3, r3, #2730
 2086 0118 02E0     		b	.L157
 2087              	.L156:
 2088              		.loc 1 881 9 discriminator 2
 2089 011a 7B6A     		ldr	r3, [r7, #36]
 2090 011c 03F25553 		addw	r3, r3, #1365
 2091              	.L157:
 2092              		.loc 1 881 9 discriminator 4
 2093 0120 AA22     		movs	r2, #170
 2094 0122 1A80     		strh	r2, [r3]	@ movhi
 2095              	.LBB202:
ARM GAS  /tmp/ccvyC9TP.s 			page 70


 2096              	.LBB203:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2097              		.loc 2 946 3 is_stmt 1
 2098              		.syntax unified
 2099              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2100 0124 BFF34F8F 		dsb 0xF
 2101              	@ 0 "" 2
 2102              		.loc 2 947 1
 2103              		.thumb
 2104              		.syntax unified
 2105 0128 00BF     		nop
 2106              	.LBE203:
 2107              	.LBE202:
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_
 2108              		.loc 1 882 9
 2109 012a 294B     		ldr	r3, .L167
 2110 012c 1B68     		ldr	r3, [r3]
 2111 012e 012B     		cmp	r3, #1
 2112 0130 03D1     		bne	.L158
 2113              		.loc 1 882 9 is_stmt 0 discriminator 1
 2114 0132 7B6A     		ldr	r3, [r7, #36]
 2115 0134 03F25453 		addw	r3, r3, #1364
 2116 0138 02E0     		b	.L159
 2117              	.L158:
 2118              		.loc 1 882 9 discriminator 2
 2119 013a 7B6A     		ldr	r3, [r7, #36]
 2120 013c 03F2AA23 		addw	r3, r3, #682
 2121              	.L159:
 2122              		.loc 1 882 9 discriminator 4
 2123 0140 5522     		movs	r2, #85
 2124 0142 1A80     		strh	r2, [r3]	@ movhi
 2125              	.LBB204:
 2126              	.LBB205:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2127              		.loc 2 946 3 is_stmt 1
 2128              		.syntax unified
 2129              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2130 0144 BFF34F8F 		dsb 0xF
 2131              	@ 0 "" 2
 2132              		.loc 2 947 1
 2133              		.thumb
 2134              		.syntax unified
 2135 0148 00BF     		nop
 2136              	.LBE205:
 2137              	.LBE204:
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD),
 2138              		.loc 1 883 9
 2139 014a 214B     		ldr	r3, .L167
 2140 014c 1B68     		ldr	r3, [r3]
 2141 014e 012B     		cmp	r3, #1
 2142 0150 03D1     		bne	.L160
 2143              		.loc 1 883 9 is_stmt 0 discriminator 1
 2144 0152 7B6A     		ldr	r3, [r7, #36]
 2145 0154 03F6AA23 		addw	r3, r3, #2730
 2146 0158 02E0     		b	.L161
 2147              	.L160:
 2148              		.loc 1 883 9 discriminator 2
ARM GAS  /tmp/ccvyC9TP.s 			page 71


 2149 015a 7B6A     		ldr	r3, [r7, #36]
 2150 015c 03F25553 		addw	r3, r3, #1365
 2151              	.L161:
 2152              		.loc 1 883 9 discriminator 4
 2153 0160 F022     		movs	r2, #240
 2154 0162 1A80     		strh	r2, [r3]	@ movhi
 2155              	.LBB206:
 2156              	.LBB207:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2157              		.loc 2 946 3 is_stmt 1
 2158              		.syntax unified
 2159              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2160 0164 BFF34F8F 		dsb 0xF
 2161              	@ 0 "" 2
 2162              		.loc 2 947 1
 2163              		.thumb
 2164              		.syntax unified
 2165 0168 0BE0     		b	.L155
 2166              	.L147:
 2167              	.LBE207:
 2168              	.LBE206:
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_READ_RESET);
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 2169              		.loc 1 887 18
 2170 016a FB68     		ldr	r3, [r7, #12]
 2171 016c DB6C     		ldr	r3, [r3, #76]
 2172              		.loc 1 887 13
 2173 016e 012B     		cmp	r3, #1
 2174 0170 05D1     		bne	.L162
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(deviceaddress, NOR_CMD_READ_ARRAY);
 2175              		.loc 1 889 7
 2176 0172 7B6A     		ldr	r3, [r7, #36]
 2177 0174 FF22     		movs	r2, #255
 2178 0176 1A80     		strh	r2, [r3]	@ movhi
 2179              	.LBB208:
 2180              	.LBB209:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2181              		.loc 2 946 3
 2182              		.syntax unified
 2183              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2184 0178 BFF34F8F 		dsb 0xF
 2185              	@ 0 "" 2
 2186              		.loc 2 947 1
 2187              		.thumb
 2188              		.syntax unified
 2189 017c 01E0     		b	.L155
 2190              	.L162:
 2191              	.LBE209:
 2192              	.LBE208:
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
ARM GAS  /tmp/ccvyC9TP.s 			page 72


 2193              		.loc 1 894 14
 2194 017e 0123     		movs	r3, #1
 2195 0180 FB75     		strb	r3, [r7, #23]
 2196              	.L155:
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (status != HAL_ERROR)
 2197              		.loc 1 897 8
 2198 0182 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2199 0184 012B     		cmp	r3, #1
 2200 0186 11D0     		beq	.L163
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Read buffer */
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       while (size > 0U)
 2201              		.loc 1 900 13
 2202 0188 0DE0     		b	.L164
 2203              	.L165:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         *data = *(__IO uint16_t *)address;
 2204              		.loc 1 902 18
 2205 018a FB69     		ldr	r3, [r7, #28]
 2206              		.loc 1 902 17
 2207 018c 1B88     		ldrh	r3, [r3]	@ movhi
 2208 018e 9AB2     		uxth	r2, r3
 2209              		.loc 1 902 15
 2210 0190 BB69     		ldr	r3, [r7, #24]
 2211 0192 1A80     		strh	r2, [r3]	@ movhi
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         data++;
 2212              		.loc 1 903 13
 2213 0194 BB69     		ldr	r3, [r7, #24]
 2214 0196 0233     		adds	r3, r3, #2
 2215 0198 BB61     		str	r3, [r7, #24]
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         address += 2U;
 2216              		.loc 1 904 17
 2217 019a FB69     		ldr	r3, [r7, #28]
 2218 019c 0233     		adds	r3, r3, #2
 2219 019e FB61     		str	r3, [r7, #28]
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         size--;
 2220              		.loc 1 905 13
 2221 01a0 3B6A     		ldr	r3, [r7, #32]
 2222 01a2 013B     		subs	r3, r3, #1
 2223 01a4 3B62     		str	r3, [r7, #32]
 2224              	.L164:
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 2225              		.loc 1 900 19
 2226 01a6 3B6A     		ldr	r3, [r7, #32]
 2227 01a8 002B     		cmp	r3, #0
 2228 01aa EED1     		bne	.L165
 2229              	.L163:
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR controller state */
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = state;
 2230              		.loc 1 910 17
 2231 01ac FB68     		ldr	r3, [r7, #12]
 2232 01ae BA7D     		ldrb	r2, [r7, #22]
ARM GAS  /tmp/ccvyC9TP.s 			page 73


 2233 01b0 83F84920 		strb	r2, [r3, #73]
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 2234              		.loc 1 913 5
 2235 01b4 FB68     		ldr	r3, [r7, #12]
 2236 01b6 0022     		movs	r2, #0
 2237 01b8 83F84820 		strb	r2, [r3, #72]
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 2238              		.loc 1 920 10
 2239 01bc FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2240 01be 00E0     		b	.L139
 2241              	.L141:
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 2242              		.loc 1 917 12
 2243 01c0 0123     		movs	r3, #1
 2244              	.L139:
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 2245              		.loc 1 921 1
 2246 01c2 1846     		mov	r0, r3
 2247 01c4 2C37     		adds	r7, r7, #44
 2248              		.cfi_def_cfa_offset 4
 2249 01c6 BD46     		mov	sp, r7
 2250              		.cfi_def_cfa_register 13
 2251              		@ sp needed
 2252 01c8 5DF8047B 		ldr	r7, [sp], #4
 2253              		.cfi_restore 7
 2254              		.cfi_def_cfa_offset 0
 2255 01cc 7047     		bx	lr
 2256              	.L168:
 2257 01ce 00BF     		.align	2
 2258              	.L167:
 2259 01d0 00000000 		.word	uwNORMemoryDataWidth
 2260              		.cfi_endproc
 2261              	.LFE454:
 2263              		.section	.text.HAL_NOR_ProgramBuffer,"ax",%progbits
 2264              		.align	1
 2265              		.global	HAL_NOR_ProgramBuffer
 2266              		.syntax unified
 2267              		.thumb
 2268              		.thumb_func
 2270              	HAL_NOR_ProgramBuffer:
 2271              	.LFB455:
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Writes a half-word buffer to the NOR memory. This function must be used
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****             only with S29GL128P NOR memory.
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to the NOR handle
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  uwAddress NOR memory internal start write address
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pData pointer to source data buffer.
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  uwBufferSize Size of the buffer to write
ARM GAS  /tmp/ccvyC9TP.s 			page 74


 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_ProgramBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pDat
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                         uint32_t uwBufferSize)
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 2272              		.loc 1 934 1
 2273              		.cfi_startproc
 2274              		@ args = 0, pretend = 0, frame = 40
 2275              		@ frame_needed = 1, uses_anonymous_args = 0
 2276              		@ link register save eliminated.
 2277 0000 80B4     		push	{r7}
 2278              		.cfi_def_cfa_offset 4
 2279              		.cfi_offset 7, -4
 2280 0002 8BB0     		sub	sp, sp, #44
 2281              		.cfi_def_cfa_offset 48
 2282 0004 00AF     		add	r7, sp, #0
 2283              		.cfi_def_cfa_register 7
 2284 0006 F860     		str	r0, [r7, #12]
 2285 0008 B960     		str	r1, [r7, #8]
 2286 000a 7A60     		str	r2, [r7, #4]
 2287 000c 3B60     		str	r3, [r7]
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint16_t *p_currentaddress;
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   const uint16_t *p_endaddress;
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint16_t *data = pData;
 2288              		.loc 1 937 13
 2289 000e 7B68     		ldr	r3, [r7, #4]
 2290 0010 3B62     		str	r3, [r7, #32]
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 2291              		.loc 1 939 21
 2292 0012 0023     		movs	r3, #0
 2293 0014 FB76     		strb	r3, [r7, #27]
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->State == HAL_NOR_STATE_BUSY)
 2294              		.loc 1 942 11
 2295 0016 FB68     		ldr	r3, [r7, #12]
 2296 0018 93F84930 		ldrb	r3, [r3, #73]
 2297 001c DBB2     		uxtb	r3, r3
 2298              		.loc 1 942 6
 2299 001e 022B     		cmp	r3, #2
 2300 0020 01D1     		bne	.L170
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 2301              		.loc 1 944 12
 2302 0022 0223     		movs	r3, #2
 2303 0024 E5E0     		b	.L171
 2304              	.L170:
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (hnor->State == HAL_NOR_STATE_READY)
 2305              		.loc 1 946 16
 2306 0026 FB68     		ldr	r3, [r7, #12]
 2307 0028 93F84930 		ldrb	r3, [r3, #73]
 2308 002c DBB2     		uxtb	r3, r3
 2309              		.loc 1 946 11
 2310 002e 012B     		cmp	r3, #1
 2311 0030 40F0DE80 		bne	.L172
ARM GAS  /tmp/ccvyC9TP.s 			page 75


 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 2312              		.loc 1 949 5
 2313 0034 FB68     		ldr	r3, [r7, #12]
 2314 0036 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 2315 003a 012B     		cmp	r3, #1
 2316 003c 01D1     		bne	.L173
 2317              		.loc 1 949 5 is_stmt 0 discriminator 1
 2318 003e 0223     		movs	r3, #2
 2319              		.loc 1 949 5
 2320 0040 D7E0     		b	.L171
 2321              	.L173:
 2322              		.loc 1 949 5 discriminator 2
 2323 0042 FB68     		ldr	r3, [r7, #12]
 2324 0044 0122     		movs	r2, #1
 2325 0046 83F84820 		strb	r2, [r3, #72]
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 2326              		.loc 1 952 17 is_stmt 1
 2327 004a FB68     		ldr	r3, [r7, #12]
 2328 004c 0222     		movs	r2, #2
 2329 004e 83F84920 		strb	r2, [r3, #73]
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 2330              		.loc 1 955 19
 2331 0052 FB68     		ldr	r3, [r7, #12]
 2332 0054 9B68     		ldr	r3, [r3, #8]
 2333              		.loc 1 955 8
 2334 0056 002B     		cmp	r3, #0
 2335 0058 03D1     		bne	.L174
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 2336              		.loc 1 957 21
 2337 005a 4FF0C043 		mov	r3, #1610612736
 2338 005e FB61     		str	r3, [r7, #28]
 2339 0060 12E0     		b	.L175
 2340              	.L174:
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 2341              		.loc 1 959 24
 2342 0062 FB68     		ldr	r3, [r7, #12]
 2343 0064 9B68     		ldr	r3, [r3, #8]
 2344              		.loc 1 959 13
 2345 0066 022B     		cmp	r3, #2
 2346 0068 03D1     		bne	.L176
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 2347              		.loc 1 961 21
 2348 006a 4FF0C843 		mov	r3, #1677721600
 2349 006e FB61     		str	r3, [r7, #28]
 2350 0070 0AE0     		b	.L175
 2351              	.L176:
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
ARM GAS  /tmp/ccvyC9TP.s 			page 76


 2352              		.loc 1 963 24
 2353 0072 FB68     		ldr	r3, [r7, #12]
 2354 0074 9B68     		ldr	r3, [r3, #8]
 2355              		.loc 1 963 13
 2356 0076 042B     		cmp	r3, #4
 2357 0078 03D1     		bne	.L177
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 2358              		.loc 1 965 21
 2359 007a 4FF0D043 		mov	r3, #1744830464
 2360 007e FB61     		str	r3, [r7, #28]
 2361 0080 02E0     		b	.L175
 2362              	.L177:
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 2363              		.loc 1 969 21
 2364 0082 4FF0D843 		mov	r3, #1811939328
 2365 0086 FB61     		str	r3, [r7, #28]
 2366              	.L175:
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Initialize variables */
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     p_currentaddress  = (uint16_t *)(deviceaddress + uwAddress);
 2367              		.loc 1 973 52
 2368 0088 FA69     		ldr	r2, [r7, #28]
 2369 008a BB68     		ldr	r3, [r7, #8]
 2370 008c 1344     		add	r3, r3, r2
 2371              		.loc 1 973 23
 2372 008e 7B62     		str	r3, [r7, #36]
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     p_endaddress      = (uint16_t *)(deviceaddress + uwAddress + (2U * (uwBufferSize - 1U)));
 2373              		.loc 1 974 52
 2374 0090 FA69     		ldr	r2, [r7, #28]
 2375 0092 BB68     		ldr	r3, [r7, #8]
 2376 0094 1A44     		add	r2, r2, r3
 2377              		.loc 1 974 86
 2378 0096 3B68     		ldr	r3, [r7]
 2379 0098 013B     		subs	r3, r3, #1
 2380              		.loc 1 974 70
 2381 009a 5B00     		lsls	r3, r3, #1
 2382              		.loc 1 974 64
 2383 009c 1344     		add	r3, r3, r2
 2384              		.loc 1 974 23
 2385 009e 7B61     		str	r3, [r7, #20]
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 2386              		.loc 1 976 13
 2387 00a0 FB68     		ldr	r3, [r7, #12]
 2388 00a2 DB6C     		ldr	r3, [r3, #76]
 2389              		.loc 1 976 8
 2390 00a4 022B     		cmp	r3, #2
 2391 00a6 57D1     		bne	.L178
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 2392              		.loc 1 978 32
 2393 00a8 554B     		ldr	r3, .L196
ARM GAS  /tmp/ccvyC9TP.s 			page 77


 2394 00aa 1B68     		ldr	r3, [r3]
 2395              		.loc 1 978 10
 2396 00ac 002B     		cmp	r3, #0
 2397 00ae 20D1     		bne	.L179
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         /* Issue unlock command sequence */
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_BYTE),
 2398              		.loc 1 981 9
 2399 00b0 534B     		ldr	r3, .L196
 2400 00b2 1B68     		ldr	r3, [r3]
 2401 00b4 012B     		cmp	r3, #1
 2402 00b6 04D1     		bne	.L180
 2403              		.loc 1 981 9 is_stmt 0 discriminator 1
 2404 00b8 FB69     		ldr	r3, [r7, #28]
 2405 00ba 03F5AA53 		add	r3, r3, #5440
 2406 00be 1433     		adds	r3, r3, #20
 2407 00c0 02E0     		b	.L181
 2408              	.L180:
 2409              		.loc 1 981 9 discriminator 2
 2410 00c2 FB69     		ldr	r3, [r7, #28]
 2411 00c4 03F6AA23 		addw	r3, r3, #2730
 2412              	.L181:
 2413              		.loc 1 981 9 discriminator 4
 2414 00c8 AA22     		movs	r2, #170
 2415 00ca 1A80     		strh	r2, [r3]	@ movhi
 2416              	.LBB210:
 2417              	.LBB211:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2418              		.loc 2 946 3 is_stmt 1
 2419              		.syntax unified
 2420              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2421 00cc BFF34F8F 		dsb 0xF
 2422              	@ 0 "" 2
 2423              		.loc 2 947 1
 2424              		.thumb
 2425              		.syntax unified
 2426 00d0 00BF     		nop
 2427              	.LBE211:
 2428              	.LBE210:
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_FIRST);
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND_BYTE),
 2429              		.loc 1 983 9
 2430 00d2 4B4B     		ldr	r3, .L196
 2431 00d4 1B68     		ldr	r3, [r3]
 2432 00d6 012B     		cmp	r3, #1
 2433 00d8 03D1     		bne	.L182
 2434              		.loc 1 983 9 is_stmt 0 discriminator 1
 2435 00da FB69     		ldr	r3, [r7, #28]
 2436 00dc 03F6AA23 		addw	r3, r3, #2730
 2437 00e0 02E0     		b	.L183
 2438              	.L182:
 2439              		.loc 1 983 9 discriminator 2
 2440 00e2 FB69     		ldr	r3, [r7, #28]
 2441 00e4 03F25553 		addw	r3, r3, #1365
 2442              	.L183:
 2443              		.loc 1 983 9 discriminator 4
 2444 00e8 5522     		movs	r2, #85
ARM GAS  /tmp/ccvyC9TP.s 			page 78


 2445 00ea 1A80     		strh	r2, [r3]	@ movhi
 2446              	.LBB212:
 2447              	.LBB213:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2448              		.loc 2 946 3 is_stmt 1
 2449              		.syntax unified
 2450              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2451 00ec BFF34F8F 		dsb 0xF
 2452              	@ 0 "" 2
 2453              		.loc 2 947 1
 2454              		.thumb
 2455              		.syntax unified
 2456 00f0 1FE0     		b	.L184
 2457              	.L179:
 2458              	.LBE213:
 2459              	.LBE212:
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_SECOND);
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         /* Issue unlock command sequence */
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_C
 2460              		.loc 1 989 9
 2461 00f2 434B     		ldr	r3, .L196
 2462 00f4 1B68     		ldr	r3, [r3]
 2463 00f6 012B     		cmp	r3, #1
 2464 00f8 03D1     		bne	.L185
 2465              		.loc 1 989 9 is_stmt 0 discriminator 1
 2466 00fa FB69     		ldr	r3, [r7, #28]
 2467 00fc 03F6AA23 		addw	r3, r3, #2730
 2468 0100 02E0     		b	.L186
 2469              	.L185:
 2470              		.loc 1 989 9 discriminator 2
 2471 0102 FB69     		ldr	r3, [r7, #28]
 2472 0104 03F25553 		addw	r3, r3, #1365
 2473              	.L186:
 2474              		.loc 1 989 9 discriminator 4
 2475 0108 AA22     		movs	r2, #170
 2476 010a 1A80     		strh	r2, [r3]	@ movhi
 2477              	.LBB214:
 2478              	.LBB215:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2479              		.loc 2 946 3 is_stmt 1
 2480              		.syntax unified
 2481              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2482 010c BFF34F8F 		dsb 0xF
 2483              	@ 0 "" 2
 2484              		.loc 2 947 1
 2485              		.thumb
 2486              		.syntax unified
 2487 0110 00BF     		nop
 2488              	.LBE215:
 2489              	.LBE214:
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_
 2490              		.loc 1 990 9
 2491 0112 3B4B     		ldr	r3, .L196
 2492 0114 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccvyC9TP.s 			page 79


 2493 0116 012B     		cmp	r3, #1
 2494 0118 03D1     		bne	.L187
 2495              		.loc 1 990 9 is_stmt 0 discriminator 1
 2496 011a FB69     		ldr	r3, [r7, #28]
 2497 011c 03F25453 		addw	r3, r3, #1364
 2498 0120 02E0     		b	.L188
 2499              	.L187:
 2500              		.loc 1 990 9 discriminator 2
 2501 0122 FB69     		ldr	r3, [r7, #28]
 2502 0124 03F2AA23 		addw	r3, r3, #682
 2503              	.L188:
 2504              		.loc 1 990 9 discriminator 4
 2505 0128 5522     		movs	r2, #85
 2506 012a 1A80     		strh	r2, [r3]	@ movhi
 2507              	.LBB216:
 2508              	.LBB217:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2509              		.loc 2 946 3 is_stmt 1
 2510              		.syntax unified
 2511              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2512 012c BFF34F8F 		dsb 0xF
 2513              	@ 0 "" 2
 2514              		.loc 2 947 1
 2515              		.thumb
 2516              		.syntax unified
 2517 0130 00BF     		nop
 2518              	.L184:
 2519              	.LBE217:
 2520              	.LBE216:
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Write Buffer Load Command */
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((deviceaddress + uwAddress), NOR_CMD_DATA_BUFFER_AND_PROG);
 2521              		.loc 1 993 7
 2522 0132 FA69     		ldr	r2, [r7, #28]
 2523 0134 BB68     		ldr	r3, [r7, #8]
 2524 0136 1344     		add	r3, r3, r2
 2525 0138 2522     		movs	r2, #37
 2526 013a 1A80     		strh	r2, [r3]	@ movhi
 2527              	.LBB218:
 2528              	.LBB219:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2529              		.loc 2 946 3
 2530              		.syntax unified
 2531              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2532 013c BFF34F8F 		dsb 0xF
 2533              	@ 0 "" 2
 2534              		.loc 2 947 1
 2535              		.thumb
 2536              		.syntax unified
 2537 0140 00BF     		nop
 2538              	.LBE219:
 2539              	.LBE218:
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((deviceaddress + uwAddress), (uint16_t)(uwBufferSize - 1U));
 2540              		.loc 1 994 7
 2541 0142 3B68     		ldr	r3, [r7]
 2542 0144 9BB2     		uxth	r3, r3
 2543 0146 F969     		ldr	r1, [r7, #28]
ARM GAS  /tmp/ccvyC9TP.s 			page 80


 2544 0148 BA68     		ldr	r2, [r7, #8]
 2545 014a 0A44     		add	r2, r2, r1
 2546 014c 013B     		subs	r3, r3, #1
 2547 014e 9BB2     		uxth	r3, r3
 2548 0150 1380     		strh	r3, [r2]	@ movhi
 2549              	.LBB220:
 2550              	.LBB221:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2551              		.loc 2 946 3
 2552              		.syntax unified
 2553              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2554 0152 BFF34F8F 		dsb 0xF
 2555              	@ 0 "" 2
 2556              		.loc 2 947 1
 2557              		.thumb
 2558              		.syntax unified
 2559 0156 18E0     		b	.L189
 2560              	.L178:
 2561              	.LBE221:
 2562              	.LBE220:
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 2563              		.loc 1 996 18
 2564 0158 FB68     		ldr	r3, [r7, #12]
 2565 015a DB6C     		ldr	r3, [r3, #76]
 2566              		.loc 1 996 13
 2567 015c 012B     		cmp	r3, #1
 2568 015e 12D1     		bne	.L190
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Write Buffer Load Command */
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((deviceaddress + uwAddress), NOR_CMD_BUFFERED_PROGRAM);
 2569              		.loc 1 999 7
 2570 0160 FA69     		ldr	r2, [r7, #28]
 2571 0162 BB68     		ldr	r3, [r7, #8]
 2572 0164 1344     		add	r3, r3, r2
 2573 0166 E822     		movs	r2, #232
 2574 0168 1A80     		strh	r2, [r3]	@ movhi
 2575              	.LBB222:
 2576              	.LBB223:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2577              		.loc 2 946 3
 2578              		.syntax unified
 2579              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2580 016a BFF34F8F 		dsb 0xF
 2581              	@ 0 "" 2
 2582              		.loc 2 947 1
 2583              		.thumb
 2584              		.syntax unified
 2585 016e 00BF     		nop
 2586              	.LBE223:
 2587              	.LBE222:
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((deviceaddress + uwAddress), (uint16_t)(uwBufferSize - 1U));
 2588              		.loc 1 1000 7
 2589 0170 3B68     		ldr	r3, [r7]
 2590 0172 9BB2     		uxth	r3, r3
 2591 0174 F969     		ldr	r1, [r7, #28]
 2592 0176 BA68     		ldr	r2, [r7, #8]
ARM GAS  /tmp/ccvyC9TP.s 			page 81


 2593 0178 0A44     		add	r2, r2, r1
 2594 017a 013B     		subs	r3, r3, #1
 2595 017c 9BB2     		uxth	r3, r3
 2596 017e 1380     		strh	r3, [r2]	@ movhi
 2597              	.LBB224:
 2598              	.LBB225:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2599              		.loc 2 946 3
 2600              		.syntax unified
 2601              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2602 0180 BFF34F8F 		dsb 0xF
 2603              	@ 0 "" 2
 2604              		.loc 2 947 1
 2605              		.thumb
 2606              		.syntax unified
 2607 0184 01E0     		b	.L189
 2608              	.L190:
 2609              	.LBE225:
 2610              	.LBE224:
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
 2611              		.loc 1 1005 14
 2612 0186 0123     		movs	r3, #1
 2613 0188 FB76     		strb	r3, [r7, #27]
 2614              	.L189:
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (status != HAL_ERROR)
 2615              		.loc 1 1008 8
 2616 018a FB7E     		ldrb	r3, [r7, #27]	@ zero_extendqisi2
 2617 018c 012B     		cmp	r3, #1
 2618 018e 25D0     		beq	.L191
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Load Data into NOR Buffer */
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       while (p_currentaddress <= p_endaddress)
 2619              		.loc 1 1011 13
 2620 0190 0CE0     		b	.L192
 2621              	.L193:
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(p_currentaddress, *data);
 2622              		.loc 1 1013 9
 2623 0192 3B6A     		ldr	r3, [r7, #32]
 2624 0194 1A88     		ldrh	r2, [r3]
 2625 0196 7B6A     		ldr	r3, [r7, #36]
 2626 0198 1A80     		strh	r2, [r3]	@ movhi
 2627              	.LBB226:
 2628              	.LBB227:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2629              		.loc 2 946 3
 2630              		.syntax unified
 2631              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2632 019a BFF34F8F 		dsb 0xF
 2633              	@ 0 "" 2
 2634              		.loc 2 947 1
ARM GAS  /tmp/ccvyC9TP.s 			page 82


 2635              		.thumb
 2636              		.syntax unified
 2637 019e 00BF     		nop
 2638              	.LBE227:
 2639              	.LBE226:
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         data++;
 2640              		.loc 1 1015 13
 2641 01a0 3B6A     		ldr	r3, [r7, #32]
 2642 01a2 0233     		adds	r3, r3, #2
 2643 01a4 3B62     		str	r3, [r7, #32]
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         p_currentaddress ++;
 2644              		.loc 1 1016 26
 2645 01a6 7B6A     		ldr	r3, [r7, #36]
 2646 01a8 0233     		adds	r3, r3, #2
 2647 01aa 7B62     		str	r3, [r7, #36]
 2648              	.L192:
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
 2649              		.loc 1 1011 31
 2650 01ac 7A6A     		ldr	r2, [r7, #36]
 2651 01ae 7B69     		ldr	r3, [r7, #20]
 2652 01b0 9A42     		cmp	r2, r3
 2653 01b2 EED9     		bls	.L193
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 2654              		.loc 1 1019 15
 2655 01b4 FB68     		ldr	r3, [r7, #12]
 2656 01b6 DB6C     		ldr	r3, [r3, #76]
 2657              		.loc 1 1019 10
 2658 01b8 022B     		cmp	r3, #2
 2659 01ba 07D1     		bne	.L194
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE((deviceaddress + uwAddress), NOR_CMD_DATA_BUFFER_AND_PROG_CONFIRM);
 2660              		.loc 1 1021 9
 2661 01bc FA69     		ldr	r2, [r7, #28]
 2662 01be BB68     		ldr	r3, [r7, #8]
 2663 01c0 1344     		add	r3, r3, r2
 2664 01c2 2922     		movs	r2, #41
 2665 01c4 1A80     		strh	r2, [r3]	@ movhi
 2666              	.LBB228:
 2667              	.LBB229:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2668              		.loc 2 946 3
 2669              		.syntax unified
 2670              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2671 01c6 BFF34F8F 		dsb 0xF
 2672              	@ 0 "" 2
 2673              		.loc 2 947 1
 2674              		.thumb
 2675              		.syntax unified
 2676 01ca 07E0     		b	.L191
 2677              	.L194:
 2678              	.LBE229:
 2679              	.LBE228:
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else /* => hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET */
ARM GAS  /tmp/ccvyC9TP.s 			page 83


1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE((deviceaddress + uwAddress), NOR_CMD_CONFIRM);
 2680              		.loc 1 1025 9
 2681 01cc FA69     		ldr	r2, [r7, #28]
 2682 01ce BB68     		ldr	r3, [r7, #8]
 2683 01d0 1344     		add	r3, r3, r2
 2684 01d2 D022     		movs	r2, #208
 2685 01d4 1A80     		strh	r2, [r3]	@ movhi
 2686              	.LBB230:
 2687              	.LBB231:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2688              		.loc 2 946 3
 2689              		.syntax unified
 2690              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2691 01d6 BFF34F8F 		dsb 0xF
 2692              	@ 0 "" 2
 2693              		.loc 2 947 1
 2694              		.thumb
 2695              		.syntax unified
 2696 01da 00BF     		nop
 2697              	.L191:
 2698              	.LBE231:
 2699              	.LBE230:
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR controller state */
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_READY;
 2700              		.loc 1 1030 17
 2701 01dc FB68     		ldr	r3, [r7, #12]
 2702 01de 0122     		movs	r2, #1
 2703 01e0 83F84920 		strb	r2, [r3, #73]
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 2704              		.loc 1 1033 5
 2705 01e4 FB68     		ldr	r3, [r7, #12]
 2706 01e6 0022     		movs	r2, #0
 2707 01e8 83F84820 		strb	r2, [r3, #72]
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 2708              		.loc 1 1040 10
 2709 01ec FB7E     		ldrb	r3, [r7, #27]	@ zero_extendqisi2
 2710 01ee 00E0     		b	.L171
 2711              	.L172:
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 2712              		.loc 1 1037 12
 2713 01f0 0123     		movs	r3, #1
 2714              	.L171:
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 2715              		.loc 1 1042 1
ARM GAS  /tmp/ccvyC9TP.s 			page 84


 2716 01f2 1846     		mov	r0, r3
 2717 01f4 2C37     		adds	r7, r7, #44
 2718              		.cfi_def_cfa_offset 4
 2719 01f6 BD46     		mov	sp, r7
 2720              		.cfi_def_cfa_register 13
 2721              		@ sp needed
 2722 01f8 5DF8047B 		ldr	r7, [sp], #4
 2723              		.cfi_restore 7
 2724              		.cfi_def_cfa_offset 0
 2725 01fc 7047     		bx	lr
 2726              	.L197:
 2727 01fe 00BF     		.align	2
 2728              	.L196:
 2729 0200 00000000 		.word	uwNORMemoryDataWidth
 2730              		.cfi_endproc
 2731              	.LFE455:
 2733              		.section	.text.HAL_NOR_Erase_Block,"ax",%progbits
 2734              		.align	1
 2735              		.global	HAL_NOR_Erase_Block
 2736              		.syntax unified
 2737              		.thumb
 2738              		.thumb_func
 2740              	HAL_NOR_Erase_Block:
 2741              	.LFB456:
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Erase the specified block of the NOR memory
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  BlockAddress  Block to erase address
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  Address Device address
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Addr
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 2742              		.loc 1 1053 1
 2743              		.cfi_startproc
 2744              		@ args = 0, pretend = 0, frame = 24
 2745              		@ frame_needed = 1, uses_anonymous_args = 0
 2746              		@ link register save eliminated.
 2747 0000 80B4     		push	{r7}
 2748              		.cfi_def_cfa_offset 4
 2749              		.cfi_offset 7, -4
 2750 0002 87B0     		sub	sp, sp, #28
 2751              		.cfi_def_cfa_offset 32
 2752 0004 00AF     		add	r7, sp, #0
 2753              		.cfi_def_cfa_register 7
 2754 0006 F860     		str	r0, [r7, #12]
 2755 0008 B960     		str	r1, [r7, #8]
 2756 000a 7A60     		str	r2, [r7, #4]
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 2757              		.loc 1 1055 21
 2758 000c 0023     		movs	r3, #0
 2759 000e FB74     		strb	r3, [r7, #19]
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
ARM GAS  /tmp/ccvyC9TP.s 			page 85


1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->State == HAL_NOR_STATE_BUSY)
 2760              		.loc 1 1058 11
 2761 0010 FB68     		ldr	r3, [r7, #12]
 2762 0012 93F84930 		ldrb	r3, [r3, #73]
 2763 0016 DBB2     		uxtb	r3, r3
 2764              		.loc 1 1058 6
 2765 0018 022B     		cmp	r3, #2
 2766 001a 01D1     		bne	.L199
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 2767              		.loc 1 1060 12
 2768 001c 0223     		movs	r3, #2
 2769 001e F4E0     		b	.L200
 2770              	.L199:
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (hnor->State == HAL_NOR_STATE_READY)
 2771              		.loc 1 1062 16
 2772 0020 FB68     		ldr	r3, [r7, #12]
 2773 0022 93F84930 		ldrb	r3, [r3, #73]
 2774 0026 DBB2     		uxtb	r3, r3
 2775              		.loc 1 1062 11
 2776 0028 012B     		cmp	r3, #1
 2777 002a 40F0ED80 		bne	.L201
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 2778              		.loc 1 1065 5
 2779 002e FB68     		ldr	r3, [r7, #12]
 2780 0030 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 2781 0034 012B     		cmp	r3, #1
 2782 0036 01D1     		bne	.L202
 2783              		.loc 1 1065 5 is_stmt 0 discriminator 1
 2784 0038 0223     		movs	r3, #2
 2785              		.loc 1 1065 5
 2786 003a E6E0     		b	.L200
 2787              	.L202:
 2788              		.loc 1 1065 5 discriminator 2
 2789 003c FB68     		ldr	r3, [r7, #12]
 2790 003e 0122     		movs	r2, #1
 2791 0040 83F84820 		strb	r2, [r3, #72]
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 2792              		.loc 1 1068 17 is_stmt 1
 2793 0044 FB68     		ldr	r3, [r7, #12]
 2794 0046 0222     		movs	r2, #2
 2795 0048 83F84920 		strb	r2, [r3, #73]
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 2796              		.loc 1 1071 19
 2797 004c FB68     		ldr	r3, [r7, #12]
 2798 004e 9B68     		ldr	r3, [r3, #8]
 2799              		.loc 1 1071 8
 2800 0050 002B     		cmp	r3, #0
 2801 0052 03D1     		bne	.L203
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
ARM GAS  /tmp/ccvyC9TP.s 			page 86


1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 2802              		.loc 1 1073 21
 2803 0054 4FF0C043 		mov	r3, #1610612736
 2804 0058 7B61     		str	r3, [r7, #20]
 2805 005a 12E0     		b	.L204
 2806              	.L203:
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 2807              		.loc 1 1075 24
 2808 005c FB68     		ldr	r3, [r7, #12]
 2809 005e 9B68     		ldr	r3, [r3, #8]
 2810              		.loc 1 1075 13
 2811 0060 022B     		cmp	r3, #2
 2812 0062 03D1     		bne	.L205
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 2813              		.loc 1 1077 21
 2814 0064 4FF0C843 		mov	r3, #1677721600
 2815 0068 7B61     		str	r3, [r7, #20]
 2816 006a 0AE0     		b	.L204
 2817              	.L205:
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 2818              		.loc 1 1079 24
 2819 006c FB68     		ldr	r3, [r7, #12]
 2820 006e 9B68     		ldr	r3, [r3, #8]
 2821              		.loc 1 1079 13
 2822 0070 042B     		cmp	r3, #4
 2823 0072 03D1     		bne	.L206
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 2824              		.loc 1 1081 21
 2825 0074 4FF0D043 		mov	r3, #1744830464
 2826 0078 7B61     		str	r3, [r7, #20]
 2827 007a 02E0     		b	.L204
 2828              	.L206:
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 2829              		.loc 1 1085 21
 2830 007c 4FF0D843 		mov	r3, #1811939328
 2831 0080 7B61     		str	r3, [r7, #20]
 2832              	.L204:
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Send block erase command sequence */
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 2833              		.loc 1 1089 13
 2834 0082 FB68     		ldr	r3, [r7, #12]
 2835 0084 DB6C     		ldr	r3, [r3, #76]
 2836              		.loc 1 1089 8
 2837 0086 022B     		cmp	r3, #2
 2838 0088 40F08E80 		bne	.L207
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 2839              		.loc 1 1091 32
ARM GAS  /tmp/ccvyC9TP.s 			page 87


 2840 008c 624B     		ldr	r3, .L229
 2841 008e 1B68     		ldr	r3, [r3]
 2842              		.loc 1 1091 10
 2843 0090 002B     		cmp	r3, #0
 2844 0092 31D1     		bne	.L208
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_BYTE),
 2845              		.loc 1 1093 9
 2846 0094 604B     		ldr	r3, .L229
 2847 0096 1B68     		ldr	r3, [r3]
 2848 0098 012B     		cmp	r3, #1
 2849 009a 04D1     		bne	.L209
 2850              		.loc 1 1093 9 is_stmt 0 discriminator 1
 2851 009c 7B69     		ldr	r3, [r7, #20]
 2852 009e 03F5AA53 		add	r3, r3, #5440
 2853 00a2 1433     		adds	r3, r3, #20
 2854 00a4 02E0     		b	.L210
 2855              	.L209:
 2856              		.loc 1 1093 9 discriminator 2
 2857 00a6 7B69     		ldr	r3, [r7, #20]
 2858 00a8 03F6AA23 		addw	r3, r3, #2730
 2859              	.L210:
 2860              		.loc 1 1093 9 discriminator 4
 2861 00ac AA22     		movs	r2, #170
 2862 00ae 1A80     		strh	r2, [r3]	@ movhi
 2863              	.LBB232:
 2864              	.LBB233:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2865              		.loc 2 946 3 is_stmt 1
 2866              		.syntax unified
 2867              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2868 00b0 BFF34F8F 		dsb 0xF
 2869              	@ 0 "" 2
 2870              		.loc 2 947 1
 2871              		.thumb
 2872              		.syntax unified
 2873 00b4 00BF     		nop
 2874              	.LBE233:
 2875              	.LBE232:
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_FIRST);
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND_BYTE),
 2876              		.loc 1 1095 9
 2877 00b6 584B     		ldr	r3, .L229
 2878 00b8 1B68     		ldr	r3, [r3]
 2879 00ba 012B     		cmp	r3, #1
 2880 00bc 03D1     		bne	.L211
 2881              		.loc 1 1095 9 is_stmt 0 discriminator 1
 2882 00be 7B69     		ldr	r3, [r7, #20]
 2883 00c0 03F6AA23 		addw	r3, r3, #2730
 2884 00c4 02E0     		b	.L212
 2885              	.L211:
 2886              		.loc 1 1095 9 discriminator 2
 2887 00c6 7B69     		ldr	r3, [r7, #20]
 2888 00c8 03F25553 		addw	r3, r3, #1365
 2889              	.L212:
 2890              		.loc 1 1095 9 discriminator 4
 2891 00cc 5522     		movs	r2, #85
ARM GAS  /tmp/ccvyC9TP.s 			page 88


 2892 00ce 1A80     		strh	r2, [r3]	@ movhi
 2893              	.LBB234:
 2894              	.LBB235:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2895              		.loc 2 946 3 is_stmt 1
 2896              		.syntax unified
 2897              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2898 00d0 BFF34F8F 		dsb 0xF
 2899              	@ 0 "" 2
 2900              		.loc 2 947 1
 2901              		.thumb
 2902              		.syntax unified
 2903 00d4 00BF     		nop
 2904              	.LBE235:
 2905              	.LBE234:
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_SECOND);
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD_BYTE),
 2906              		.loc 1 1097 9
 2907 00d6 504B     		ldr	r3, .L229
 2908 00d8 1B68     		ldr	r3, [r3]
 2909 00da 012B     		cmp	r3, #1
 2910 00dc 04D1     		bne	.L213
 2911              		.loc 1 1097 9 is_stmt 0 discriminator 1
 2912 00de 7B69     		ldr	r3, [r7, #20]
 2913 00e0 03F5AA53 		add	r3, r3, #5440
 2914 00e4 1433     		adds	r3, r3, #20
 2915 00e6 02E0     		b	.L214
 2916              	.L213:
 2917              		.loc 1 1097 9 discriminator 2
 2918 00e8 7B69     		ldr	r3, [r7, #20]
 2919 00ea 03F6AA23 		addw	r3, r3, #2730
 2920              	.L214:
 2921              		.loc 1 1097 9 discriminator 4
 2922 00ee 8022     		movs	r2, #128
 2923 00f0 1A80     		strh	r2, [r3]	@ movhi
 2924              	.LBB236:
 2925              	.LBB237:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2926              		.loc 2 946 3 is_stmt 1
 2927              		.syntax unified
 2928              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2929 00f2 BFF34F8F 		dsb 0xF
 2930              	@ 0 "" 2
 2931              		.loc 2 947 1
 2932              		.thumb
 2933              		.syntax unified
 2934 00f6 4FE0     		b	.L215
 2935              	.L208:
 2936              	.LBE237:
 2937              	.LBE236:
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD);
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_C
 2938              		.loc 1 1102 9
 2939 00f8 474B     		ldr	r3, .L229
ARM GAS  /tmp/ccvyC9TP.s 			page 89


 2940 00fa 1B68     		ldr	r3, [r3]
 2941 00fc 012B     		cmp	r3, #1
 2942 00fe 03D1     		bne	.L216
 2943              		.loc 1 1102 9 is_stmt 0 discriminator 1
 2944 0100 7B69     		ldr	r3, [r7, #20]
 2945 0102 03F6AA23 		addw	r3, r3, #2730
 2946 0106 02E0     		b	.L217
 2947              	.L216:
 2948              		.loc 1 1102 9 discriminator 2
 2949 0108 7B69     		ldr	r3, [r7, #20]
 2950 010a 03F25553 		addw	r3, r3, #1365
 2951              	.L217:
 2952              		.loc 1 1102 9 discriminator 4
 2953 010e AA22     		movs	r2, #170
 2954 0110 1A80     		strh	r2, [r3]	@ movhi
 2955              	.LBB238:
 2956              	.LBB239:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2957              		.loc 2 946 3 is_stmt 1
 2958              		.syntax unified
 2959              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2960 0112 BFF34F8F 		dsb 0xF
 2961              	@ 0 "" 2
 2962              		.loc 2 947 1
 2963              		.thumb
 2964              		.syntax unified
 2965 0116 00BF     		nop
 2966              	.LBE239:
 2967              	.LBE238:
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_
 2968              		.loc 1 1103 9
 2969 0118 3F4B     		ldr	r3, .L229
 2970 011a 1B68     		ldr	r3, [r3]
 2971 011c 012B     		cmp	r3, #1
 2972 011e 03D1     		bne	.L218
 2973              		.loc 1 1103 9 is_stmt 0 discriminator 1
 2974 0120 7B69     		ldr	r3, [r7, #20]
 2975 0122 03F25453 		addw	r3, r3, #1364
 2976 0126 02E0     		b	.L219
 2977              	.L218:
 2978              		.loc 1 1103 9 discriminator 2
 2979 0128 7B69     		ldr	r3, [r7, #20]
 2980 012a 03F2AA23 		addw	r3, r3, #682
 2981              	.L219:
 2982              		.loc 1 1103 9 discriminator 4
 2983 012e 5522     		movs	r2, #85
 2984 0130 1A80     		strh	r2, [r3]	@ movhi
 2985              	.LBB240:
 2986              	.LBB241:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 2987              		.loc 2 946 3 is_stmt 1
 2988              		.syntax unified
 2989              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 2990 0132 BFF34F8F 		dsb 0xF
 2991              	@ 0 "" 2
 2992              		.loc 2 947 1
 2993              		.thumb
ARM GAS  /tmp/ccvyC9TP.s 			page 90


 2994              		.syntax unified
 2995 0136 00BF     		nop
 2996              	.LBE241:
 2997              	.LBE240:
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD),
 2998              		.loc 1 1104 9
 2999 0138 374B     		ldr	r3, .L229
 3000 013a 1B68     		ldr	r3, [r3]
 3001 013c 012B     		cmp	r3, #1
 3002 013e 03D1     		bne	.L220
 3003              		.loc 1 1104 9 is_stmt 0 discriminator 1
 3004 0140 7B69     		ldr	r3, [r7, #20]
 3005 0142 03F6AA23 		addw	r3, r3, #2730
 3006 0146 02E0     		b	.L221
 3007              	.L220:
 3008              		.loc 1 1104 9 discriminator 2
 3009 0148 7B69     		ldr	r3, [r7, #20]
 3010 014a 03F25553 		addw	r3, r3, #1365
 3011              	.L221:
 3012              		.loc 1 1104 9 discriminator 4
 3013 014e 8022     		movs	r2, #128
 3014 0150 1A80     		strh	r2, [r3]	@ movhi
 3015              	.LBB242:
 3016              	.LBB243:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3017              		.loc 2 946 3 is_stmt 1
 3018              		.syntax unified
 3019              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3020 0152 BFF34F8F 		dsb 0xF
 3021              	@ 0 "" 2
 3022              		.loc 2 947 1
 3023              		.thumb
 3024              		.syntax unified
 3025 0156 00BF     		nop
 3026              	.LBE243:
 3027              	.LBE242:
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD);
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FOURTH),
 3028              		.loc 1 1106 9
 3029 0158 2F4B     		ldr	r3, .L229
 3030 015a 1B68     		ldr	r3, [r3]
 3031 015c 012B     		cmp	r3, #1
 3032 015e 03D1     		bne	.L222
 3033              		.loc 1 1106 9 is_stmt 0 discriminator 1
 3034 0160 7B69     		ldr	r3, [r7, #20]
 3035 0162 03F6AA23 		addw	r3, r3, #2730
 3036 0166 02E0     		b	.L223
 3037              	.L222:
 3038              		.loc 1 1106 9 discriminator 2
 3039 0168 7B69     		ldr	r3, [r7, #20]
 3040 016a 03F25553 		addw	r3, r3, #1365
 3041              	.L223:
 3042              		.loc 1 1106 9 discriminator 4
 3043 016e AA22     		movs	r2, #170
 3044 0170 1A80     		strh	r2, [r3]	@ movhi
 3045              	.LBB244:
 3046              	.LBB245:
ARM GAS  /tmp/ccvyC9TP.s 			page 91


 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3047              		.loc 2 946 3 is_stmt 1
 3048              		.syntax unified
 3049              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3050 0172 BFF34F8F 		dsb 0xF
 3051              	@ 0 "" 2
 3052              		.loc 2 947 1
 3053              		.thumb
 3054              		.syntax unified
 3055 0176 00BF     		nop
 3056              	.LBE245:
 3057              	.LBE244:
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH);
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIFTH),
 3058              		.loc 1 1108 9
 3059 0178 274B     		ldr	r3, .L229
 3060 017a 1B68     		ldr	r3, [r3]
 3061 017c 012B     		cmp	r3, #1
 3062 017e 03D1     		bne	.L224
 3063              		.loc 1 1108 9 is_stmt 0 discriminator 1
 3064 0180 7B69     		ldr	r3, [r7, #20]
 3065 0182 03F25453 		addw	r3, r3, #1364
 3066 0186 02E0     		b	.L225
 3067              	.L224:
 3068              		.loc 1 1108 9 discriminator 2
 3069 0188 7B69     		ldr	r3, [r7, #20]
 3070 018a 03F2AA23 		addw	r3, r3, #682
 3071              	.L225:
 3072              		.loc 1 1108 9 discriminator 4
 3073 018e 5522     		movs	r2, #85
 3074 0190 1A80     		strh	r2, [r3]	@ movhi
 3075              	.LBB246:
 3076              	.LBB247:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3077              		.loc 2 946 3 is_stmt 1
 3078              		.syntax unified
 3079              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3080 0192 BFF34F8F 		dsb 0xF
 3081              	@ 0 "" 2
 3082              		.loc 2 947 1
 3083              		.thumb
 3084              		.syntax unified
 3085 0196 00BF     		nop
 3086              	.L215:
 3087              	.LBE247:
 3088              	.LBE246:
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH);
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((uint32_t)(BlockAddress + Address), NOR_CMD_DATA_BLOCK_ERASE);
 3089              		.loc 1 1111 7
 3090 0198 BA68     		ldr	r2, [r7, #8]
 3091 019a 7B68     		ldr	r3, [r7, #4]
 3092 019c 1344     		add	r3, r3, r2
 3093 019e 3022     		movs	r2, #48
 3094 01a0 1A80     		strh	r2, [r3]	@ movhi
 3095              	.LBB248:
 3096              	.LBB249:
ARM GAS  /tmp/ccvyC9TP.s 			page 92


 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3097              		.loc 2 946 3
 3098              		.syntax unified
 3099              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3100 01a2 BFF34F8F 		dsb 0xF
 3101              	@ 0 "" 2
 3102              		.loc 2 947 1
 3103              		.thumb
 3104              		.syntax unified
 3105 01a6 25E0     		b	.L226
 3106              	.L207:
 3107              	.LBE249:
 3108              	.LBE248:
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 3109              		.loc 1 1113 18
 3110 01a8 FB68     		ldr	r3, [r7, #12]
 3111 01aa DB6C     		ldr	r3, [r3, #76]
 3112              		.loc 1 1113 13
 3113 01ac 012B     		cmp	r3, #1
 3114 01ae 1FD1     		bne	.L227
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((BlockAddress + Address), NOR_CMD_BLOCK_UNLOCK);
 3115              		.loc 1 1115 7
 3116 01b0 BA68     		ldr	r2, [r7, #8]
 3117 01b2 7B68     		ldr	r3, [r7, #4]
 3118 01b4 1344     		add	r3, r3, r2
 3119 01b6 6022     		movs	r2, #96
 3120 01b8 1A80     		strh	r2, [r3]	@ movhi
 3121              	.LBB250:
 3122              	.LBB251:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3123              		.loc 2 946 3
 3124              		.syntax unified
 3125              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3126 01ba BFF34F8F 		dsb 0xF
 3127              	@ 0 "" 2
 3128              		.loc 2 947 1
 3129              		.thumb
 3130              		.syntax unified
 3131 01be 00BF     		nop
 3132              	.LBE251:
 3133              	.LBE250:
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((BlockAddress + Address), NOR_CMD_CONFIRM);
 3134              		.loc 1 1116 7
 3135 01c0 BA68     		ldr	r2, [r7, #8]
 3136 01c2 7B68     		ldr	r3, [r7, #4]
 3137 01c4 1344     		add	r3, r3, r2
 3138 01c6 D022     		movs	r2, #208
 3139 01c8 1A80     		strh	r2, [r3]	@ movhi
 3140              	.LBB252:
 3141              	.LBB253:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3142              		.loc 2 946 3
 3143              		.syntax unified
 3144              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3145 01ca BFF34F8F 		dsb 0xF
ARM GAS  /tmp/ccvyC9TP.s 			page 93


 3146              	@ 0 "" 2
 3147              		.loc 2 947 1
 3148              		.thumb
 3149              		.syntax unified
 3150 01ce 00BF     		nop
 3151              	.LBE253:
 3152              	.LBE252:
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((BlockAddress + Address), NOR_CMD_BLOCK_ERASE);
 3153              		.loc 1 1117 7
 3154 01d0 BA68     		ldr	r2, [r7, #8]
 3155 01d2 7B68     		ldr	r3, [r7, #4]
 3156 01d4 1344     		add	r3, r3, r2
 3157 01d6 2022     		movs	r2, #32
 3158 01d8 1A80     		strh	r2, [r3]	@ movhi
 3159              	.LBB254:
 3160              	.LBB255:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3161              		.loc 2 946 3
 3162              		.syntax unified
 3163              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3164 01da BFF34F8F 		dsb 0xF
 3165              	@ 0 "" 2
 3166              		.loc 2 947 1
 3167              		.thumb
 3168              		.syntax unified
 3169 01de 00BF     		nop
 3170              	.LBE255:
 3171              	.LBE254:
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE((BlockAddress + Address), NOR_CMD_CONFIRM);
 3172              		.loc 1 1118 7
 3173 01e0 BA68     		ldr	r2, [r7, #8]
 3174 01e2 7B68     		ldr	r3, [r7, #4]
 3175 01e4 1344     		add	r3, r3, r2
 3176 01e6 D022     		movs	r2, #208
 3177 01e8 1A80     		strh	r2, [r3]	@ movhi
 3178              	.LBB256:
 3179              	.LBB257:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3180              		.loc 2 946 3
 3181              		.syntax unified
 3182              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3183 01ea BFF34F8F 		dsb 0xF
 3184              	@ 0 "" 2
 3185              		.loc 2 947 1
 3186              		.thumb
 3187              		.syntax unified
 3188 01ee 01E0     		b	.L226
 3189              	.L227:
 3190              	.LBE257:
 3191              	.LBE256:
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
 3192              		.loc 1 1123 14
 3193 01f0 0123     		movs	r3, #1
ARM GAS  /tmp/ccvyC9TP.s 			page 94


 3194 01f2 FB74     		strb	r3, [r7, #19]
 3195              	.L226:
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR memory status and update the controller state */
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_READY;
 3196              		.loc 1 1127 17
 3197 01f4 FB68     		ldr	r3, [r7, #12]
 3198 01f6 0122     		movs	r2, #1
 3199 01f8 83F84920 		strb	r2, [r3, #73]
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 3200              		.loc 1 1130 5
 3201 01fc FB68     		ldr	r3, [r7, #12]
 3202 01fe 0022     		movs	r2, #0
 3203 0200 83F84820 		strb	r2, [r3, #72]
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 3204              		.loc 1 1137 10
 3205 0204 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 3206 0206 00E0     		b	.L200
 3207              	.L201:
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 3208              		.loc 1 1134 12
 3209 0208 0123     		movs	r3, #1
 3210              	.L200:
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 3211              		.loc 1 1139 1
 3212 020a 1846     		mov	r0, r3
 3213 020c 1C37     		adds	r7, r7, #28
 3214              		.cfi_def_cfa_offset 4
 3215 020e BD46     		mov	sp, r7
 3216              		.cfi_def_cfa_register 13
 3217              		@ sp needed
 3218 0210 5DF8047B 		ldr	r7, [sp], #4
 3219              		.cfi_restore 7
 3220              		.cfi_def_cfa_offset 0
 3221 0214 7047     		bx	lr
 3222              	.L230:
 3223 0216 00BF     		.align	2
 3224              	.L229:
 3225 0218 00000000 		.word	uwNORMemoryDataWidth
 3226              		.cfi_endproc
 3227              	.LFE456:
 3229              		.section	.text.HAL_NOR_Erase_Chip,"ax",%progbits
 3230              		.align	1
 3231              		.global	HAL_NOR_Erase_Chip
 3232              		.syntax unified
 3233              		.thumb
 3234              		.thumb_func
ARM GAS  /tmp/ccvyC9TP.s 			page 95


 3236              	HAL_NOR_Erase_Chip:
 3237              	.LFB457:
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Erase the entire NOR chip.
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  Address  Device address
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Erase_Chip(NOR_HandleTypeDef *hnor, uint32_t Address)
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 3238              		.loc 1 1149 1
 3239              		.cfi_startproc
 3240              		@ args = 0, pretend = 0, frame = 16
 3241              		@ frame_needed = 1, uses_anonymous_args = 0
 3242              		@ link register save eliminated.
 3243 0000 80B4     		push	{r7}
 3244              		.cfi_def_cfa_offset 4
 3245              		.cfi_offset 7, -4
 3246 0002 85B0     		sub	sp, sp, #20
 3247              		.cfi_def_cfa_offset 24
 3248 0004 00AF     		add	r7, sp, #0
 3249              		.cfi_def_cfa_register 7
 3250 0006 7860     		str	r0, [r7, #4]
 3251 0008 3960     		str	r1, [r7]
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
 3252              		.loc 1 1151 21
 3253 000a 0023     		movs	r3, #0
 3254 000c FB72     		strb	r3, [r7, #11]
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   UNUSED(Address);
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->State == HAL_NOR_STATE_BUSY)
 3255              		.loc 1 1155 11
 3256 000e 7B68     		ldr	r3, [r7, #4]
 3257 0010 93F84930 		ldrb	r3, [r3, #73]
 3258 0014 DBB2     		uxtb	r3, r3
 3259              		.loc 1 1155 6
 3260 0016 022B     		cmp	r3, #2
 3261 0018 01D1     		bne	.L232
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 3262              		.loc 1 1157 12
 3263 001a 0223     		movs	r3, #2
 3264 001c D8E0     		b	.L233
 3265              	.L232:
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (hnor->State == HAL_NOR_STATE_READY)
 3266              		.loc 1 1159 16
 3267 001e 7B68     		ldr	r3, [r7, #4]
 3268 0020 93F84930 		ldrb	r3, [r3, #73]
 3269 0024 DBB2     		uxtb	r3, r3
 3270              		.loc 1 1159 11
 3271 0026 012B     		cmp	r3, #1
 3272 0028 40F0D180 		bne	.L234
ARM GAS  /tmp/ccvyC9TP.s 			page 96


1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 3273              		.loc 1 1162 5
 3274 002c 7B68     		ldr	r3, [r7, #4]
 3275 002e 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 3276 0032 012B     		cmp	r3, #1
 3277 0034 01D1     		bne	.L235
 3278              		.loc 1 1162 5 is_stmt 0 discriminator 1
 3279 0036 0223     		movs	r3, #2
 3280              		.loc 1 1162 5
 3281 0038 CAE0     		b	.L233
 3282              	.L235:
 3283              		.loc 1 1162 5 discriminator 2
 3284 003a 7B68     		ldr	r3, [r7, #4]
 3285 003c 0122     		movs	r2, #1
 3286 003e 83F84820 		strb	r2, [r3, #72]
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 3287              		.loc 1 1165 17 is_stmt 1
 3288 0042 7B68     		ldr	r3, [r7, #4]
 3289 0044 0222     		movs	r2, #2
 3290 0046 83F84920 		strb	r2, [r3, #73]
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 3291              		.loc 1 1168 19
 3292 004a 7B68     		ldr	r3, [r7, #4]
 3293 004c 9B68     		ldr	r3, [r3, #8]
 3294              		.loc 1 1168 8
 3295 004e 002B     		cmp	r3, #0
 3296 0050 03D1     		bne	.L236
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 3297              		.loc 1 1170 21
 3298 0052 4FF0C043 		mov	r3, #1610612736
 3299 0056 FB60     		str	r3, [r7, #12]
 3300 0058 12E0     		b	.L237
 3301              	.L236:
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 3302              		.loc 1 1172 24
 3303 005a 7B68     		ldr	r3, [r7, #4]
 3304 005c 9B68     		ldr	r3, [r3, #8]
 3305              		.loc 1 1172 13
 3306 005e 022B     		cmp	r3, #2
 3307 0060 03D1     		bne	.L238
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 3308              		.loc 1 1174 21
 3309 0062 4FF0C843 		mov	r3, #1677721600
 3310 0066 FB60     		str	r3, [r7, #12]
 3311 0068 0AE0     		b	.L237
 3312              	.L238:
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
ARM GAS  /tmp/ccvyC9TP.s 			page 97


 3313              		.loc 1 1176 24
 3314 006a 7B68     		ldr	r3, [r7, #4]
 3315 006c 9B68     		ldr	r3, [r3, #8]
 3316              		.loc 1 1176 13
 3317 006e 042B     		cmp	r3, #4
 3318 0070 03D1     		bne	.L239
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 3319              		.loc 1 1178 21
 3320 0072 4FF0D043 		mov	r3, #1744830464
 3321 0076 FB60     		str	r3, [r7, #12]
 3322 0078 02E0     		b	.L237
 3323              	.L239:
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 3324              		.loc 1 1182 21
 3325 007a 4FF0D843 		mov	r3, #1811939328
 3326 007e FB60     		str	r3, [r7, #12]
 3327              	.L237:
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Send NOR chip erase command sequence */
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 3328              		.loc 1 1186 13
 3329 0080 7B68     		ldr	r3, [r7, #4]
 3330 0082 DB6C     		ldr	r3, [r3, #76]
 3331              		.loc 1 1186 8
 3332 0084 022B     		cmp	r3, #2
 3333 0086 40F09680 		bne	.L240
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 3334              		.loc 1 1188 32
 3335 008a 544B     		ldr	r3, .L262
 3336 008c 1B68     		ldr	r3, [r3]
 3337              		.loc 1 1188 10
 3338 008e 002B     		cmp	r3, #0
 3339 0090 31D1     		bne	.L241
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_BYTE),
 3340              		.loc 1 1190 9
 3341 0092 524B     		ldr	r3, .L262
 3342 0094 1B68     		ldr	r3, [r3]
 3343 0096 012B     		cmp	r3, #1
 3344 0098 04D1     		bne	.L242
 3345              		.loc 1 1190 9 is_stmt 0 discriminator 1
 3346 009a FB68     		ldr	r3, [r7, #12]
 3347 009c 03F5AA53 		add	r3, r3, #5440
 3348 00a0 1433     		adds	r3, r3, #20
 3349 00a2 02E0     		b	.L243
 3350              	.L242:
 3351              		.loc 1 1190 9 discriminator 2
 3352 00a4 FB68     		ldr	r3, [r7, #12]
 3353 00a6 03F6AA23 		addw	r3, r3, #2730
 3354              	.L243:
 3355              		.loc 1 1190 9 discriminator 4
ARM GAS  /tmp/ccvyC9TP.s 			page 98


 3356 00aa AA22     		movs	r2, #170
 3357 00ac 1A80     		strh	r2, [r3]	@ movhi
 3358              	.LBB258:
 3359              	.LBB259:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3360              		.loc 2 946 3 is_stmt 1
 3361              		.syntax unified
 3362              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3363 00ae BFF34F8F 		dsb 0xF
 3364              	@ 0 "" 2
 3365              		.loc 2 947 1
 3366              		.thumb
 3367              		.syntax unified
 3368 00b2 00BF     		nop
 3369              	.LBE259:
 3370              	.LBE258:
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_FIRST);
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND_BYTE),
 3371              		.loc 1 1192 9
 3372 00b4 494B     		ldr	r3, .L262
 3373 00b6 1B68     		ldr	r3, [r3]
 3374 00b8 012B     		cmp	r3, #1
 3375 00ba 03D1     		bne	.L244
 3376              		.loc 1 1192 9 is_stmt 0 discriminator 1
 3377 00bc FB68     		ldr	r3, [r7, #12]
 3378 00be 03F6AA23 		addw	r3, r3, #2730
 3379 00c2 02E0     		b	.L245
 3380              	.L244:
 3381              		.loc 1 1192 9 discriminator 2
 3382 00c4 FB68     		ldr	r3, [r7, #12]
 3383 00c6 03F25553 		addw	r3, r3, #1365
 3384              	.L245:
 3385              		.loc 1 1192 9 discriminator 4
 3386 00ca 5522     		movs	r2, #85
 3387 00cc 1A80     		strh	r2, [r3]	@ movhi
 3388              	.LBB260:
 3389              	.LBB261:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3390              		.loc 2 946 3 is_stmt 1
 3391              		.syntax unified
 3392              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3393 00ce BFF34F8F 		dsb 0xF
 3394              	@ 0 "" 2
 3395              		.loc 2 947 1
 3396              		.thumb
 3397              		.syntax unified
 3398 00d2 00BF     		nop
 3399              	.LBE261:
 3400              	.LBE260:
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_SECOND);
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD_BYTE),
 3401              		.loc 1 1194 9
 3402 00d4 414B     		ldr	r3, .L262
 3403 00d6 1B68     		ldr	r3, [r3]
 3404 00d8 012B     		cmp	r3, #1
 3405 00da 04D1     		bne	.L246
 3406              		.loc 1 1194 9 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccvyC9TP.s 			page 99


 3407 00dc FB68     		ldr	r3, [r7, #12]
 3408 00de 03F5AA53 		add	r3, r3, #5440
 3409 00e2 1433     		adds	r3, r3, #20
 3410 00e4 02E0     		b	.L247
 3411              	.L246:
 3412              		.loc 1 1194 9 discriminator 2
 3413 00e6 FB68     		ldr	r3, [r7, #12]
 3414 00e8 03F6AA23 		addw	r3, r3, #2730
 3415              	.L247:
 3416              		.loc 1 1194 9 discriminator 4
 3417 00ec 8022     		movs	r2, #128
 3418 00ee 1A80     		strh	r2, [r3]	@ movhi
 3419              	.LBB262:
 3420              	.LBB263:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3421              		.loc 2 946 3 is_stmt 1
 3422              		.syntax unified
 3423              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3424 00f0 BFF34F8F 		dsb 0xF
 3425              	@ 0 "" 2
 3426              		.loc 2 947 1
 3427              		.thumb
 3428              		.syntax unified
 3429 00f4 61E0     		b	.L248
 3430              	.L241:
 3431              	.LBE263:
 3432              	.LBE262:
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD);
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       else
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_C
 3433              		.loc 1 1199 9
 3434 00f6 394B     		ldr	r3, .L262
 3435 00f8 1B68     		ldr	r3, [r3]
 3436 00fa 012B     		cmp	r3, #1
 3437 00fc 03D1     		bne	.L249
 3438              		.loc 1 1199 9 is_stmt 0 discriminator 1
 3439 00fe FB68     		ldr	r3, [r7, #12]
 3440 0100 03F6AA23 		addw	r3, r3, #2730
 3441 0104 02E0     		b	.L250
 3442              	.L249:
 3443              		.loc 1 1199 9 discriminator 2
 3444 0106 FB68     		ldr	r3, [r7, #12]
 3445 0108 03F25553 		addw	r3, r3, #1365
 3446              	.L250:
 3447              		.loc 1 1199 9 discriminator 4
 3448 010c AA22     		movs	r2, #170
 3449 010e 1A80     		strh	r2, [r3]	@ movhi
 3450              	.LBB264:
 3451              	.LBB265:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3452              		.loc 2 946 3 is_stmt 1
 3453              		.syntax unified
 3454              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3455 0110 BFF34F8F 		dsb 0xF
 3456              	@ 0 "" 2
ARM GAS  /tmp/ccvyC9TP.s 			page 100


 3457              		.loc 2 947 1
 3458              		.thumb
 3459              		.syntax unified
 3460 0114 00BF     		nop
 3461              	.LBE265:
 3462              	.LBE264:
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_
 3463              		.loc 1 1200 9
 3464 0116 314B     		ldr	r3, .L262
 3465 0118 1B68     		ldr	r3, [r3]
 3466 011a 012B     		cmp	r3, #1
 3467 011c 03D1     		bne	.L251
 3468              		.loc 1 1200 9 is_stmt 0 discriminator 1
 3469 011e FB68     		ldr	r3, [r7, #12]
 3470 0120 03F25453 		addw	r3, r3, #1364
 3471 0124 02E0     		b	.L252
 3472              	.L251:
 3473              		.loc 1 1200 9 discriminator 2
 3474 0126 FB68     		ldr	r3, [r7, #12]
 3475 0128 03F2AA23 		addw	r3, r3, #682
 3476              	.L252:
 3477              		.loc 1 1200 9 discriminator 4
 3478 012c 5522     		movs	r2, #85
 3479 012e 1A80     		strh	r2, [r3]	@ movhi
 3480              	.LBB266:
 3481              	.LBB267:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3482              		.loc 2 946 3 is_stmt 1
 3483              		.syntax unified
 3484              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3485 0130 BFF34F8F 		dsb 0xF
 3486              	@ 0 "" 2
 3487              		.loc 2 947 1
 3488              		.thumb
 3489              		.syntax unified
 3490 0134 00BF     		nop
 3491              	.LBE267:
 3492              	.LBE266:
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD),
 3493              		.loc 1 1201 9
 3494 0136 294B     		ldr	r3, .L262
 3495 0138 1B68     		ldr	r3, [r3]
 3496 013a 012B     		cmp	r3, #1
 3497 013c 03D1     		bne	.L253
 3498              		.loc 1 1201 9 is_stmt 0 discriminator 1
 3499 013e FB68     		ldr	r3, [r7, #12]
 3500 0140 03F6AA23 		addw	r3, r3, #2730
 3501 0144 02E0     		b	.L254
 3502              	.L253:
 3503              		.loc 1 1201 9 discriminator 2
 3504 0146 FB68     		ldr	r3, [r7, #12]
 3505 0148 03F25553 		addw	r3, r3, #1365
 3506              	.L254:
 3507              		.loc 1 1201 9 discriminator 4
 3508 014c 8022     		movs	r2, #128
 3509 014e 1A80     		strh	r2, [r3]	@ movhi
 3510              	.LBB268:
ARM GAS  /tmp/ccvyC9TP.s 			page 101


 3511              	.LBB269:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3512              		.loc 2 946 3 is_stmt 1
 3513              		.syntax unified
 3514              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3515 0150 BFF34F8F 		dsb 0xF
 3516              	@ 0 "" 2
 3517              		.loc 2 947 1
 3518              		.thumb
 3519              		.syntax unified
 3520 0154 00BF     		nop
 3521              	.LBE269:
 3522              	.LBE268:
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD);
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FOURTH),
 3523              		.loc 1 1203 9
 3524 0156 214B     		ldr	r3, .L262
 3525 0158 1B68     		ldr	r3, [r3]
 3526 015a 012B     		cmp	r3, #1
 3527 015c 03D1     		bne	.L255
 3528              		.loc 1 1203 9 is_stmt 0 discriminator 1
 3529 015e FB68     		ldr	r3, [r7, #12]
 3530 0160 03F6AA23 		addw	r3, r3, #2730
 3531 0164 02E0     		b	.L256
 3532              	.L255:
 3533              		.loc 1 1203 9 discriminator 2
 3534 0166 FB68     		ldr	r3, [r7, #12]
 3535 0168 03F25553 		addw	r3, r3, #1365
 3536              	.L256:
 3537              		.loc 1 1203 9 discriminator 4
 3538 016c AA22     		movs	r2, #170
 3539 016e 1A80     		strh	r2, [r3]	@ movhi
 3540              	.LBB270:
 3541              	.LBB271:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3542              		.loc 2 946 3 is_stmt 1
 3543              		.syntax unified
 3544              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3545 0170 BFF34F8F 		dsb 0xF
 3546              	@ 0 "" 2
 3547              		.loc 2 947 1
 3548              		.thumb
 3549              		.syntax unified
 3550 0174 00BF     		nop
 3551              	.LBE271:
 3552              	.LBE270:
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH);
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIFTH),
 3553              		.loc 1 1205 9
 3554 0176 194B     		ldr	r3, .L262
 3555 0178 1B68     		ldr	r3, [r3]
 3556 017a 012B     		cmp	r3, #1
 3557 017c 03D1     		bne	.L257
 3558              		.loc 1 1205 9 is_stmt 0 discriminator 1
 3559 017e FB68     		ldr	r3, [r7, #12]
 3560 0180 03F25453 		addw	r3, r3, #1364
 3561 0184 02E0     		b	.L258
ARM GAS  /tmp/ccvyC9TP.s 			page 102


 3562              	.L257:
 3563              		.loc 1 1205 9 discriminator 2
 3564 0186 FB68     		ldr	r3, [r7, #12]
 3565 0188 03F2AA23 		addw	r3, r3, #682
 3566              	.L258:
 3567              		.loc 1 1205 9 discriminator 4
 3568 018c 5522     		movs	r2, #85
 3569 018e 1A80     		strh	r2, [r3]	@ movhi
 3570              	.LBB272:
 3571              	.LBB273:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3572              		.loc 2 946 3 is_stmt 1
 3573              		.syntax unified
 3574              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3575 0190 BFF34F8F 		dsb 0xF
 3576              	@ 0 "" 2
 3577              		.loc 2 947 1
 3578              		.thumb
 3579              		.syntax unified
 3580 0194 00BF     		nop
 3581              	.LBE273:
 3582              	.LBE272:
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH);
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SIXTH),
 3583              		.loc 1 1207 9
 3584 0196 114B     		ldr	r3, .L262
 3585 0198 1B68     		ldr	r3, [r3]
 3586 019a 012B     		cmp	r3, #1
 3587 019c 03D1     		bne	.L259
 3588              		.loc 1 1207 9 is_stmt 0 discriminator 1
 3589 019e FB68     		ldr	r3, [r7, #12]
 3590 01a0 03F6AA23 		addw	r3, r3, #2730
 3591 01a4 02E0     		b	.L260
 3592              	.L259:
 3593              		.loc 1 1207 9 discriminator 2
 3594 01a6 FB68     		ldr	r3, [r7, #12]
 3595 01a8 03F25553 		addw	r3, r3, #1365
 3596              	.L260:
 3597              		.loc 1 1207 9 discriminator 4
 3598 01ac 1022     		movs	r2, #16
 3599 01ae 1A80     		strh	r2, [r3]	@ movhi
 3600              	.LBB274:
 3601              	.LBB275:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3602              		.loc 2 946 3 is_stmt 1
 3603              		.syntax unified
 3604              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3605 01b0 BFF34F8F 		dsb 0xF
 3606              	@ 0 "" 2
 3607              		.loc 2 947 1
 3608              		.thumb
 3609              		.syntax unified
 3610 01b4 01E0     		b	.L248
 3611              	.L240:
 3612              	.LBE275:
 3613              	.LBE274:
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                   NOR_CMD_DATA_CHIP_ERASE);
ARM GAS  /tmp/ccvyC9TP.s 			page 103


1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Primary command set not supported by the driver */
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_ERROR;
 3614              		.loc 1 1214 14
 3615 01b6 0123     		movs	r3, #1
 3616 01b8 FB72     		strb	r3, [r7, #11]
 3617              	.L248:
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR memory status and update the controller state */
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_READY;
 3618              		.loc 1 1218 17
 3619 01ba 7B68     		ldr	r3, [r7, #4]
 3620 01bc 0122     		movs	r2, #1
 3621 01be 83F84920 		strb	r2, [r3, #73]
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 3622              		.loc 1 1221 5
 3623 01c2 7B68     		ldr	r3, [r7, #4]
 3624 01c4 0022     		movs	r2, #0
 3625 01c6 83F84820 		strb	r2, [r3, #72]
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 3626              		.loc 1 1228 10
 3627 01ca FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3628 01cc 00E0     		b	.L233
 3629              	.L234:
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 3630              		.loc 1 1225 12
 3631 01ce 0123     		movs	r3, #1
 3632              	.L233:
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 3633              		.loc 1 1229 1
 3634 01d0 1846     		mov	r0, r3
 3635 01d2 1437     		adds	r7, r7, #20
 3636              		.cfi_def_cfa_offset 4
 3637 01d4 BD46     		mov	sp, r7
 3638              		.cfi_def_cfa_register 13
 3639              		@ sp needed
 3640 01d6 5DF8047B 		ldr	r7, [sp], #4
 3641              		.cfi_restore 7
 3642              		.cfi_def_cfa_offset 0
 3643 01da 7047     		bx	lr
 3644              	.L263:
 3645              		.align	2
 3646              	.L262:
 3647 01dc 00000000 		.word	uwNORMemoryDataWidth
 3648              		.cfi_endproc
ARM GAS  /tmp/ccvyC9TP.s 			page 104


 3649              	.LFE457:
 3651              		.section	.text.HAL_NOR_Read_CFI,"ax",%progbits
 3652              		.align	1
 3653              		.global	HAL_NOR_Read_CFI
 3654              		.syntax unified
 3655              		.thumb
 3656              		.thumb_func
 3658              	HAL_NOR_Read_CFI:
 3659              	.LFB458:
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Read NOR flash CFI IDs
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  pNOR_CFI  pointer to NOR CFI IDs structure
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_Read_CFI(NOR_HandleTypeDef *hnor, NOR_CFITypeDef *pNOR_CFI)
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 3660              		.loc 1 1239 1
 3661              		.cfi_startproc
 3662              		@ args = 0, pretend = 0, frame = 16
 3663              		@ frame_needed = 1, uses_anonymous_args = 0
 3664              		@ link register save eliminated.
 3665 0000 80B4     		push	{r7}
 3666              		.cfi_def_cfa_offset 4
 3667              		.cfi_offset 7, -4
 3668 0002 85B0     		sub	sp, sp, #20
 3669              		.cfi_def_cfa_offset 24
 3670 0004 00AF     		add	r7, sp, #0
 3671              		.cfi_def_cfa_register 7
 3672 0006 7860     		str	r0, [r7, #4]
 3673 0008 3960     		str	r1, [r7]
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t deviceaddress;
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   state = hnor->State;
 3674              		.loc 1 1244 9
 3675 000a 7B68     		ldr	r3, [r7, #4]
 3676 000c 93F84930 		ldrb	r3, [r3, #73]
 3677 0010 FB72     		strb	r3, [r7, #11]
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (state == HAL_NOR_STATE_BUSY)
 3678              		.loc 1 1245 6
 3679 0012 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3680 0014 022B     		cmp	r3, #2
 3681 0016 01D1     		bne	.L265
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_BUSY;
 3682              		.loc 1 1247 12
 3683 0018 0223     		movs	r3, #2
 3684 001a 92E0     		b	.L266
 3685              	.L265:
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_PROTECTED)
 3686              		.loc 1 1249 11
 3687 001c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
ARM GAS  /tmp/ccvyC9TP.s 			page 105


 3688 001e 042B     		cmp	r3, #4
 3689 0020 01D1     		bne	.L267
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
 3690              		.loc 1 1251 12
 3691 0022 0123     		movs	r3, #1
 3692 0024 8DE0     		b	.L266
 3693              	.L267:
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (state == HAL_NOR_STATE_READY)
 3694              		.loc 1 1253 11
 3695 0026 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3696 0028 012B     		cmp	r3, #1
 3697 002a 40F08980 		bne	.L268
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 3698              		.loc 1 1256 5
 3699 002e 7B68     		ldr	r3, [r7, #4]
 3700 0030 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 3701 0034 012B     		cmp	r3, #1
 3702 0036 01D1     		bne	.L269
 3703              		.loc 1 1256 5 is_stmt 0 discriminator 1
 3704 0038 0223     		movs	r3, #2
 3705              		.loc 1 1256 5
 3706 003a 82E0     		b	.L266
 3707              	.L269:
 3708              		.loc 1 1256 5 discriminator 2
 3709 003c 7B68     		ldr	r3, [r7, #4]
 3710 003e 0122     		movs	r2, #1
 3711 0040 83F84820 		strb	r2, [r3, #72]
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 3712              		.loc 1 1259 17 is_stmt 1
 3713 0044 7B68     		ldr	r3, [r7, #4]
 3714 0046 0222     		movs	r2, #2
 3715 0048 83F84920 		strb	r2, [r3, #73]
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Select the NOR device address */
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 3716              		.loc 1 1262 19
 3717 004c 7B68     		ldr	r3, [r7, #4]
 3718 004e 9B68     		ldr	r3, [r3, #8]
 3719              		.loc 1 1262 8
 3720 0050 002B     		cmp	r3, #0
 3721 0052 03D1     		bne	.L270
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS1;
 3722              		.loc 1 1264 21
 3723 0054 4FF0C043 		mov	r3, #1610612736
 3724 0058 FB60     		str	r3, [r7, #12]
 3725 005a 12E0     		b	.L271
 3726              	.L270:
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 3727              		.loc 1 1266 24
ARM GAS  /tmp/ccvyC9TP.s 			page 106


 3728 005c 7B68     		ldr	r3, [r7, #4]
 3729 005e 9B68     		ldr	r3, [r3, #8]
 3730              		.loc 1 1266 13
 3731 0060 022B     		cmp	r3, #2
 3732 0062 03D1     		bne	.L272
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS2;
 3733              		.loc 1 1268 21
 3734 0064 4FF0C843 		mov	r3, #1677721600
 3735 0068 FB60     		str	r3, [r7, #12]
 3736 006a 0AE0     		b	.L271
 3737              	.L272:
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 3738              		.loc 1 1270 24
 3739 006c 7B68     		ldr	r3, [r7, #4]
 3740 006e 9B68     		ldr	r3, [r3, #8]
 3741              		.loc 1 1270 13
 3742 0070 042B     		cmp	r3, #4
 3743 0072 03D1     		bne	.L273
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS3;
 3744              		.loc 1 1272 21
 3745 0074 4FF0D043 		mov	r3, #1744830464
 3746 0078 FB60     		str	r3, [r7, #12]
 3747 007a 02E0     		b	.L271
 3748              	.L273:
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else /* FMC_NORSRAM_BANK4 */
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       deviceaddress = NOR_MEMORY_ADRESS4;
 3749              		.loc 1 1276 21
 3750 007c 4FF0D843 		mov	r3, #1811939328
 3751 0080 FB60     		str	r3, [r7, #12]
 3752              	.L271:
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Send read CFI query command */
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if (uwNORMemoryDataWidth == NOR_MEMORY_8B)
 3753              		.loc 1 1280 30
 3754 0082 334B     		ldr	r3, .L289
 3755 0084 1B68     		ldr	r3, [r3]
 3756              		.loc 1 1280 8
 3757 0086 002B     		cmp	r3, #0
 3758 0088 0ED1     		bne	.L274
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_CFI_BYTE)
 3759              		.loc 1 1282 7
 3760 008a 314B     		ldr	r3, .L289
 3761 008c 1B68     		ldr	r3, [r3]
 3762 008e 012B     		cmp	r3, #1
 3763 0090 03D1     		bne	.L275
 3764              		.loc 1 1282 7 is_stmt 0 discriminator 1
 3765 0092 FB68     		ldr	r3, [r7, #12]
 3766 0094 03F5AA73 		add	r3, r3, #340
 3767 0098 01E0     		b	.L276
 3768              	.L275:
ARM GAS  /tmp/ccvyC9TP.s 			page 107


 3769              		.loc 1 1282 7 discriminator 2
 3770 009a FB68     		ldr	r3, [r7, #12]
 3771 009c AA33     		adds	r3, r3, #170
 3772              	.L276:
 3773              		.loc 1 1282 7 discriminator 4
 3774 009e 9822     		movs	r2, #152
 3775 00a0 1A80     		strh	r2, [r3]	@ movhi
 3776              	.LBB276:
 3777              	.LBB277:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3778              		.loc 2 946 3 is_stmt 1
 3779              		.syntax unified
 3780              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3781 00a2 BFF34F8F 		dsb 0xF
 3782              	@ 0 "" 2
 3783              		.loc 2 947 1
 3784              		.thumb
 3785              		.syntax unified
 3786 00a6 0DE0     		b	.L277
 3787              	.L274:
 3788              	.LBE277:
 3789              	.LBE276:
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                 NOR_CMD_DATA_CFI);
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST_CFI), NOR
 3790              		.loc 1 1287 7
 3791 00a8 294B     		ldr	r3, .L289
 3792 00aa 1B68     		ldr	r3, [r3]
 3793 00ac 012B     		cmp	r3, #1
 3794 00ae 02D1     		bne	.L278
 3795              		.loc 1 1287 7 is_stmt 0 discriminator 1
 3796 00b0 FB68     		ldr	r3, [r7, #12]
 3797 00b2 AA33     		adds	r3, r3, #170
 3798 00b4 01E0     		b	.L279
 3799              	.L278:
 3800              		.loc 1 1287 7 discriminator 2
 3801 00b6 FB68     		ldr	r3, [r7, #12]
 3802 00b8 5533     		adds	r3, r3, #85
 3803              	.L279:
 3804              		.loc 1 1287 7 discriminator 4
 3805 00ba 9822     		movs	r2, #152
 3806 00bc 1A80     		strh	r2, [r3]	@ movhi
 3807              	.LBB278:
 3808              	.LBB279:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 3809              		.loc 2 946 3 is_stmt 1
 3810              		.syntax unified
 3811              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 3812 00be BFF34F8F 		dsb 0xF
 3813              	@ 0 "" 2
 3814              		.loc 2 947 1
 3815              		.thumb
 3816              		.syntax unified
 3817 00c2 00BF     		nop
 3818              	.L277:
ARM GAS  /tmp/ccvyC9TP.s 			page 108


 3819              	.LBE279:
 3820              	.LBE278:
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* read the NOR CFI information */
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     pNOR_CFI->CFI_1 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI1_A
 3821              		.loc 1 1290 42
 3822 00c4 224B     		ldr	r3, .L289
 3823 00c6 1B68     		ldr	r3, [r3]
 3824              		.loc 1 1290 24
 3825 00c8 012B     		cmp	r3, #1
 3826 00ca 02D1     		bne	.L280
 3827              		.loc 1 1290 24 is_stmt 0 discriminator 1
 3828 00cc FB68     		ldr	r3, [r7, #12]
 3829 00ce C233     		adds	r3, r3, #194
 3830 00d0 01E0     		b	.L281
 3831              	.L280:
 3832              		.loc 1 1290 24 discriminator 2
 3833 00d2 FB68     		ldr	r3, [r7, #12]
 3834 00d4 6133     		adds	r3, r3, #97
 3835              	.L281:
 3836              		.loc 1 1290 23 is_stmt 1 discriminator 4
 3837 00d6 1B88     		ldrh	r3, [r3]	@ movhi
 3838 00d8 9AB2     		uxth	r2, r3
 3839              		.loc 1 1290 21 discriminator 4
 3840 00da 3B68     		ldr	r3, [r7]
 3841 00dc 1A80     		strh	r2, [r3]	@ movhi
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     pNOR_CFI->CFI_2 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI2_A
 3842              		.loc 1 1291 42
 3843 00de 1C4B     		ldr	r3, .L289
 3844 00e0 1B68     		ldr	r3, [r3]
 3845              		.loc 1 1291 24
 3846 00e2 012B     		cmp	r3, #1
 3847 00e4 02D1     		bne	.L282
 3848              		.loc 1 1291 24 is_stmt 0 discriminator 1
 3849 00e6 FB68     		ldr	r3, [r7, #12]
 3850 00e8 C433     		adds	r3, r3, #196
 3851 00ea 01E0     		b	.L283
 3852              	.L282:
 3853              		.loc 1 1291 24 discriminator 2
 3854 00ec FB68     		ldr	r3, [r7, #12]
 3855 00ee 6233     		adds	r3, r3, #98
 3856              	.L283:
 3857              		.loc 1 1291 23 is_stmt 1 discriminator 4
 3858 00f0 1B88     		ldrh	r3, [r3]	@ movhi
 3859 00f2 9AB2     		uxth	r2, r3
 3860              		.loc 1 1291 21 discriminator 4
 3861 00f4 3B68     		ldr	r3, [r7]
 3862 00f6 5A80     		strh	r2, [r3, #2]	@ movhi
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     pNOR_CFI->CFI_3 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI3_A
 3863              		.loc 1 1292 42
 3864 00f8 154B     		ldr	r3, .L289
 3865 00fa 1B68     		ldr	r3, [r3]
 3866              		.loc 1 1292 24
 3867 00fc 012B     		cmp	r3, #1
 3868 00fe 02D1     		bne	.L284
 3869              		.loc 1 1292 24 is_stmt 0 discriminator 1
 3870 0100 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccvyC9TP.s 			page 109


 3871 0102 C633     		adds	r3, r3, #198
 3872 0104 01E0     		b	.L285
 3873              	.L284:
 3874              		.loc 1 1292 24 discriminator 2
 3875 0106 FB68     		ldr	r3, [r7, #12]
 3876 0108 6333     		adds	r3, r3, #99
 3877              	.L285:
 3878              		.loc 1 1292 23 is_stmt 1 discriminator 4
 3879 010a 1B88     		ldrh	r3, [r3]	@ movhi
 3880 010c 9AB2     		uxth	r2, r3
 3881              		.loc 1 1292 21 discriminator 4
 3882 010e 3B68     		ldr	r3, [r7]
 3883 0110 9A80     		strh	r2, [r3, #4]	@ movhi
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     pNOR_CFI->CFI_4 = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, CFI4_A
 3884              		.loc 1 1293 42
 3885 0112 0F4B     		ldr	r3, .L289
 3886 0114 1B68     		ldr	r3, [r3]
 3887              		.loc 1 1293 24
 3888 0116 012B     		cmp	r3, #1
 3889 0118 02D1     		bne	.L286
 3890              		.loc 1 1293 24 is_stmt 0 discriminator 1
 3891 011a FB68     		ldr	r3, [r7, #12]
 3892 011c C833     		adds	r3, r3, #200
 3893 011e 01E0     		b	.L287
 3894              	.L286:
 3895              		.loc 1 1293 24 discriminator 2
 3896 0120 FB68     		ldr	r3, [r7, #12]
 3897 0122 6433     		adds	r3, r3, #100
 3898              	.L287:
 3899              		.loc 1 1293 23 is_stmt 1 discriminator 4
 3900 0124 1B88     		ldrh	r3, [r3]	@ movhi
 3901 0126 9AB2     		uxth	r2, r3
 3902              		.loc 1 1293 21 discriminator 4
 3903 0128 3B68     		ldr	r3, [r7]
 3904 012a DA80     		strh	r2, [r3, #6]	@ movhi
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Check the NOR controller state */
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = state;
 3905              		.loc 1 1296 17
 3906 012c 7B68     		ldr	r3, [r7, #4]
 3907 012e FA7A     		ldrb	r2, [r7, #11]
 3908 0130 83F84920 		strb	r2, [r3, #73]
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 3909              		.loc 1 1299 5
 3910 0134 7B68     		ldr	r3, [r7, #4]
 3911 0136 0022     		movs	r2, #0
 3912 0138 83F84820 		strb	r2, [r3, #72]
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return HAL_OK;
 3913              		.loc 1 1306 10
ARM GAS  /tmp/ccvyC9TP.s 			page 110


 3914 013c 0023     		movs	r3, #0
 3915 013e 00E0     		b	.L266
 3916              	.L268:
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 3917              		.loc 1 1303 12
 3918 0140 0123     		movs	r3, #1
 3919              	.L266:
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 3920              		.loc 1 1307 1
 3921 0142 1846     		mov	r0, r3
 3922 0144 1437     		adds	r7, r7, #20
 3923              		.cfi_def_cfa_offset 4
 3924 0146 BD46     		mov	sp, r7
 3925              		.cfi_def_cfa_register 13
 3926              		@ sp needed
 3927 0148 5DF8047B 		ldr	r7, [sp], #4
 3928              		.cfi_restore 7
 3929              		.cfi_def_cfa_offset 0
 3930 014c 7047     		bx	lr
 3931              	.L290:
 3932 014e 00BF     		.align	2
 3933              	.L289:
 3934 0150 00000000 		.word	uwNORMemoryDataWidth
 3935              		.cfi_endproc
 3936              	.LFE458:
 3938              		.section	.text.HAL_NOR_WriteOperation_Enable,"ax",%progbits
 3939              		.align	1
 3940              		.global	HAL_NOR_WriteOperation_Enable
 3941              		.syntax unified
 3942              		.thumb
 3943              		.thumb_func
 3945              	HAL_NOR_WriteOperation_Enable:
 3946              	.LFB459:
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #if (USE_HAL_NOR_REGISTER_CALLBACKS == 1)
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Register a User NOR Callback
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *         To be used to override the weak predefined callback
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param hnor : NOR handle
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param CallbackId : ID of the callback to be registered
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *        This parameter can be one of the following values:
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_INIT_CB_ID       NOR MspInit callback ID
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_DEINIT_CB_ID     NOR MspDeInit callback ID
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param pCallback : pointer to the Callback function
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval status
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_RegisterCallback(NOR_HandleTypeDef *hnor, HAL_NOR_CallbackIDTypeDef Callb
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                                            pNOR_CallbackTypeDef pCallback)
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (pCallback == NULL)
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
ARM GAS  /tmp/ccvyC9TP.s 			page 111


1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   state = hnor->State;
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if ((state == HAL_NOR_STATE_READY) || (state == HAL_NOR_STATE_RESET) || (state == HAL_NOR_STATE_P
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     switch (CallbackId)
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       case HAL_NOR_MSP_INIT_CB_ID :
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         hnor->MspInitCallback = pCallback;
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         break;
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       case HAL_NOR_MSP_DEINIT_CB_ID :
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         hnor->MspDeInitCallback = pCallback;
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         break;
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       default :
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         /* update return status */
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         status =  HAL_ERROR;
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         break;
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* update return status */
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     status =  HAL_ERROR;
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Unregister a User NOR Callback
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *         NOR Callback is redirected to the weak predefined callback
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param hnor : NOR handle
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param CallbackId : ID of the callback to be unregistered
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *        This parameter can be one of the following values:
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_INIT_CB_ID       NOR MspInit callback ID
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *          @arg @ref HAL_NOR_MSP_DEINIT_CB_ID     NOR MspDeInit callback ID
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval status
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_UnRegisterCallback(NOR_HandleTypeDef *hnor, HAL_NOR_CallbackIDTypeDef Cal
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_StatusTypeDef status = HAL_OK;
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StateTypeDef state;
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   state = hnor->State;
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if ((state == HAL_NOR_STATE_READY) || (state == HAL_NOR_STATE_RESET) || (state == HAL_NOR_STATE_P
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     switch (CallbackId)
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       case HAL_NOR_MSP_INIT_CB_ID :
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         hnor->MspInitCallback = HAL_NOR_MspInit;
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         break;
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       case HAL_NOR_MSP_DEINIT_CB_ID :
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         hnor->MspDeInitCallback = HAL_NOR_MspDeInit;
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         break;
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       default :
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         /* update return status */
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         status =  HAL_ERROR;
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         break;
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
ARM GAS  /tmp/ccvyC9TP.s 			page 112


1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* update return status */
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     status =  HAL_ERROR;
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** #endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @}
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group3 NOR Control functions
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *  @brief   management functions
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** @verbatim
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                         ##### NOR Control functions #####
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   [..]
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     This subsection provides a set of functions allowing to control dynamically
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     the NOR interface.
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** @endverbatim
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Enables dynamically NOR write operation.
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_WriteOperation_Enable(NOR_HandleTypeDef *hnor)
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 3947              		.loc 1 1426 1
 3948              		.cfi_startproc
 3949              		@ args = 0, pretend = 0, frame = 8
 3950              		@ frame_needed = 1, uses_anonymous_args = 0
 3951 0000 80B5     		push	{r7, lr}
 3952              		.cfi_def_cfa_offset 8
 3953              		.cfi_offset 7, -8
 3954              		.cfi_offset 14, -4
 3955 0002 82B0     		sub	sp, sp, #8
 3956              		.cfi_def_cfa_offset 16
 3957 0004 00AF     		add	r7, sp, #0
 3958              		.cfi_def_cfa_register 7
 3959 0006 7860     		str	r0, [r7, #4]
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->State == HAL_NOR_STATE_PROTECTED)
 3960              		.loc 1 1428 11
 3961 0008 7B68     		ldr	r3, [r7, #4]
 3962 000a 93F84930 		ldrb	r3, [r3, #73]
 3963 000e DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccvyC9TP.s 			page 113


 3964              		.loc 1 1428 6
 3965 0010 042B     		cmp	r3, #4
 3966 0012 20D1     		bne	.L292
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 3967              		.loc 1 1431 5
 3968 0014 7B68     		ldr	r3, [r7, #4]
 3969 0016 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 3970 001a 012B     		cmp	r3, #1
 3971 001c 01D1     		bne	.L293
 3972              		.loc 1 1431 5 is_stmt 0 discriminator 1
 3973 001e 0223     		movs	r3, #2
 3974              		.loc 1 1431 5
 3975 0020 1AE0     		b	.L294
 3976              	.L293:
 3977              		.loc 1 1431 5 discriminator 2
 3978 0022 7B68     		ldr	r3, [r7, #4]
 3979 0024 0122     		movs	r2, #1
 3980 0026 83F84820 		strb	r2, [r3, #72]
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 3981              		.loc 1 1434 17 is_stmt 1
 3982 002a 7B68     		ldr	r3, [r7, #4]
 3983 002c 0222     		movs	r2, #2
 3984 002e 83F84920 		strb	r2, [r3, #73]
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Enable write operation */
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     (void)FMC_NORSRAM_WriteOperation_Enable(hnor->Instance, hnor->Init.NSBank);
 3985              		.loc 1 1437 11
 3986 0032 7B68     		ldr	r3, [r7, #4]
 3987 0034 1A68     		ldr	r2, [r3]
 3988 0036 7B68     		ldr	r3, [r7, #4]
 3989 0038 9B68     		ldr	r3, [r3, #8]
 3990 003a 1946     		mov	r1, r3
 3991 003c 1046     		mov	r0, r2
 3992 003e FFF7FEFF 		bl	FMC_NORSRAM_WriteOperation_Enable
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_READY;
 3993              		.loc 1 1440 17
 3994 0042 7B68     		ldr	r3, [r7, #4]
 3995 0044 0122     		movs	r2, #1
 3996 0046 83F84920 		strb	r2, [r3, #73]
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 3997              		.loc 1 1443 5
 3998 004a 7B68     		ldr	r3, [r7, #4]
 3999 004c 0022     		movs	r2, #0
 4000 004e 83F84820 		strb	r2, [r3, #72]
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
ARM GAS  /tmp/ccvyC9TP.s 			page 114


1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return HAL_OK;
 4001              		.loc 1 1450 10
 4002 0052 0023     		movs	r3, #0
 4003 0054 00E0     		b	.L294
 4004              	.L292:
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 4005              		.loc 1 1447 12
 4006 0056 0123     		movs	r3, #1
 4007              	.L294:
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 4008              		.loc 1 1451 1
 4009 0058 1846     		mov	r0, r3
 4010 005a 0837     		adds	r7, r7, #8
 4011              		.cfi_def_cfa_offset 8
 4012 005c BD46     		mov	sp, r7
 4013              		.cfi_def_cfa_register 13
 4014              		@ sp needed
 4015 005e 80BD     		pop	{r7, pc}
 4016              		.cfi_endproc
 4017              	.LFE459:
 4019              		.section	.text.HAL_NOR_WriteOperation_Disable,"ax",%progbits
 4020              		.align	1
 4021              		.global	HAL_NOR_WriteOperation_Disable
 4022              		.syntax unified
 4023              		.thumb
 4024              		.thumb_func
 4026              	HAL_NOR_WriteOperation_Disable:
 4027              	.LFB460:
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Disables dynamically NOR write operation.
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval HAL status
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_StatusTypeDef HAL_NOR_WriteOperation_Disable(NOR_HandleTypeDef *hnor)
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 4028              		.loc 1 1460 1
 4029              		.cfi_startproc
 4030              		@ args = 0, pretend = 0, frame = 8
 4031              		@ frame_needed = 1, uses_anonymous_args = 0
 4032 0000 80B5     		push	{r7, lr}
 4033              		.cfi_def_cfa_offset 8
 4034              		.cfi_offset 7, -8
 4035              		.cfi_offset 14, -4
 4036 0002 82B0     		sub	sp, sp, #8
 4037              		.cfi_def_cfa_offset 16
 4038 0004 00AF     		add	r7, sp, #0
 4039              		.cfi_def_cfa_register 7
 4040 0006 7860     		str	r0, [r7, #4]
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Check the NOR controller state */
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->State == HAL_NOR_STATE_READY)
 4041              		.loc 1 1462 11
 4042 0008 7B68     		ldr	r3, [r7, #4]
 4043 000a 93F84930 		ldrb	r3, [r3, #73]
 4044 000e DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccvyC9TP.s 			page 115


 4045              		.loc 1 1462 6
 4046 0010 012B     		cmp	r3, #1
 4047 0012 20D1     		bne	.L297
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process Locked */
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_LOCK(hnor);
 4048              		.loc 1 1465 5
 4049 0014 7B68     		ldr	r3, [r7, #4]
 4050 0016 93F84830 		ldrb	r3, [r3, #72]	@ zero_extendqisi2
 4051 001a 012B     		cmp	r3, #1
 4052 001c 01D1     		bne	.L298
 4053              		.loc 1 1465 5 is_stmt 0 discriminator 1
 4054 001e 0223     		movs	r3, #2
 4055              		.loc 1 1465 5
 4056 0020 1AE0     		b	.L299
 4057              	.L298:
 4058              		.loc 1 1465 5 discriminator 2
 4059 0022 7B68     		ldr	r3, [r7, #4]
 4060 0024 0122     		movs	r2, #1
 4061 0026 83F84820 		strb	r2, [r3, #72]
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_BUSY;
 4062              		.loc 1 1468 17 is_stmt 1
 4063 002a 7B68     		ldr	r3, [r7, #4]
 4064 002c 0222     		movs	r2, #2
 4065 002e 83F84920 		strb	r2, [r3, #73]
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Disable write operation */
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     (void)FMC_NORSRAM_WriteOperation_Disable(hnor->Instance, hnor->Init.NSBank);
 4066              		.loc 1 1471 11
 4067 0032 7B68     		ldr	r3, [r7, #4]
 4068 0034 1A68     		ldr	r2, [r3]
 4069 0036 7B68     		ldr	r3, [r7, #4]
 4070 0038 9B68     		ldr	r3, [r3, #8]
 4071 003a 1946     		mov	r1, r3
 4072 003c 1046     		mov	r0, r2
 4073 003e FFF7FEFF 		bl	FMC_NORSRAM_WriteOperation_Disable
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Update the NOR controller state */
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     hnor->State = HAL_NOR_STATE_PROTECTED;
 4074              		.loc 1 1474 17
 4075 0042 7B68     		ldr	r3, [r7, #4]
 4076 0044 0422     		movs	r2, #4
 4077 0046 83F84920 		strb	r2, [r3, #73]
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Process unlocked */
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     __HAL_UNLOCK(hnor);
 4078              		.loc 1 1477 5
 4079 004a 7B68     		ldr	r3, [r7, #4]
 4080 004c 0022     		movs	r2, #0
 4081 004e 83F84820 		strb	r2, [r3, #72]
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     return HAL_ERROR;
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
ARM GAS  /tmp/ccvyC9TP.s 			page 116


1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return HAL_OK;
 4082              		.loc 1 1484 10
 4083 0052 0023     		movs	r3, #0
 4084 0054 00E0     		b	.L299
 4085              	.L297:
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
 4086              		.loc 1 1481 12
 4087 0056 0123     		movs	r3, #1
 4088              	.L299:
1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 4089              		.loc 1 1485 1
 4090 0058 1846     		mov	r0, r3
 4091 005a 0837     		adds	r7, r7, #8
 4092              		.cfi_def_cfa_offset 8
 4093 005c BD46     		mov	sp, r7
 4094              		.cfi_def_cfa_register 13
 4095              		@ sp needed
 4096 005e 80BD     		pop	{r7, pc}
 4097              		.cfi_endproc
 4098              	.LFE460:
 4100              		.section	.text.HAL_NOR_GetState,"ax",%progbits
 4101              		.align	1
 4102              		.global	HAL_NOR_GetState
 4103              		.syntax unified
 4104              		.thumb
 4105              		.thumb_func
 4107              	HAL_NOR_GetState:
 4108              	.LFB461:
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @}
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /** @defgroup NOR_Exported_Functions_Group4 NOR State functions
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *  @brief   Peripheral State functions
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** @verbatim
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****                       ##### NOR State functions #####
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   ==============================================================================
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   [..]
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     This subsection permits to get in run-time the status of the NOR controller
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     and the data flow.
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** @endverbatim
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @{
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  return the NOR controller state
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval NOR controller state
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_NOR_StateTypeDef HAL_NOR_GetState(const NOR_HandleTypeDef *hnor)
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
ARM GAS  /tmp/ccvyC9TP.s 			page 117


 4109              		.loc 1 1513 1
 4110              		.cfi_startproc
 4111              		@ args = 0, pretend = 0, frame = 8
 4112              		@ frame_needed = 1, uses_anonymous_args = 0
 4113              		@ link register save eliminated.
 4114 0000 80B4     		push	{r7}
 4115              		.cfi_def_cfa_offset 4
 4116              		.cfi_offset 7, -4
 4117 0002 83B0     		sub	sp, sp, #12
 4118              		.cfi_def_cfa_offset 16
 4119 0004 00AF     		add	r7, sp, #0
 4120              		.cfi_def_cfa_register 7
 4121 0006 7860     		str	r0, [r7, #4]
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return hnor->State;
 4122              		.loc 1 1514 14
 4123 0008 7B68     		ldr	r3, [r7, #4]
 4124 000a 93F84930 		ldrb	r3, [r3, #73]
 4125 000e DBB2     		uxtb	r3, r3
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 4126              		.loc 1 1515 1
 4127 0010 1846     		mov	r0, r3
 4128 0012 0C37     		adds	r7, r7, #12
 4129              		.cfi_def_cfa_offset 4
 4130 0014 BD46     		mov	sp, r7
 4131              		.cfi_def_cfa_register 13
 4132              		@ sp needed
 4133 0016 5DF8047B 		ldr	r7, [sp], #4
 4134              		.cfi_restore 7
 4135              		.cfi_def_cfa_offset 0
 4136 001a 7047     		bx	lr
 4137              		.cfi_endproc
 4138              	.LFE461:
 4140              		.section	.text.HAL_NOR_GetStatus,"ax",%progbits
 4141              		.align	1
 4142              		.global	HAL_NOR_GetStatus
 4143              		.syntax unified
 4144              		.thumb
 4145              		.thumb_func
 4147              	HAL_NOR_GetStatus:
 4148              	.LFB462:
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** /**
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @brief  Returns the NOR operation status.
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *                the configuration information for NOR module.
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  Address Device address
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @param  Timeout NOR programming Timeout
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   * @retval NOR_Status The returned value can be: HAL_NOR_STATUS_SUCCESS, HAL_NOR_STATUS_ERROR
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   *         or HAL_NOR_STATUS_TIMEOUT
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   */
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** {
 4149              		.loc 1 1527 1
 4150              		.cfi_startproc
 4151              		@ args = 0, pretend = 0, frame = 32
 4152              		@ frame_needed = 1, uses_anonymous_args = 0
 4153 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccvyC9TP.s 			page 118


 4154              		.cfi_def_cfa_offset 8
 4155              		.cfi_offset 7, -8
 4156              		.cfi_offset 14, -4
 4157 0002 88B0     		sub	sp, sp, #32
 4158              		.cfi_def_cfa_offset 40
 4159 0004 00AF     		add	r7, sp, #0
 4160              		.cfi_def_cfa_register 7
 4161 0006 F860     		str	r0, [r7, #12]
 4162 0008 B960     		str	r1, [r7, #8]
 4163 000a 7A60     		str	r2, [r7, #4]
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_StatusTypeDef status = HAL_NOR_STATUS_ONGOING;
 4164              		.loc 1 1528 25
 4165 000c 0123     		movs	r3, #1
 4166 000e FB77     		strb	r3, [r7, #31]
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint16_t tmpsr1;
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint16_t tmpsr2;
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   uint32_t tickstart;
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Poll on NOR memory Ready/Busy signal ------------------------------------*/
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   HAL_NOR_MspWait(hnor, Timeout);
 4167              		.loc 1 1534 3
 4168 0010 7968     		ldr	r1, [r7, #4]
 4169 0012 F868     		ldr	r0, [r7, #12]
 4170 0014 FFF7FEFF 		bl	HAL_NOR_MspWait
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Get the NOR memory operation status -------------------------------------*/
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Get tick */
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   tickstart = HAL_GetTick();
 4171              		.loc 1 1539 15
 4172 0018 FFF7FEFF 		bl	HAL_GetTick
 4173 001c B861     		str	r0, [r7, #24]
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   if (hnor->CommandSet == NOR_AMD_FUJITSU_COMMAND_SET)
 4174              		.loc 1 1541 11
 4175 001e FB68     		ldr	r3, [r7, #12]
 4176 0020 DB6C     		ldr	r3, [r3, #76]
 4177              		.loc 1 1541 6
 4178 0022 022B     		cmp	r3, #2
 4179 0024 46D1     		bne	.L304
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     while ((status != HAL_NOR_STATUS_SUCCESS) && (status != HAL_NOR_STATUS_TIMEOUT))
 4180              		.loc 1 1543 11
 4181 0026 3EE0     		b	.L305
 4182              	.L313:
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Check for the Timeout */
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (Timeout != HAL_MAX_DELAY)
 4183              		.loc 1 1546 10
 4184 0028 7B68     		ldr	r3, [r7, #4]
 4185 002a B3F1FF3F 		cmp	r3, #-1
 4186 002e 0CD0     		beq	.L306
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 4187              		.loc 1 1548 15
 4188 0030 FFF7FEFF 		bl	HAL_GetTick
 4189 0034 0246     		mov	r2, r0
ARM GAS  /tmp/ccvyC9TP.s 			page 119


 4190              		.loc 1 1548 29 discriminator 1
 4191 0036 BB69     		ldr	r3, [r7, #24]
 4192 0038 D31A     		subs	r3, r2, r3
 4193              		.loc 1 1548 12 discriminator 1
 4194 003a 7A68     		ldr	r2, [r7, #4]
 4195 003c 9A42     		cmp	r2, r3
 4196 003e 02D3     		bcc	.L307
 4197              		.loc 1 1548 53 discriminator 1
 4198 0040 7B68     		ldr	r3, [r7, #4]
 4199 0042 002B     		cmp	r3, #0
 4200 0044 01D1     		bne	.L306
 4201              	.L307:
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         {
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           status = HAL_NOR_STATUS_TIMEOUT;
 4202              		.loc 1 1550 18
 4203 0046 0323     		movs	r3, #3
 4204 0048 FB77     		strb	r3, [r7, #31]
 4205              	.L306:
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         }
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Read NOR status register (DQ6 and DQ5) */
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       tmpsr1 = *(__IO uint16_t *)Address;
 4206              		.loc 1 1555 17
 4207 004a BB68     		ldr	r3, [r7, #8]
 4208              		.loc 1 1555 14
 4209 004c 1B88     		ldrh	r3, [r3]	@ movhi
 4210 004e BB82     		strh	r3, [r7, #20]	@ movhi
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       tmpsr2 = *(__IO uint16_t *)Address;
 4211              		.loc 1 1556 17
 4212 0050 BB68     		ldr	r3, [r7, #8]
 4213              		.loc 1 1556 14
 4214 0052 1B88     		ldrh	r3, [r3]	@ movhi
 4215 0054 FB82     		strh	r3, [r7, #22]	@ movhi
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if ((tmpsr1 & NOR_MASK_STATUS_DQ6) == (tmpsr2 & NOR_MASK_STATUS_DQ6))
 4216              		.loc 1 1559 42
 4217 0056 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 4218 0058 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 4219 005a 5340     		eors	r3, r3, r2
 4220 005c 9BB2     		uxth	r3, r3
 4221 005e 03F04003 		and	r3, r3, #64
 4222              		.loc 1 1559 10
 4223 0062 002B     		cmp	r3, #0
 4224 0064 01D1     		bne	.L308
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         return HAL_NOR_STATUS_SUCCESS ;
 4225              		.loc 1 1561 16
 4226 0066 0023     		movs	r3, #0
 4227 0068 64E0     		b	.L309
 4228              	.L308:
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if ((tmpsr1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 4229              		.loc 1 1564 19
 4230 006a BB8A     		ldrh	r3, [r7, #20]
ARM GAS  /tmp/ccvyC9TP.s 			page 120


 4231 006c 03F02003 		and	r3, r3, #32
 4232              		.loc 1 1564 10
 4233 0070 002B     		cmp	r3, #0
 4234 0072 01D0     		beq	.L310
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         status = HAL_NOR_STATUS_ONGOING;
 4235              		.loc 1 1566 16
 4236 0074 0123     		movs	r3, #1
 4237 0076 FB77     		strb	r3, [r7, #31]
 4238              	.L310:
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       tmpsr1 = *(__IO uint16_t *)Address;
 4239              		.loc 1 1569 17
 4240 0078 BB68     		ldr	r3, [r7, #8]
 4241              		.loc 1 1569 14
 4242 007a 1B88     		ldrh	r3, [r3]	@ movhi
 4243 007c BB82     		strh	r3, [r7, #20]	@ movhi
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       tmpsr2 = *(__IO uint16_t *)Address;
 4244              		.loc 1 1570 17
 4245 007e BB68     		ldr	r3, [r7, #8]
 4246              		.loc 1 1570 14
 4247 0080 1B88     		ldrh	r3, [r3]	@ movhi
 4248 0082 FB82     		strh	r3, [r7, #22]	@ movhi
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if ((tmpsr1 & NOR_MASK_STATUS_DQ6) == (tmpsr2 & NOR_MASK_STATUS_DQ6))
 4249              		.loc 1 1573 42
 4250 0084 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 4251 0086 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 4252 0088 5340     		eors	r3, r3, r2
 4253 008a 9BB2     		uxth	r3, r3
 4254 008c 03F04003 		and	r3, r3, #64
 4255              		.loc 1 1573 10
 4256 0090 002B     		cmp	r3, #0
 4257 0092 01D1     		bne	.L311
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         return HAL_NOR_STATUS_SUCCESS;
 4258              		.loc 1 1575 16
 4259 0094 0023     		movs	r3, #0
 4260 0096 4DE0     		b	.L309
 4261              	.L311:
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if ((tmpsr1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 4262              		.loc 1 1577 19
 4263 0098 BB8A     		ldrh	r3, [r7, #20]
 4264 009a 03F02003 		and	r3, r3, #32
 4265              		.loc 1 1577 10
 4266 009e 002B     		cmp	r3, #0
 4267 00a0 01D0     		beq	.L305
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         return HAL_NOR_STATUS_ERROR;
 4268              		.loc 1 1579 16
 4269 00a2 0223     		movs	r3, #2
 4270 00a4 46E0     		b	.L309
 4271              	.L305:
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
ARM GAS  /tmp/ccvyC9TP.s 			page 121


 4272              		.loc 1 1543 47
 4273 00a6 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 4274 00a8 002B     		cmp	r3, #0
 4275 00aa 42D0     		beq	.L312
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
 4276              		.loc 1 1543 47 is_stmt 0 discriminator 1
 4277 00ac FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 4278 00ae 032B     		cmp	r3, #3
 4279 00b0 BAD1     		bne	.L313
 4280 00b2 3EE0     		b	.L312
 4281              	.L304:
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else if (hnor->CommandSet == NOR_INTEL_SHARP_EXT_COMMAND_SET)
 4282              		.loc 1 1583 16 is_stmt 1
 4283 00b4 FB68     		ldr	r3, [r7, #12]
 4284 00b6 DB6C     		ldr	r3, [r3, #76]
 4285              		.loc 1 1583 11
 4286 00b8 012B     		cmp	r3, #1
 4287 00ba 38D1     		bne	.L314
 4288              	.L317:
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     do
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(Address, NOR_CMD_READ_STATUS_REG);
 4289              		.loc 1 1587 7
 4290 00bc BB68     		ldr	r3, [r7, #8]
 4291 00be 7022     		movs	r2, #112
 4292 00c0 1A80     		strh	r2, [r3]	@ movhi
 4293              	.LBB280:
 4294              	.LBB281:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 4295              		.loc 2 946 3
 4296              		.syntax unified
 4297              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 4298 00c2 BFF34F8F 		dsb 0xF
 4299              	@ 0 "" 2
 4300              		.loc 2 947 1
 4301              		.thumb
 4302              		.syntax unified
 4303 00c6 00BF     		nop
 4304              	.LBE281:
 4305              	.LBE280:
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       tmpsr2 = *(__IO uint16_t *)(Address);
 4306              		.loc 1 1588 17
 4307 00c8 BB68     		ldr	r3, [r7, #8]
 4308              		.loc 1 1588 14
 4309 00ca 1B88     		ldrh	r3, [r3]	@ movhi
 4310 00cc FB82     		strh	r3, [r7, #22]	@ movhi
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Check for the Timeout */
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       if (Timeout != HAL_MAX_DELAY)
 4311              		.loc 1 1591 10
 4312 00ce 7B68     		ldr	r3, [r7, #4]
 4313 00d0 B3F1FF3F 		cmp	r3, #-1
 4314 00d4 0CD0     		beq	.L315
ARM GAS  /tmp/ccvyC9TP.s 			page 122


1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       {
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 4315              		.loc 1 1593 15
 4316 00d6 FFF7FEFF 		bl	HAL_GetTick
 4317 00da 0246     		mov	r2, r0
 4318              		.loc 1 1593 29 discriminator 1
 4319 00dc BB69     		ldr	r3, [r7, #24]
 4320 00de D31A     		subs	r3, r2, r3
 4321              		.loc 1 1593 12 discriminator 1
 4322 00e0 7A68     		ldr	r2, [r7, #4]
 4323 00e2 9A42     		cmp	r2, r3
 4324 00e4 02D3     		bcc	.L316
 4325              		.loc 1 1593 53 discriminator 1
 4326 00e6 7B68     		ldr	r3, [r7, #4]
 4327 00e8 002B     		cmp	r3, #0
 4328 00ea 01D1     		bne	.L315
 4329              	.L316:
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         {
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****           return HAL_NOR_STATUS_TIMEOUT;
 4330              		.loc 1 1595 18
 4331 00ec 0323     		movs	r3, #3
 4332 00ee 21E0     		b	.L309
 4333              	.L315:
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****         }
1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       }
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     } while ((tmpsr2 & NOR_MASK_STATUS_DQ7) == 0U);
 4334              		.loc 1 1598 22
 4335 00f0 FB8A     		ldrh	r3, [r7, #22]
 4336 00f2 03F08003 		and	r3, r3, #128
 4337              		.loc 1 1598 45
 4338 00f6 002B     		cmp	r3, #0
 4339 00f8 E0D0     		beq	.L317
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     NOR_WRITE(Address, NOR_CMD_READ_STATUS_REG);
 4340              		.loc 1 1600 5
 4341 00fa BB68     		ldr	r3, [r7, #8]
 4342 00fc 7022     		movs	r2, #112
 4343 00fe 1A80     		strh	r2, [r3]	@ movhi
 4344              	.LBB282:
 4345              	.LBB283:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 4346              		.loc 2 946 3
 4347              		.syntax unified
 4348              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 4349 0100 BFF34F8F 		dsb 0xF
 4350              	@ 0 "" 2
 4351              		.loc 2 947 1
 4352              		.thumb
 4353              		.syntax unified
 4354 0104 00BF     		nop
 4355              	.LBE283:
 4356              	.LBE282:
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     tmpsr1 = *(__IO uint16_t *)(Address);
 4357              		.loc 1 1601 15
 4358 0106 BB68     		ldr	r3, [r7, #8]
 4359              		.loc 1 1601 12
 4360 0108 1B88     		ldrh	r3, [r3]	@ movhi
ARM GAS  /tmp/ccvyC9TP.s 			page 123


 4361 010a BB82     		strh	r3, [r7, #20]	@ movhi
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     if ((tmpsr1  & (NOR_MASK_STATUS_DQ5 | NOR_MASK_STATUS_DQ4)) != 0U)
 4362              		.loc 1 1602 18
 4363 010c BB8A     		ldrh	r3, [r7, #20]
 4364 010e 03F03003 		and	r3, r3, #48
 4365              		.loc 1 1602 8
 4366 0112 002B     		cmp	r3, #0
 4367 0114 08D0     		beq	.L318
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       /* Clear the Status Register  */
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       NOR_WRITE(Address, NOR_CMD_READ_STATUS_REG);
 4368              		.loc 1 1605 7
 4369 0116 BB68     		ldr	r3, [r7, #8]
 4370 0118 7022     		movs	r2, #112
 4371 011a 1A80     		strh	r2, [r3]	@ movhi
 4372              	.LBB284:
 4373              	.LBB285:
 946:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 4374              		.loc 2 946 3
 4375              		.syntax unified
 4376              	@ 946 "Drivers/CMSIS/Core/Include/cmsis_gcc.h" 1
 4377 011c BFF34F8F 		dsb 0xF
 4378              	@ 0 "" 2
 4379              		.loc 2 947 1
 4380              		.thumb
 4381              		.syntax unified
 4382 0120 00BF     		nop
 4383              	.LBE285:
 4384              	.LBE284:
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_NOR_STATUS_ERROR;
 4385              		.loc 1 1606 14
 4386 0122 0223     		movs	r3, #2
 4387 0124 FB77     		strb	r3, [r7, #31]
 4388 0126 04E0     		b	.L312
 4389              	.L318:
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     else
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     {
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****       status = HAL_NOR_STATUS_SUCCESS;
 4390              		.loc 1 1610 14
 4391 0128 0023     		movs	r3, #0
 4392 012a FB77     		strb	r3, [r7, #31]
 4393 012c 01E0     		b	.L312
 4394              	.L314:
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     }
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   else
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   {
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     /* Primary command set not supported by the driver */
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****     status = HAL_NOR_STATUS_ERROR;
 4395              		.loc 1 1616 12
 4396 012e 0223     		movs	r3, #2
 4397 0130 FB77     		strb	r3, [r7, #31]
 4398              	.L312:
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   }
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** 
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   /* Return the operation status */
ARM GAS  /tmp/ccvyC9TP.s 			page 124


1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c ****   return status;
 4399              		.loc 1 1620 10
 4400 0132 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 4401              	.L309:
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c **** }
 4402              		.loc 1 1621 1
 4403 0134 1846     		mov	r0, r3
 4404 0136 2037     		adds	r7, r7, #32
 4405              		.cfi_def_cfa_offset 8
 4406 0138 BD46     		mov	sp, r7
 4407              		.cfi_def_cfa_register 13
 4408              		@ sp needed
 4409 013a 80BD     		pop	{r7, pc}
 4410              		.cfi_endproc
 4411              	.LFE462:
 4413              		.text
 4414              	.Letext0:
 4415              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 4416              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 4417              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 4418              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_fmc.h"
 4419              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_nor.h"
 4420              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
 4421              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccvyC9TP.s 			page 125


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_nor.c
     /tmp/ccvyC9TP.s:21     .rodata.CHANNEL_OFFSET_TAB:00000000 $d
     /tmp/ccvyC9TP.s:24     .rodata.CHANNEL_OFFSET_TAB:00000000 CHANNEL_OFFSET_TAB
     /tmp/ccvyC9TP.s:27     .bss.uwNORMemoryDataWidth:00000000 $d
     /tmp/ccvyC9TP.s:30     .bss.uwNORMemoryDataWidth:00000000 uwNORMemoryDataWidth
     /tmp/ccvyC9TP.s:33     .text.HAL_NOR_Init:00000000 $t
     /tmp/ccvyC9TP.s:39     .text.HAL_NOR_Init:00000000 HAL_NOR_Init
     /tmp/ccvyC9TP.s:376    .text.HAL_NOR_MspInit:00000000 HAL_NOR_MspInit
     /tmp/ccvyC9TP.s:923    .text.HAL_NOR_ReturnToReadMode:00000000 HAL_NOR_ReturnToReadMode
     /tmp/ccvyC9TP.s:310    .text.HAL_NOR_Init:0000016c $d
     /tmp/ccvyC9TP.s:315    .text.HAL_NOR_DeInit:00000000 $t
     /tmp/ccvyC9TP.s:321    .text.HAL_NOR_DeInit:00000000 HAL_NOR_DeInit
     /tmp/ccvyC9TP.s:412    .text.HAL_NOR_MspDeInit:00000000 HAL_NOR_MspDeInit
     /tmp/ccvyC9TP.s:370    .text.HAL_NOR_MspInit:00000000 $t
     /tmp/ccvyC9TP.s:406    .text.HAL_NOR_MspDeInit:00000000 $t
     /tmp/ccvyC9TP.s:442    .text.HAL_NOR_MspWait:00000000 $t
     /tmp/ccvyC9TP.s:448    .text.HAL_NOR_MspWait:00000000 HAL_NOR_MspWait
     /tmp/ccvyC9TP.s:479    .text.HAL_NOR_Read_ID:00000000 $t
     /tmp/ccvyC9TP.s:485    .text.HAL_NOR_Read_ID:00000000 HAL_NOR_Read_ID
     /tmp/ccvyC9TP.s:912    .text.HAL_NOR_Read_ID:000001f4 $d
     /tmp/ccvyC9TP.s:917    .text.HAL_NOR_ReturnToReadMode:00000000 $t
     /tmp/ccvyC9TP.s:1102   .text.HAL_NOR_Read:00000000 $t
     /tmp/ccvyC9TP.s:1108   .text.HAL_NOR_Read:00000000 HAL_NOR_Read
     /tmp/ccvyC9TP.s:1473   .text.HAL_NOR_Read:000001a8 $d
     /tmp/ccvyC9TP.s:1478   .text.HAL_NOR_Program:00000000 $t
     /tmp/ccvyC9TP.s:1484   .text.HAL_NOR_Program:00000000 HAL_NOR_Program
     /tmp/ccvyC9TP.s:1853   .text.HAL_NOR_Program:000001a4 $d
     /tmp/ccvyC9TP.s:1858   .text.HAL_NOR_ReadBuffer:00000000 $t
     /tmp/ccvyC9TP.s:1864   .text.HAL_NOR_ReadBuffer:00000000 HAL_NOR_ReadBuffer
     /tmp/ccvyC9TP.s:2259   .text.HAL_NOR_ReadBuffer:000001d0 $d
     /tmp/ccvyC9TP.s:2264   .text.HAL_NOR_ProgramBuffer:00000000 $t
     /tmp/ccvyC9TP.s:2270   .text.HAL_NOR_ProgramBuffer:00000000 HAL_NOR_ProgramBuffer
     /tmp/ccvyC9TP.s:2729   .text.HAL_NOR_ProgramBuffer:00000200 $d
     /tmp/ccvyC9TP.s:2734   .text.HAL_NOR_Erase_Block:00000000 $t
     /tmp/ccvyC9TP.s:2740   .text.HAL_NOR_Erase_Block:00000000 HAL_NOR_Erase_Block
     /tmp/ccvyC9TP.s:3225   .text.HAL_NOR_Erase_Block:00000218 $d
     /tmp/ccvyC9TP.s:3230   .text.HAL_NOR_Erase_Chip:00000000 $t
     /tmp/ccvyC9TP.s:3236   .text.HAL_NOR_Erase_Chip:00000000 HAL_NOR_Erase_Chip
     /tmp/ccvyC9TP.s:3647   .text.HAL_NOR_Erase_Chip:000001dc $d
     /tmp/ccvyC9TP.s:3652   .text.HAL_NOR_Read_CFI:00000000 $t
     /tmp/ccvyC9TP.s:3658   .text.HAL_NOR_Read_CFI:00000000 HAL_NOR_Read_CFI
     /tmp/ccvyC9TP.s:3934   .text.HAL_NOR_Read_CFI:00000150 $d
     /tmp/ccvyC9TP.s:3939   .text.HAL_NOR_WriteOperation_Enable:00000000 $t
     /tmp/ccvyC9TP.s:3945   .text.HAL_NOR_WriteOperation_Enable:00000000 HAL_NOR_WriteOperation_Enable
     /tmp/ccvyC9TP.s:4020   .text.HAL_NOR_WriteOperation_Disable:00000000 $t
     /tmp/ccvyC9TP.s:4026   .text.HAL_NOR_WriteOperation_Disable:00000000 HAL_NOR_WriteOperation_Disable
     /tmp/ccvyC9TP.s:4101   .text.HAL_NOR_GetState:00000000 $t
     /tmp/ccvyC9TP.s:4107   .text.HAL_NOR_GetState:00000000 HAL_NOR_GetState
     /tmp/ccvyC9TP.s:4141   .text.HAL_NOR_GetStatus:00000000 $t
     /tmp/ccvyC9TP.s:4147   .text.HAL_NOR_GetStatus:00000000 HAL_NOR_GetStatus
                           .group:00000000 wm4.0.e7b64c2c371cf922f2c8028878d5c18e
                           .group:00000000 wm4.stm32l4xx_hal_conf.h.23.286c2f63aaa73ed97ffb4d26f7caa6e9
                           .group:00000000 wm4.stm32l4xx.h.38.9f5830373ca31b8a3cd182fdc6c7b69a
                           .group:00000000 wm4.stm32l475xx.h.34.2f1a75aed66751e299f09004aef64973
                           .group:00000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
ARM GAS  /tmp/ccvyC9TP.s 			page 126


                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32l475xx.h.423.4d783859c9ac66890c9807dd7bd3a4db
                           .group:00000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:00000000 wm4.stm32_hal_legacy.h.22.08b8350ccf512ba8d98002fb33e7cbe5
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32l4xx_hal_def.h.58.1058a33f7217e935f2a6b51956d66a69
                           .group:00000000 wm4.stm32l4xx_hal_rcc.h.156.ab8eecc4e10f4827a2aa75d3549a356d
                           .group:00000000 wm4.stm32l4xx_hal_rcc_ex.h.20.4a82a27d561b6d42fa16a54f82e29067
                           .group:00000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:00000000 wm4.stm32l4xx_hal_gpio_ex.h.21.7ea705f5185dd3c6b8ea336f2858cd46
                           .group:00000000 wm4.stm32l4xx_ll_dma.h.21.b30e7f48d60d1fc53041ec1e3fd6e54a
                           .group:00000000 wm4.stm32l4xx_hal_dma.h.166.54a7f8d65cee6f051d541dc010387b5a
                           .group:00000000 wm4.stm32l4xx_hal_dfsdm.h.21.6785e38d00075079c7f2e5657def82ae
                           .group:00000000 wm4.stm32l4xx_hal_cortex.h.21.cb491126bd2d6f44e90b66f27acb8434
                           .group:00000000 wm4.stm32l4xx_ll_adc.h.21.0c578f71501c74365c67044efed214d6
                           .group:00000000 wm4.stm32l4xx_hal_adc.h.411.68f60682cdb20556089756a482f23764
                           .group:00000000 wm4.stm32l4xx_hal_adc_ex.h.21.7b82cb80166a21dfa8cb3e2fa8f8e654
                           .group:00000000 wm4.stm32l4xx_hal_can.h.21.5019586d8e7137c0cec16eb1f9d6677b
                           .group:00000000 wm4.stm32l4xx_ll_exti.h.21.d866eff070d6f999af2ce4ea60aa40ac
                           .group:00000000 wm4.stm32l4xx_hal_comp.h.87.7f14cb673a463359c83faa552328844d
                           .group:00000000 wm4.stm32l4xx_hal_crc.h.21.4c36a140cca35e6a8e478e76c6ad98e3
                           .group:00000000 wm4.stm32l4xx_hal_crc_ex.h.21.9cc3dead436542d416ee5572c231a242
                           .group:00000000 wm4.stm32l4xx_hal_dac.h.21.69feba704135531cf3d9b92de27b71d5
                           .group:00000000 wm4.stm32l4xx_hal_dac_ex.h.21.c86699169bead5415cc3e94027b67df4
                           .group:00000000 wm4.stm32l4xx_hal_exti.h.21.242e0410874d91d6d7523948fff74125
                           .group:00000000 wm4.stm32l4xx_hal_firewall.h.21.7ed44f4228fcc2ef96d2177dd8632645
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.20.5e337018ccfa211b4afe888a79aae9f5
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.846.0445f6ea07a3f9aac82891c8687d96fb
                           .group:00000000 wm4.stm32l4xx_ll_usb.h.21.5b5e42fb72a33dd326d7b20064953946
                           .group:00000000 wm4.stm32l4xx_hal_hcd.h.107.73f2fd24f57e8822da5cc86bd5ad3dfd
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.21.e7fc2065051c77019a818818e4a637d8
                           .group:00000000 wm4.stm32l4xx_hal_i2c_ex.h.21.ad4ad4e558d4fec06df87d163a6927d7
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.737.fa3908c81294cf0f9894ae336466002c
                           .group:00000000 wm4.stm32l4xx_hal_irda.h.21.136c042f9eef333167a549cc099df0c9
                           .group:00000000 wm4.stm32l4xx_hal_irda_ex.h.21.e0ada4e6d2b2cadfb512dd3c8ac0a637
                           .group:00000000 wm4.stm32l4xx_hal_iwdg.h.21.f94ca75f2fe1ebc7a2a8d0f5b58d8430
                           .group:00000000 wm4.stm32l4xx_hal_lptim.h.21.78222ea6639fc8c02789d293a048991e
                           .group:00000000 wm4.stm32l4xx_ll_sdmmc.h.21.65a5a8696b6ca7b87cc93d218084d702
                           .group:00000000 wm4.stm32l4xx_hal_mmc.h.69.8f4159f0a88ef1ebc33c58a8f10362b9
                           .group:00000000 wm4.stm32l4xx_ll_fmc.h.21.156a244c55010643ee92c6119049cb68
                           .group:00000000 wm4.stm32l4xx_hal_nand.h.176.9bfeac6e4e757991088bbd0df44e2be9
                           .group:00000000 wm4.stm32l4xx_hal_nor.h.21.d47e91e825f466bbac02fac0a7845a7a
                           .group:00000000 wm4.stm32l4xx_hal_opamp.h.21.9d841e1eaccee939f247b3f973f8af5f
                           .group:00000000 wm4.stm32l4xx_hal_pcd.h.169.addb1fac652268a18a0707cfcb5e2e47
                           .group:00000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
                           .group:00000000 wm4.stm32l4xx_hal_pwr_ex.h.21.65ad8bbdbcb1950d945c0de10f22dc80
                           .group:00000000 wm4.stm32l4xx_hal_qspi.h.21.0291dad4eaa82101f2f77d76315c9b12
                           .group:00000000 wm4.stm32l4xx_hal_rng.h.21.96593715bdeab0c74ac9dfc538fb2feb
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.21.9da6b1aeebde99930891f803cb7f9678
                           .group:00000000 wm4.stm32l4xx_hal_rtc_ex.h.21.c692539378320719c7f2a2da1ca64502
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.999.c8bd9450c783628bd606ecb31bea5cc9
                           .group:00000000 wm4.stm32l4xx_hal_sai.h.21.c1165aaf2bbde65fae28ed4817be5cc5
                           .group:00000000 wm4.stm32l4xx_hal_sd.h.21.b395c90a87e82f7e8d77d4a518036063
                           .group:00000000 wm4.stm32l4xx_hal_smartcard.h.21.423c3ad63e0df35b864303e89e6d253c
ARM GAS  /tmp/ccvyC9TP.s 			page 127


                           .group:00000000 wm4.stm32l4xx_hal_smartcard_ex.h.21.801a2ce9252a785aec000b3fc7667a74
                           .group:00000000 wm4.stm32l4xx_hal_smbus.h.21.7480adb16468bfdce819ee591f21299e
                           .group:00000000 wm4.stm32l4xx_hal_smbus_ex.h.21.bdc715f5f6fb6612a871d3c03c3b871f
                           .group:00000000 wm4.stm32l4xx_hal_spi.h.21.3b51f9f7b241962f6b3483c47a43334f
                           .group:00000000 wm4.stm32l4xx_hal_sram.h.21.285210181e158bddc1cdde63dde572fd
                           .group:00000000 wm4.stm32l4xx_hal_swpmi.h.21.787f994f40b117a62aad9a6dd408b8fc
                           .group:00000000 wm4.stm32l4xx_hal_tim.h.21.d190832030e7505384ad081daa7ba8d6
                           .group:00000000 wm4.stm32l4xx_hal_tim_ex.h.21.1d0860218366ee9f64a97fd8af0ddee1
                           .group:00000000 wm4.stm32l4xx_hal_tsc.h.21.e9010049847ea38297d4b95a5ede0d8c
                           .group:00000000 wm4.stm32l4xx_hal_uart.h.21.480c0a64ca01596a921cda9dceb01df4
                           .group:00000000 wm4.stm32l4xx_hal_uart_ex.h.21.d793e64693c93af07c90464aef42bd83
                           .group:00000000 wm4.stm32l4xx_hal_usart.h.21.561c0058e33cb8df6671dcd29d5d25f9
                           .group:00000000 wm4.stm32l4xx_hal_usart_ex.h.21.111da650523691ebc80d64103d7b26e5
                           .group:00000000 wm4.stm32l4xx_hal_wwdg.h.21.073aa79d58120ae4fb8590c46b210051
                           .group:00000000 wm4.stm32l4xx_hal.h.75.d364b3778b3801d2f66bb409c48d396d

UNDEFINED SYMBOLS
FMC_NORSRAM_Init
FMC_NORSRAM_Timing_Init
FMC_NORSRAM_Extended_Timing_Init
FMC_NORSRAM_WriteOperation_Disable
FMC_NORSRAM_DeInit
FMC_NORSRAM_WriteOperation_Enable
HAL_GetTick
