// Seed: 507671364
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input tri0 id_7,
    output tri id_8,
    input tri0 id_9,
    input wor id_10,
    input tri id_11,
    output wand id_12,
    input wor id_13,
    output supply0 id_14
);
  logic id_16;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    output supply0 id_3,
    output tri0 id_4
);
  assign id_4 = id_0;
  or primCall (id_3, id_0, id_1);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3
  );
  wire id_6;
  assign id_2 = 1 - -1;
endmodule
